begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/***********************license start***************  * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights  * reserved.  *  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are  * met:  *  *   * Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *  *   * Redistributions in binary form must reproduce the above  *     copyright notice, this list of conditions and the following  *     disclaimer in the documentation and/or other materials provided  *     with the distribution.   *   * Neither the name of Cavium Inc. nor the names of  *     its contributors may be used to endorse or promote products  *     derived from this software without specific prior written  *     permission.   * This Software, including technical data, may be subject to U.S. export  control  * laws, including the U.S. Export Administration Act and its  associated  * regulations, and may be subject to export or import  regulations in other  * countries.   * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"  * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR  * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO  * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR  * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM  * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,  * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF  * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR  * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR  * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.  ***********************license end**************************************/
end_comment

begin_comment
comment|/**  * cvmx-sriox-defs.h  *  * Configuration and status register (CSR) type definitions for  * Octeon sriox.  *  * This file is auto generated. Do not edit.  *  *<hr>$Revision$<hr>  *  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__CVMX_SRIOX_DEFS_H__
end_ifndef

begin_define
define|#
directive|define
name|__CVMX_SRIOX_DEFS_H__
end_define

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_ACC_CTRL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_ACC_CTRL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000148ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_ACC_CTRL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000148ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_ASMBLY_ID
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_ASMBLY_ID(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000200ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_ASMBLY_ID
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000200ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_ASMBLY_INFO
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_ASMBLY_INFO(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000208ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_ASMBLY_INFO
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000208ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_BELL_RESP_CTRL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_BELL_RESP_CTRL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000310ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_BELL_RESP_CTRL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000310ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_BIST_STATUS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_BIST_STATUS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000108ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_BIST_STATUS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000108ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IMSG_CTRL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IMSG_CTRL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000508ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IMSG_CTRL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000508ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IMSG_INST_HDRX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IMSG_INST_HDRX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000510ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x200000ull
operator|)
operator|*
literal|8
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IMSG_INST_HDRX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000510ull) + (((offset)& 1) + ((block_id)& 3) * 0x200000ull) * 8)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IMSG_QOS_GRPX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|31
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|31
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IMSG_QOS_GRPX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000600ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|31
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x200000ull
operator|)
operator|*
literal|8
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IMSG_QOS_GRPX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000600ull) + (((offset)& 31) + ((block_id)& 3) * 0x200000ull) * 8)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IMSG_STATUSX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|23
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|23
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IMSG_STATUSX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000700ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|31
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x200000ull
operator|)
operator|*
literal|8
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IMSG_STATUSX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000700ull) + (((offset)& 31) + ((block_id)& 3) * 0x200000ull) * 8)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IMSG_VPORT_THR
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IMSG_VPORT_THR(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000500ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IMSG_VPORT_THR
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000500ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IMSG_VPORT_THR2
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IMSG_VPORT_THR2(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000528ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IMSG_VPORT_THR2
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000528ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT2_ENABLE
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT2_ENABLE(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80003E0ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT2_ENABLE
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80003E0ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT2_REG
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT2_REG(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80003E8ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT2_REG
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80003E8ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT_ENABLE
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT_ENABLE(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000110ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT_ENABLE
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT_INFO0
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT_INFO0(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000120ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT_INFO0
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000120ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT_INFO1
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT_INFO1(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000128ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT_INFO1
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000128ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT_INFO2
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT_INFO2(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000130ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT_INFO2
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000130ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT_INFO3
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT_INFO3(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000138ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT_INFO3
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000138ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_INT_REG
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_INT_REG(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000118ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_INT_REG
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_IP_FEATURE
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_IP_FEATURE(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80003F8ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_IP_FEATURE
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80003F8ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_MAC_BUFFERS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_MAC_BUFFERS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000390ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_MAC_BUFFERS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000390ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_MAINT_OP
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_MAINT_OP(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000158ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_MAINT_OP
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000158ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_MAINT_RD_DATA
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_MAINT_RD_DATA(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000160ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_MAINT_RD_DATA
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000160ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_MCE_TX_CTL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_MCE_TX_CTL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000240ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_MCE_TX_CTL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000240ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_MEM_OP_CTRL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_MEM_OP_CTRL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000168ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_MEM_OP_CTRL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000168ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_CTRLX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_CTRLX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000488ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x40000ull
operator|)
operator|*
literal|64
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_CTRLX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000488ull) + (((offset)& 1) + ((block_id)& 3) * 0x40000ull) * 64)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_DONE_COUNTSX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_DONE_COUNTSX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80004B0ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x40000ull
operator|)
operator|*
literal|64
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_DONE_COUNTSX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80004B0ull) + (((offset)& 1) + ((block_id)& 3) * 0x40000ull) * 64)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_FMP_MRX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_FMP_MRX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000498ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x40000ull
operator|)
operator|*
literal|64
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_FMP_MRX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000498ull) + (((offset)& 1) + ((block_id)& 3) * 0x40000ull) * 64)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_NMP_MRX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_NMP_MRX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80004A0ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x40000ull
operator|)
operator|*
literal|64
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_NMP_MRX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80004A0ull) + (((offset)& 1) + ((block_id)& 3) * 0x40000ull) * 64)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_PORTX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_PORTX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000480ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x40000ull
operator|)
operator|*
literal|64
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_PORTX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000480ull) + (((offset)& 1) + ((block_id)& 3) * 0x40000ull) * 64)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_SILO_THR
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_SILO_THR(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80004F8ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_SILO_THR
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80004F8ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_OMSG_SP_MRX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|1
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_OMSG_SP_MRX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000490ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|1
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x40000ull
operator|)
operator|*
literal|64
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_OMSG_SP_MRX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000490ull) + (((offset)& 1) + ((block_id)& 3) * 0x40000ull) * 64)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_PRIOX_IN_USE
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|3
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|3
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_PRIOX_IN_USE(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80003C0ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|3
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x200000ull
operator|)
operator|*
literal|8
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_PRIOX_IN_USE
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80003C0ull) + (((offset)& 3) + ((block_id)& 3) * 0x200000ull) * 8)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_RX_BELL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_RX_BELL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000308ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_RX_BELL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000308ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_RX_BELL_SEQ
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_RX_BELL_SEQ(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000300ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_RX_BELL_SEQ
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000300ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_RX_STATUS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_RX_STATUS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000380ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_RX_STATUS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000380ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_S2M_TYPEX
parameter_list|(
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|15
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
operator|(
name|offset
operator|<=
literal|15
operator|)
operator|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|2
operator|)
operator|||
operator|(
name|block_id
operator|==
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_S2M_TYPEX(%lu,%lu) is invalid on this chip\n"
argument_list|,
name|offset
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000180ull
argument_list|)
operator|+
operator|(
operator|(
operator|(
name|offset
operator|)
operator|&
literal|15
operator|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x200000ull
operator|)
operator|*
literal|8
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_S2M_TYPEX
parameter_list|(
name|offset
parameter_list|,
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000180ull) + (((offset)& 15) + ((block_id)& 3) * 0x200000ull) * 8)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_SEQ
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_SEQ(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000278ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_SEQ
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000278ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_STATUS_REG
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_STATUS_REG(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000100ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_STATUS_REG
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000100ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TAG_CTRL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TAG_CTRL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000178ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TAG_CTRL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000178ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TLP_CREDITS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TLP_CREDITS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000150ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TLP_CREDITS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000150ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TX_BELL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TX_BELL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000280ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TX_BELL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000280ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TX_BELL_INFO
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TX_BELL_INFO(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000288ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TX_BELL_INFO
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000288ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TX_CTRL
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TX_CTRL(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000170ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TX_CTRL
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000170ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TX_EMPHASIS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TX_EMPHASIS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C80003F0ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TX_EMPHASIS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C80003F0ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_TX_STATUS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_TX_STATUS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000388ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_TX_STATUS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000388ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_SRIOX_WR_DONE_COUNTS
parameter_list|(
name|unsigned
name|long
name|block_id
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|<=
literal|1
operator|)
operator|)
operator|)
operator|||
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|&&
operator|(
operator|(
name|block_id
operator|==
literal|0
operator|)
operator|||
operator|(
operator|(
name|block_id
operator|>=
literal|2
operator|)
operator|&&
operator|(
name|block_id
operator|<=
literal|3
operator|)
operator|)
operator|)
operator|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_SRIOX_WR_DONE_COUNTS(%lu) is invalid on this chip\n"
argument_list|,
name|block_id
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x00011800C8000340ull
argument_list|)
operator|+
operator|(
operator|(
name|block_id
operator|)
operator|&
literal|3
operator|)
operator|*
literal|0x1000000ull
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_SRIOX_WR_DONE_COUNTS
parameter_list|(
name|block_id
parameter_list|)
value|(CVMX_ADD_IO_SEG(0x00011800C8000340ull) + ((block_id)& 3) * 0x1000000ull)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/**  * cvmx_srio#_acc_ctrl  *  * SRIO_ACC_CTRL = SRIO Access Control  *  * General access control of the incoming BAR registers.  *  * Notes:  * This register controls write access to the BAR registers via SRIO Maintenance Operations.  At  *  powerup the BAR registers can be accessed via RSL and Maintenance Operations.  If the DENY_BAR*  *  bits or DENY_ADR* bits are set then Maintenance Writes to the corresponding BAR fields are  *  ignored.  Setting both the DENY_BAR and DENY_ADR for a corresponding BAR is compatable with the  *  operation of the DENY_BAR bit found in 63xx Pass 2 and earlier.  This register does not effect  *  read operations.  Reset values for DENY_BAR[2:0] are typically clear but they are set if  *  the chip is operating in Authentik Mode.  *  * Clk_Rst:        SRIO(0,2..3)_ACC_CTRL   hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_acc_ctrl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_acc_ctrl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_7_63
range|:
literal|57
decl_stmt|;
name|uint64_t
name|deny_adr2
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to SRIO Address Fields in                                                          SRIOMAINT(0,2..3)_BAR2* Registers */
name|uint64_t
name|deny_adr1
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to SRIO Address Fields in                                                          SRIOMAINT(0,2..3)_BAR1* Registers */
name|uint64_t
name|deny_adr0
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to SRIO Address Fields in                                                          SRIOMAINT(0,2..3)_BAR0* Registers */
name|uint64_t
name|reserved_3_3
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_bar2
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to non-SRIO Address Fields                                                          in the SRIOMAINT_BAR2 Registers */
name|uint64_t
name|deny_bar1
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to non-SRIO Address Fields                                                          in the SRIOMAINT_BAR1 Registers */
name|uint64_t
name|deny_bar0
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to non-SRIO Address Fields                                                          in the SRIOMAINT_BAR0 Registers */
else|#
directive|else
name|uint64_t
name|deny_bar0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_bar1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_bar2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_3_3
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_adr0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_adr1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_adr2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_7_63
range|:
literal|57
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
struct|struct
name|cvmx_sriox_acc_ctrl_cn63xx
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_3_63
range|:
literal|61
decl_stmt|;
name|uint64_t
name|deny_bar2
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to BAR2 Registers */
name|uint64_t
name|deny_bar1
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to BAR1 Registers */
name|uint64_t
name|deny_bar0
range|:
literal|1
decl_stmt|;
comment|/**< Deny SRIO Write Access to BAR0 Registers */
else|#
directive|else
name|uint64_t
name|deny_bar0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_bar1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_bar2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_3_63
range|:
literal|61
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xx
struct|;
name|struct
name|cvmx_sriox_acc_ctrl_cn63xx
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_acc_ctrl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_acc_ctrl
name|cvmx_sriox_acc_ctrl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_asmbly_id  *  * SRIO_ASMBLY_ID = SRIO Assembly ID  *  * The Assembly ID register controls the Assembly ID and Vendor  *  * Notes:  * This register specifies the Assembly ID and Vendor visible in SRIOMAINT(0,2..3)_ASMBLY_ID register.  The  *  Assembly Vendor ID is typically supplied by the RapidIO Trade Association.  This register is only  *  reset during COLD boot and may only be modified while SRIO(0,2..3)_STATUS_REG.ACCESS is zero.  *  * Clk_Rst:        SRIO(0,2..3)_ASMBLY_ID  sclk    srst_cold_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_asmbly_id
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_asmbly_id_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|assy_id
range|:
literal|16
decl_stmt|;
comment|/**< Assembly Identifer */
name|uint64_t
name|assy_ven
range|:
literal|16
decl_stmt|;
comment|/**< Assembly Vendor Identifer */
else|#
directive|else
name|uint64_t
name|assy_ven
range|:
literal|16
decl_stmt|;
name|uint64_t
name|assy_id
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_asmbly_id_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_asmbly_id_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_asmbly_id_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_asmbly_id
name|cvmx_sriox_asmbly_id_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_asmbly_info  *  * SRIO_ASMBLY_INFO = SRIO Assembly Information  *  * The Assembly Info register controls the Assembly Revision  *  * Notes:  * The Assembly Info register controls the Assembly Revision visible in the ASSY_REV field of the  *  SRIOMAINT(0,2..3)_ASMBLY_INFO register.  This register is only reset during COLD boot and may only be  *  modified while SRIO(0,2..3)_STATUS_REG.ACCESS is zero.  *  * Clk_Rst:        SRIO(0,2..3)_ASMBLY_INFO        sclk    srst_cold_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_asmbly_info
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_asmbly_info_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|assy_rev
range|:
literal|16
decl_stmt|;
comment|/**< Assembly Revision */
name|uint64_t
name|reserved_0_15
range|:
literal|16
decl_stmt|;
else|#
directive|else
name|uint64_t
name|reserved_0_15
range|:
literal|16
decl_stmt|;
name|uint64_t
name|assy_rev
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_asmbly_info_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_asmbly_info_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_asmbly_info_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_asmbly_info
name|cvmx_sriox_asmbly_info_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_bell_resp_ctrl  *  * SRIO_BELL_RESP_CTRL = SRIO Doorbell Response Control  *  * The SRIO Doorbell Response Control Register  *  * Notes:  * This register is used to override the response priority of the outgoing doorbell responses.  *  * Clk_Rst:        SRIO(0,2..3)_BELL_RESP_CTRL     hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_bell_resp_ctrl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_bell_resp_ctrl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_6_63
range|:
literal|58
decl_stmt|;
name|uint64_t
name|rp1_sid
range|:
literal|1
decl_stmt|;
comment|/**< Sets response priority for incomimg doorbells                                                          of priority 1 on the secondary ID (0=2, 1=3) */
name|uint64_t
name|rp0_sid
range|:
literal|2
decl_stmt|;
comment|/**< Sets response priority for incomimg doorbells                                                          of priority 0 on the secondary ID (0,1=1 2=2, 3=3) */
name|uint64_t
name|rp1_pid
range|:
literal|1
decl_stmt|;
comment|/**< Sets response priority for incomimg doorbells                                                          of priority 1 on the primary ID (0=2, 1=3) */
name|uint64_t
name|rp0_pid
range|:
literal|2
decl_stmt|;
comment|/**< Sets response priority for incomimg doorbells                                                          of priority 0 on the primary ID (0,1=1 2=2, 3=3) */
else|#
directive|else
name|uint64_t
name|rp0_pid
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_pid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rp0_sid
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_sid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_6_63
range|:
literal|58
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_bell_resp_ctrl_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_bell_resp_ctrl_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_bell_resp_ctrl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_bell_resp_ctrl
name|cvmx_sriox_bell_resp_ctrl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_bist_status  *  * SRIO_BIST_STATUS = SRIO Bist Status  *  * Results from BIST runs of SRIO's memories.  *  * Notes:  * BIST Results.  *  * Clk_Rst:        SRIO(0,2..3)_BIST_STATUS        hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_bist_status
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_bist_status_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_45_63
range|:
literal|19
decl_stmt|;
name|uint64_t
name|lram
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Doorbell Lookup RAM. */
name|uint64_t
name|mram
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Message SLI FIFO. */
name|uint64_t
name|cram
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Rd/Wr/Response Command FIFO. */
name|uint64_t
name|bell
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Doorbell FIFO. */
name|uint64_t
name|otag
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Tag Data. */
name|uint64_t
name|itag
range|:
literal|1
decl_stmt|;
comment|/**< Incoming TAG Data. */
name|uint64_t
name|ofree
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Free Pointer RAM (OFIFO) */
name|uint64_t
name|rtn
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Response Return FIFO. */
name|uint64_t
name|obulk
range|:
literal|4
decl_stmt|;
comment|/**< Outgoing Bulk Data RAMs (OFIFO) */
name|uint64_t
name|optrs
range|:
literal|4
decl_stmt|;
comment|/**< Outgoing Priority Pointer RAMs (OFIFO) */
name|uint64_t
name|oarb2
range|:
literal|2
decl_stmt|;
comment|/**< Additional Outgoing Priority RAMs. */
name|uint64_t
name|rxbuf2
range|:
literal|2
decl_stmt|;
comment|/**< Additional Incoming SRIO MAC Buffers. */
name|uint64_t
name|oarb
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Priority RAMs (OARB) */
name|uint64_t
name|ispf
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Soft Packet FIFO */
name|uint64_t
name|ospf
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Soft Packet FIFO */
name|uint64_t
name|txbuf
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing SRIO MAC Buffer. */
name|uint64_t
name|rxbuf
range|:
literal|2
decl_stmt|;
comment|/**< Incoming SRIO MAC Buffer. */
name|uint64_t
name|imsg
range|:
literal|5
decl_stmt|;
comment|/**< Incoming Message RAMs. */
name|uint64_t
name|omsg
range|:
literal|7
decl_stmt|;
comment|/**< Outgoing Message RAMs. */
else|#
directive|else
name|uint64_t
name|omsg
range|:
literal|7
decl_stmt|;
name|uint64_t
name|imsg
range|:
literal|5
decl_stmt|;
name|uint64_t
name|rxbuf
range|:
literal|2
decl_stmt|;
name|uint64_t
name|txbuf
range|:
literal|2
decl_stmt|;
name|uint64_t
name|ospf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ispf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|oarb
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rxbuf2
range|:
literal|2
decl_stmt|;
name|uint64_t
name|oarb2
range|:
literal|2
decl_stmt|;
name|uint64_t
name|optrs
range|:
literal|4
decl_stmt|;
name|uint64_t
name|obulk
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rtn
range|:
literal|2
decl_stmt|;
name|uint64_t
name|ofree
range|:
literal|1
decl_stmt|;
name|uint64_t
name|itag
range|:
literal|1
decl_stmt|;
name|uint64_t
name|otag
range|:
literal|2
decl_stmt|;
name|uint64_t
name|bell
range|:
literal|2
decl_stmt|;
name|uint64_t
name|cram
range|:
literal|2
decl_stmt|;
name|uint64_t
name|mram
range|:
literal|2
decl_stmt|;
name|uint64_t
name|lram
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_45_63
range|:
literal|19
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
struct|struct
name|cvmx_sriox_bist_status_cn63xx
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_44_63
range|:
literal|20
decl_stmt|;
name|uint64_t
name|mram
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Message SLI FIFO. */
name|uint64_t
name|cram
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Rd/Wr/Response Command FIFO. */
name|uint64_t
name|bell
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Doorbell FIFO. */
name|uint64_t
name|otag
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Tag Data. */
name|uint64_t
name|itag
range|:
literal|1
decl_stmt|;
comment|/**< Incoming TAG Data. */
name|uint64_t
name|ofree
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Free Pointer RAM (OFIFO) */
name|uint64_t
name|rtn
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Response Return FIFO. */
name|uint64_t
name|obulk
range|:
literal|4
decl_stmt|;
comment|/**< Outgoing Bulk Data RAMs (OFIFO) */
name|uint64_t
name|optrs
range|:
literal|4
decl_stmt|;
comment|/**< Outgoing Priority Pointer RAMs (OFIFO) */
name|uint64_t
name|oarb2
range|:
literal|2
decl_stmt|;
comment|/**< Additional Outgoing Priority RAMs (Pass 2). */
name|uint64_t
name|rxbuf2
range|:
literal|2
decl_stmt|;
comment|/**< Additional Incoming SRIO MAC Buffers (Pass 2). */
name|uint64_t
name|oarb
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Priority RAMs (OARB) */
name|uint64_t
name|ispf
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Soft Packet FIFO */
name|uint64_t
name|ospf
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Soft Packet FIFO */
name|uint64_t
name|txbuf
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing SRIO MAC Buffer. */
name|uint64_t
name|rxbuf
range|:
literal|2
decl_stmt|;
comment|/**< Incoming SRIO MAC Buffer. */
name|uint64_t
name|imsg
range|:
literal|5
decl_stmt|;
comment|/**< Incoming Message RAMs.                                                          IMSG<0> (i.e.<7>) unused in Pass 2 */
name|uint64_t
name|omsg
range|:
literal|7
decl_stmt|;
comment|/**< Outgoing Message RAMs. */
else|#
directive|else
name|uint64_t
name|omsg
range|:
literal|7
decl_stmt|;
name|uint64_t
name|imsg
range|:
literal|5
decl_stmt|;
name|uint64_t
name|rxbuf
range|:
literal|2
decl_stmt|;
name|uint64_t
name|txbuf
range|:
literal|2
decl_stmt|;
name|uint64_t
name|ospf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ispf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|oarb
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rxbuf2
range|:
literal|2
decl_stmt|;
name|uint64_t
name|oarb2
range|:
literal|2
decl_stmt|;
name|uint64_t
name|optrs
range|:
literal|4
decl_stmt|;
name|uint64_t
name|obulk
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rtn
range|:
literal|2
decl_stmt|;
name|uint64_t
name|ofree
range|:
literal|1
decl_stmt|;
name|uint64_t
name|itag
range|:
literal|1
decl_stmt|;
name|uint64_t
name|otag
range|:
literal|2
decl_stmt|;
name|uint64_t
name|bell
range|:
literal|2
decl_stmt|;
name|uint64_t
name|cram
range|:
literal|2
decl_stmt|;
name|uint64_t
name|mram
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_44_63
range|:
literal|20
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xx
struct|;
struct|struct
name|cvmx_sriox_bist_status_cn63xxp1
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_44_63
range|:
literal|20
decl_stmt|;
name|uint64_t
name|mram
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Message SLI FIFO. */
name|uint64_t
name|cram
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Rd/Wr/Response Command FIFO. */
name|uint64_t
name|bell
range|:
literal|2
decl_stmt|;
comment|/**< Incoming Doorbell FIFO. */
name|uint64_t
name|otag
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Tag Data. */
name|uint64_t
name|itag
range|:
literal|1
decl_stmt|;
comment|/**< Incoming TAG Data. */
name|uint64_t
name|ofree
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Free Pointer RAM (OFIFO) */
name|uint64_t
name|rtn
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Response Return FIFO. */
name|uint64_t
name|obulk
range|:
literal|4
decl_stmt|;
comment|/**< Outgoing Bulk Data RAMs (OFIFO) */
name|uint64_t
name|optrs
range|:
literal|4
decl_stmt|;
comment|/**< Outgoing Priority Pointer RAMs (OFIFO) */
name|uint64_t
name|reserved_20_23
range|:
literal|4
decl_stmt|;
name|uint64_t
name|oarb
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing Priority RAMs (OARB) */
name|uint64_t
name|ispf
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Soft Packet FIFO */
name|uint64_t
name|ospf
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Soft Packet FIFO */
name|uint64_t
name|txbuf
range|:
literal|2
decl_stmt|;
comment|/**< Outgoing SRIO MAC Buffer. */
name|uint64_t
name|rxbuf
range|:
literal|2
decl_stmt|;
comment|/**< Incoming SRIO MAC Buffer. */
name|uint64_t
name|imsg
range|:
literal|5
decl_stmt|;
comment|/**< Incoming Message RAMs. */
name|uint64_t
name|omsg
range|:
literal|7
decl_stmt|;
comment|/**< Outgoing Message RAMs. */
else|#
directive|else
name|uint64_t
name|omsg
range|:
literal|7
decl_stmt|;
name|uint64_t
name|imsg
range|:
literal|5
decl_stmt|;
name|uint64_t
name|rxbuf
range|:
literal|2
decl_stmt|;
name|uint64_t
name|txbuf
range|:
literal|2
decl_stmt|;
name|uint64_t
name|ospf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ispf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|oarb
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_20_23
range|:
literal|4
decl_stmt|;
name|uint64_t
name|optrs
range|:
literal|4
decl_stmt|;
name|uint64_t
name|obulk
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rtn
range|:
literal|2
decl_stmt|;
name|uint64_t
name|ofree
range|:
literal|1
decl_stmt|;
name|uint64_t
name|itag
range|:
literal|1
decl_stmt|;
name|uint64_t
name|otag
range|:
literal|2
decl_stmt|;
name|uint64_t
name|bell
range|:
literal|2
decl_stmt|;
name|uint64_t
name|cram
range|:
literal|2
decl_stmt|;
name|uint64_t
name|mram
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_44_63
range|:
literal|20
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xxp1
struct|;
name|struct
name|cvmx_sriox_bist_status_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_bist_status
name|cvmx_sriox_bist_status_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_imsg_ctrl  *  * SRIO_IMSG_CTRL = SRIO Incoming Message Control  *  * The SRIO Incoming Message Control Register  *  * Notes:  * RSP_THR should not typically be modified from reset value.  *  * Clk_Rst:        SRIO(0,2..3)_IMSG_CTRL  hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_imsg_ctrl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_imsg_ctrl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|to_mode
range|:
literal|1
decl_stmt|;
comment|/**< MP message timeout mode:                                                          - 0: The timeout counter gets reset whenever the                                                              next sequential segment is received, regardless                                                              of whether it is accepted                                                          - 1: The timeout counter gets reset only when the                                                              next sequential segment is received and                                                              accepted */
name|uint64_t
name|reserved_30_30
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rsp_thr
range|:
literal|6
decl_stmt|;
comment|/**< Reserved */
name|uint64_t
name|reserved_22_23
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_sid
range|:
literal|1
decl_stmt|;
comment|/**< Sets msg response priority for incomimg messages                                                          of priority 1 on the secondary ID (0=2, 1=3) */
name|uint64_t
name|rp0_sid
range|:
literal|2
decl_stmt|;
comment|/**< Sets msg response priority for incomimg messages                                                          of priority 0 on the secondary ID (0,1=1 2=2, 3=3) */
name|uint64_t
name|rp1_pid
range|:
literal|1
decl_stmt|;
comment|/**< Sets msg response priority for incomimg messages                                                          of priority 1 on the primary ID (0=2, 1=3) */
name|uint64_t
name|rp0_pid
range|:
literal|2
decl_stmt|;
comment|/**< Sets msg response priority for incomimg messages                                                          of priority 0 on the primary ID (0,1=1 2=2, 3=3) */
name|uint64_t
name|reserved_15_15
range|:
literal|1
decl_stmt|;
name|uint64_t
name|prt_sel
range|:
literal|3
decl_stmt|;
comment|/**< Port/Controller selection method:                                                          - 0: Table lookup based on mailbox                                                          - 1: Table lookup based on priority                                                          - 2: Table lookup based on letter                                                          - 3: Size-based (SP to port 0, MP to port 1)                                                          - 4: ID-based (pri ID to port 0, sec ID to port 1) */
name|uint64_t
name|lttr
range|:
literal|4
decl_stmt|;
comment|/**< Port/Controller selection letter table */
name|uint64_t
name|prio
range|:
literal|4
decl_stmt|;
comment|/**< Port/Controller selection priority table */
name|uint64_t
name|mbox
range|:
literal|4
decl_stmt|;
comment|/**< Port/Controller selection mailbox table */
else|#
directive|else
name|uint64_t
name|mbox
range|:
literal|4
decl_stmt|;
name|uint64_t
name|prio
range|:
literal|4
decl_stmt|;
name|uint64_t
name|lttr
range|:
literal|4
decl_stmt|;
name|uint64_t
name|prt_sel
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_15_15
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rp0_pid
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_pid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rp0_sid
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_sid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_22_23
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rsp_thr
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_30_30
range|:
literal|1
decl_stmt|;
name|uint64_t
name|to_mode
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_imsg_ctrl_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_ctrl_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_ctrl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_imsg_ctrl
name|cvmx_sriox_imsg_ctrl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_imsg_inst_hdr#  *  * SRIO_IMSG_INST_HDRX = SRIO Incoming Message Packet Instruction Header  *  * The SRIO Port/Controller X Incoming Message Packet Instruction Header Register  *  * Notes:  * SRIO HW generates most of the SRIO_WORD1 fields from these values. SRIO_WORD1 is the 2nd of two  *  header words that SRIO inserts in front of all received messages. SRIO_WORD1 may commonly be used  *  as a PIP/IPD PKT_INST_HDR. This CSR matches the PIP/IPD PKT_INST_HDR format except for the QOS  *  and GRP fields. SRIO*_IMSG_QOS_GRP*[QOS*,GRP*] supply the QOS and GRP fields.  *  * Clk_Rst:        SRIO(0,2..3)_IMSG_INST_HDR[0:1] hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_imsg_inst_hdrx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_imsg_inst_hdrx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|r
range|:
literal|1
decl_stmt|;
comment|/**< Port/Controller X R */
name|uint64_t
name|reserved_58_62
range|:
literal|5
decl_stmt|;
name|uint64_t
name|pm
range|:
literal|2
decl_stmt|;
comment|/**< Port/Controller X PM */
name|uint64_t
name|reserved_55_55
range|:
literal|1
decl_stmt|;
name|uint64_t
name|sl
range|:
literal|7
decl_stmt|;
comment|/**< Port/Controller X SL */
name|uint64_t
name|reserved_46_47
range|:
literal|2
decl_stmt|;
name|uint64_t
name|nqos
range|:
literal|1
decl_stmt|;
comment|/**< Port/Controller X NQOS */
name|uint64_t
name|ngrp
range|:
literal|1
decl_stmt|;
comment|/**< Port/Controller X NGRP */
name|uint64_t
name|ntt
range|:
literal|1
decl_stmt|;
comment|/**< Port/Controller X NTT */
name|uint64_t
name|ntag
range|:
literal|1
decl_stmt|;
comment|/**< Port/Controller X NTAG */
name|uint64_t
name|reserved_35_41
range|:
literal|7
decl_stmt|;
name|uint64_t
name|rs
range|:
literal|1
decl_stmt|;
comment|/**< Port/Controller X RS */
name|uint64_t
name|tt
range|:
literal|2
decl_stmt|;
comment|/**< Port/Controller X TT */
name|uint64_t
name|tag
range|:
literal|32
decl_stmt|;
comment|/**< Port/Controller X TAG */
else|#
directive|else
name|uint64_t
name|tag
range|:
literal|32
decl_stmt|;
name|uint64_t
name|tt
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rs
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_35_41
range|:
literal|7
decl_stmt|;
name|uint64_t
name|ntag
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ntt
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ngrp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|nqos
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_46_47
range|:
literal|2
decl_stmt|;
name|uint64_t
name|sl
range|:
literal|7
decl_stmt|;
name|uint64_t
name|reserved_55_55
range|:
literal|1
decl_stmt|;
name|uint64_t
name|pm
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_58_62
range|:
literal|5
decl_stmt|;
name|uint64_t
name|r
range|:
literal|1
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_imsg_inst_hdrx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_inst_hdrx_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_inst_hdrx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_imsg_inst_hdrx
name|cvmx_sriox_imsg_inst_hdrx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_imsg_qos_grp#  *  * SRIO_IMSG_QOS_GRPX = SRIO Incoming Message QOS/GRP Table  *  * The SRIO Incoming Message QOS/GRP Table Entry X  *  * Notes:  * The QOS/GRP table contains 32 entries with 8 QOS/GRP pairs per entry - 256 pairs total.  HW  *  selects the table entry by the concatenation of SRIO_WORD0[PRIO,DIS,MBOX], thus entry 0 is used  *  for messages with PRIO=0,DIS=0,MBOX=0, entry 1 is for PRIO=0,DIS=0,MBOX=1, etc.  HW selects the  *  QOS/GRP pair from the table entry by the concatenation of SRIO_WORD0[ID,LETTER] as shown above. HW  *  then inserts the QOS/GRP pair into SRIO_WORD1[QOS,GRP], which may commonly be used for the PIP/IPD  *  PKT_INST_HDR[QOS,GRP] fields.  *  * Clk_Rst:        SRIO(0,2..3)_IMSG_QOS_GRP[0:1]  hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_imsg_qos_grpx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_imsg_qos_grpx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_63_63
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos7
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:7 QOS (ID=1, LETTER=3) */
name|uint64_t
name|grp7
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:7 GRP (ID=1, LETTER=3) */
name|uint64_t
name|reserved_55_55
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos6
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:6 QOS (ID=1, LETTER=2) */
name|uint64_t
name|grp6
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:6 GRP (ID=1, LETTER=2) */
name|uint64_t
name|reserved_47_47
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos5
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:5 QOS (ID=1, LETTER=1) */
name|uint64_t
name|grp5
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:5 GRP (ID=1, LETTER=1) */
name|uint64_t
name|reserved_39_39
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos4
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:4 QOS (ID=1, LETTER=0) */
name|uint64_t
name|grp4
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:4 GRP (ID=1, LETTER=0) */
name|uint64_t
name|reserved_31_31
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos3
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:3 QOS (ID=0, LETTER=3) */
name|uint64_t
name|grp3
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:3 GRP (ID=0, LETTER=3) */
name|uint64_t
name|reserved_23_23
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos2
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:2 QOS (ID=0, LETTER=2) */
name|uint64_t
name|grp2
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:2 GRP (ID=0, LETTER=2) */
name|uint64_t
name|reserved_15_15
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos1
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:1 QOS (ID=0, LETTER=1) */
name|uint64_t
name|grp1
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:1 GRP (ID=0, LETTER=1) */
name|uint64_t
name|reserved_7_7
range|:
literal|1
decl_stmt|;
name|uint64_t
name|qos0
range|:
literal|3
decl_stmt|;
comment|/**< Entry X:0 QOS (ID=0, LETTER=0) */
name|uint64_t
name|grp0
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:0 GRP (ID=0, LETTER=0) */
else|#
directive|else
name|uint64_t
name|grp0
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos0
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_7_7
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp1
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos1
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_15_15
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp2
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos2
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_23_23
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp3
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos3
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_31_31
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp4
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos4
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_39_39
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp5
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos5
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_47_47
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp6
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos6
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_55_55
range|:
literal|1
decl_stmt|;
name|uint64_t
name|grp7
range|:
literal|4
decl_stmt|;
name|uint64_t
name|qos7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_63_63
range|:
literal|1
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_imsg_qos_grpx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_qos_grpx_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_qos_grpx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_imsg_qos_grpx
name|cvmx_sriox_imsg_qos_grpx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_imsg_status#  *  * SRIO_IMSG_STATUSX = SRIO Incoming Message Status Table  *  * The SRIO Incoming Message Status Table Entry X  *  * Notes:  * Clk_Rst:        SRIO(0,2..3)_IMSG_STATUS[0:1]   hclk    hrst_n  *  */
end_comment

begin_union
union|union
name|cvmx_sriox_imsg_statusx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_imsg_statusx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|val1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 Valid */
name|uint64_t
name|err1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 Error */
name|uint64_t
name|toe1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 Timeout Error */
name|uint64_t
name|toc1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 Timeout Count */
name|uint64_t
name|prt1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 Port */
name|uint64_t
name|reserved_58_58
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tt1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 TT ID */
name|uint64_t
name|dis1
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:1 Dest ID */
name|uint64_t
name|seg1
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:1 Next Segment */
name|uint64_t
name|mbox1
range|:
literal|2
decl_stmt|;
comment|/**< Entry X:1 Mailbox */
name|uint64_t
name|lttr1
range|:
literal|2
decl_stmt|;
comment|/**< Entry X:1 Letter */
name|uint64_t
name|sid1
range|:
literal|16
decl_stmt|;
comment|/**< Entry X:1 Source ID */
name|uint64_t
name|val0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 Valid */
name|uint64_t
name|err0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 Error */
name|uint64_t
name|toe0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 Timeout Error */
name|uint64_t
name|toc0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 Timeout Count */
name|uint64_t
name|prt0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 Port */
name|uint64_t
name|reserved_26_26
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tt0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 TT ID */
name|uint64_t
name|dis0
range|:
literal|1
decl_stmt|;
comment|/**< Entry X:0 Dest ID */
name|uint64_t
name|seg0
range|:
literal|4
decl_stmt|;
comment|/**< Entry X:0 Next Segment */
name|uint64_t
name|mbox0
range|:
literal|2
decl_stmt|;
comment|/**< Entry X:0 Mailbox */
name|uint64_t
name|lttr0
range|:
literal|2
decl_stmt|;
comment|/**< Entry X:0 Letter */
name|uint64_t
name|sid0
range|:
literal|16
decl_stmt|;
comment|/**< Entry X:0 Source ID */
else|#
directive|else
name|uint64_t
name|sid0
range|:
literal|16
decl_stmt|;
name|uint64_t
name|lttr0
range|:
literal|2
decl_stmt|;
name|uint64_t
name|mbox0
range|:
literal|2
decl_stmt|;
name|uint64_t
name|seg0
range|:
literal|4
decl_stmt|;
name|uint64_t
name|dis0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tt0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_26_26
range|:
literal|1
decl_stmt|;
name|uint64_t
name|prt0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|toc0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|toe0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|err0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|val0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|sid1
range|:
literal|16
decl_stmt|;
name|uint64_t
name|lttr1
range|:
literal|2
decl_stmt|;
name|uint64_t
name|mbox1
range|:
literal|2
decl_stmt|;
name|uint64_t
name|seg1
range|:
literal|4
decl_stmt|;
name|uint64_t
name|dis1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tt1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_58_58
range|:
literal|1
decl_stmt|;
name|uint64_t
name|prt1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|toc1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|toe1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|err1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|val1
range|:
literal|1
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_imsg_statusx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_statusx_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_statusx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_imsg_statusx
name|cvmx_sriox_imsg_statusx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_imsg_vport_thr  *  * SRIO_IMSG_VPORT_THR = SRIO Incoming Message Virtual Port Threshold  *  * The SRIO Incoming Message Virtual Port Threshold Register  *  * Notes:  * SRIO0_IMSG_VPORT_THR.MAX_TOT must be>= SRIO0_IMSG_VPORT_THR.BUF_THR  * + SRIO2_IMSG_VPORT_THR.BUF_THR + SRIO3_IMSG_VPORT_THR.BUF_THR.  This register can be accessed  * regardless of the value in SRIO(0,2..3)_STATUS_REG.ACCESS and is not effected by MAC reset.  The maximum  * number of VPORTs allocated to a MAC is limited to 46 if QLM0 is configured to x2 or x4 mode and 44  * if configured in x1 mode.  *  * Clk_Rst:        SRIO(0,2..3)_IMSG_VPORT_THR     sclk    srst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_imsg_vport_thr
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_imsg_vport_thr_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_54_63
range|:
literal|10
decl_stmt|;
name|uint64_t
name|max_tot
range|:
literal|6
decl_stmt|;
comment|/**< Sets max number of vports available to the chip                                                          This field is only used in SRIO0. */
name|uint64_t
name|reserved_46_47
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_s1
range|:
literal|6
decl_stmt|;
comment|/**< Reserved                                                          This field is only used in SRIO0. */
name|uint64_t
name|reserved_38_39
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_s0
range|:
literal|6
decl_stmt|;
comment|/**< Sets max number of vports available to SRIO0                                                          This field is only used in SRIO0. */
name|uint64_t
name|sp_vport
range|:
literal|1
decl_stmt|;
comment|/**< Single-segment vport pre-allocation.                                                          When set, single-segment messages use pre-allocated                                                          vport slots (that do not count toward thresholds).                                                          When clear, single-segment messages must allocate                                                          vport slots just like multi-segment messages do. */
name|uint64_t
name|reserved_20_30
range|:
literal|11
decl_stmt|;
name|uint64_t
name|buf_thr
range|:
literal|4
decl_stmt|;
comment|/**< Sets number of vports to be buffered by this                                                          interface. BUF_THR must not be zero when receiving                                                          messages. The max BUF_THR value is 8.                                                          Recommend BUF_THR values 1-4. If the 46 available                                                          vports are not statically-allocated across the two                                                          SRIO's, smaller BUF_THR values may leave more                                                          vports available for the other SRIO. Lack of a                                                          buffered vport can force a retry for a received                                                          first segment, so, particularly if SP_VPORT=0                                                          (which is not recommended) or the segment size is                                                          small, larger BUF_THR values may improve                                                          performance. */
name|uint64_t
name|reserved_14_15
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_p1
range|:
literal|6
decl_stmt|;
comment|/**< Sets max number of open vports in port 1 */
name|uint64_t
name|reserved_6_7
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_p0
range|:
literal|6
decl_stmt|;
comment|/**< Sets max number of open vports in port 0 */
else|#
directive|else
name|uint64_t
name|max_p0
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_6_7
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_p1
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_14_15
range|:
literal|2
decl_stmt|;
name|uint64_t
name|buf_thr
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_20_30
range|:
literal|11
decl_stmt|;
name|uint64_t
name|sp_vport
range|:
literal|1
decl_stmt|;
name|uint64_t
name|max_s0
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_38_39
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_s1
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_46_47
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_tot
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_54_63
range|:
literal|10
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_imsg_vport_thr_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_vport_thr_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_imsg_vport_thr_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_imsg_vport_thr
name|cvmx_sriox_imsg_vport_thr_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_imsg_vport_thr2  *  * SRIO_IMSG_VPORT_THR2 = SRIO Incoming Message Virtual Port Additional Threshold  *  * The SRIO Incoming Message Virtual Port Additional Threshold Register  *  * Notes:  * Additional vport thresholds for SRIO MACs 2 and 3.  This register is only used in SRIO0 and is only  * used when the QLM0 is configured as x1 lanes or x2 lanes.  In the x1 case the maximum number of  * VPORTs is limited to 44.  In the x2 case the maximum number of VPORTs is limited to 46.  These  * values are ignored in the x4 configuration.  This register can be accessed regardless of the value  * in SRIO(0,2..3)_STATUS_REG.ACCESS and is not effected by MAC reset.  *  * Clk_Rst:        SRIO(0,2..3)_IMSG_VPORT_THR     sclk    srst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_imsg_vport_thr2
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_imsg_vport_thr2_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_46_63
range|:
literal|18
decl_stmt|;
name|uint64_t
name|max_s3
range|:
literal|6
decl_stmt|;
comment|/**< Sets max number of vports available to SRIO3                                                          This field is only used in SRIO0. */
name|uint64_t
name|reserved_38_39
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_s2
range|:
literal|6
decl_stmt|;
comment|/**< Sets max number of vports available to SRIO2                                                          This field is only used in SRIO0. */
name|uint64_t
name|reserved_0_31
range|:
literal|32
decl_stmt|;
else|#
directive|else
name|uint64_t
name|reserved_0_31
range|:
literal|32
decl_stmt|;
name|uint64_t
name|max_s2
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_38_39
range|:
literal|2
decl_stmt|;
name|uint64_t
name|max_s3
range|:
literal|6
decl_stmt|;
name|uint64_t
name|reserved_46_63
range|:
literal|18
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_imsg_vport_thr2_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_imsg_vport_thr2
name|cvmx_sriox_imsg_vport_thr2_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int2_enable  *  * SRIO_INT2_ENABLE = SRIO Interrupt 2 Enable  *  * Allows SRIO to generate additional interrupts when corresponding enable bit is set.  *  * Notes:  * This register enables interrupts in SRIO(0,2..3)_INT2_REG that can be asserted while the MAC is in reset.  *  The register can be accessed/modified regardless of the value of SRIO(0,2..3)_STATUS_REG.ACCESS.  *  * Clk_Rst:        SRIO(0,2..3)_INT2_ENABLE        sclk    srst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int2_enable
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int2_enable_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_1_63
range|:
literal|63
decl_stmt|;
name|uint64_t
name|pko_rst
range|:
literal|1
decl_stmt|;
comment|/**< PKO Reset Error Enable */
else|#
directive|else
name|uint64_t
name|pko_rst
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_1_63
range|:
literal|63
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int2_enable_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_int2_enable_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int2_enable
name|cvmx_sriox_int2_enable_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int2_reg  *  * SRIO_INT2_REG = SRIO Interrupt 2 Register  *  * Displays and clears which enabled interrupts have occured  *  * Notes:  * This register provides interrupt status. Unlike SRIO*_INT_REG, SRIO*_INT2_REG can be accessed  *  whenever the SRIO is present, regardless of whether the corresponding SRIO is in reset or not.  *  INT_SUM shows the status of the interrupts in SRIO(0,2..3)_INT_REG.  Any set bits written to this  *  register clear the corresponding interrupt.  The register can be accessed/modified regardless of  *  the value of SRIO(0,2..3)_STATUS_REG.ACCESS and probably should be the first register read when an SRIO  *  interrupt occurs.  *  * Clk_Rst:        SRIO(0,2..3)_INT2_REG   sclk    srst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int2_reg
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int2_reg_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|int_sum
range|:
literal|1
decl_stmt|;
comment|/**< Interrupt Set and Enabled in SRIO(0,2..3)_INT_REG */
name|uint64_t
name|reserved_1_30
range|:
literal|30
decl_stmt|;
name|uint64_t
name|pko_rst
range|:
literal|1
decl_stmt|;
comment|/**< PKO Reset Error - Message Received from PKO while                                                          MAC in reset. */
else|#
directive|else
name|uint64_t
name|pko_rst
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_1_30
range|:
literal|30
decl_stmt|;
name|uint64_t
name|int_sum
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int2_reg_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_int2_reg_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int2_reg
name|cvmx_sriox_int2_reg_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int_enable  *  * SRIO_INT_ENABLE = SRIO Interrupt Enable  *  * Allows SRIO to generate interrupts when corresponding enable bit is set.  *  * Notes:  * This register enables interrupts.  *  * Clk_Rst:        SRIO(0,2..3)_INT_ENABLE hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int_enable
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int_enable_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_27_63
range|:
literal|37
decl_stmt|;
name|uint64_t
name|zero_pkt
range|:
literal|1
decl_stmt|;
comment|/**< Received Incoming SRIO Zero byte packet */
name|uint64_t
name|ttl_tout
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Packet Time to Live Timeout */
name|uint64_t
name|fail
range|:
literal|1
decl_stmt|;
comment|/**< ERB Error Rate reached Fail Count */
name|uint64_t
name|degrade
range|:
literal|1
decl_stmt|;
comment|/**< ERB Error Rate reached Degrade Count */
name|uint64_t
name|mac_buf
range|:
literal|1
decl_stmt|;
comment|/**< SRIO MAC Buffer CRC Error */
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
comment|/**< SRIO Fatal Port Error (MAC reset required) */
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Retry Threshold Exceeded */
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Received PKO Error */
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Invalid Descriptor Error */
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
comment|/**< Controller 1 Outbound Message Complete */
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
comment|/**< Controller 0 Outbound Message Complete */
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Inactive to Active */
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Active to Inactive */
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
comment|/**< Physical Layer Error detected in ERB */
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
comment|/**< Logical/Transport Layer Error detected in ERB */
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Packet received by Soft Packet FIFO */
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Packet sent by Soft Packet FIFO */
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Multicast Event Symbol */
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Multicast Event Transmit Complete */
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Last Nwrite_R DONE Response Received. */
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
comment|/**< Unsupported S2M Transaction Received. */
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Maint_Wr Access to Denied Bar Registers. */
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Access Crossing/Missing BAR Address */
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
comment|/**< Internal Maintenance Operation Complete. */
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
comment|/**< One or more Incoming Doorbells Received. */
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Timeout, Retry or Error. */
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Complete. */
else|#
directive|else
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mac_buf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|degrade
range|:
literal|1
decl_stmt|;
name|uint64_t
name|fail
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ttl_tout
range|:
literal|1
decl_stmt|;
name|uint64_t
name|zero_pkt
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_27_63
range|:
literal|37
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int_enable_s
name|cn63xx
decl_stmt|;
struct|struct
name|cvmx_sriox_int_enable_cn63xxp1
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_22_63
range|:
literal|42
decl_stmt|;
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
comment|/**< SRIO Fatal Port Error (MAC reset required) */
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Retry Threshold Exceeded */
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Received PKO Error */
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Invalid Descriptor Error */
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
comment|/**< Controller 1 Outbound Message Complete */
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
comment|/**< Controller 0 Outbound Message Complete */
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Inactive to Active */
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Active to Inactive */
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
comment|/**< Physical Layer Error detected in ERB */
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
comment|/**< Logical/Transport Layer Error detected in ERB */
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Packet received by Soft Packet FIFO */
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Packet sent by Soft Packet FIFO */
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Multicast Event Symbol */
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Multicast Event Transmit Complete */
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Last Nwrite_R DONE Response Received. */
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
comment|/**< Unsupported S2M Transaction Received. */
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Maint_Wr Access to Denied Bar Registers. */
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Access Crossing/Missing BAR Address */
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
comment|/**< Internal Maintenance Operation Complete. */
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
comment|/**< One or more Incoming Doorbells Received. */
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Timeout, Retry or Error. */
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Complete. */
else|#
directive|else
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_22_63
range|:
literal|42
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xxp1
struct|;
name|struct
name|cvmx_sriox_int_enable_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int_enable
name|cvmx_sriox_int_enable_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int_info0  *  * SRIO_INT_INFO0 = SRIO Interrupt Information  *  * The SRIO Interrupt Information  *  * Notes:  * This register contains the first header word of the illegal s2m transaction associated with the  *  SLI_ERR interrupt.  The remaining information is located in SRIO(0,2..3)_INT_INFO1.   This register is  *  only updated when the SLI_ERR is initially detected.  Once the interrupt is cleared then  *  additional information can be captured.  *  Common Errors Include:  *   1.  Load/Stores with Length over 32  *   2.  Load/Stores that translate to Maintenance Ops with a length over 8  *   3.  Load Ops that translate to Atomic Ops with other than 1, 2 and 4 byte accesses  *   4.  Load/Store Ops with a Length 0  *   5.  Unexpected Responses  *  * Clk_Rst:        SRIO(0,2..3)_INT_REG    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int_info0
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int_info0_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|cmd
range|:
literal|4
decl_stmt|;
comment|/**< Command                                                          0 = Load, Outgoing Read Request                                                          4 = Store, Outgoing Write Request                                                          8 = Response, Outgoing Read Response                                                          All Others are reserved and generate errors */
name|uint64_t
name|type
range|:
literal|4
decl_stmt|;
comment|/**< Command Type                                                          Load/Store SRIO_S2M_TYPE used                                                          Response (Reserved) */
name|uint64_t
name|tag
range|:
literal|8
decl_stmt|;
comment|/**< Internal Transaction Number */
name|uint64_t
name|reserved_42_47
range|:
literal|6
decl_stmt|;
name|uint64_t
name|length
range|:
literal|10
decl_stmt|;
comment|/**< Data Length in 64-bit Words (Load/Store Only) */
name|uint64_t
name|status
range|:
literal|3
decl_stmt|;
comment|/**< Response Status                                                          0 = Success                                                          1 = Error                                                          All others reserved */
name|uint64_t
name|reserved_16_28
range|:
literal|13
decl_stmt|;
name|uint64_t
name|be0
range|:
literal|8
decl_stmt|;
comment|/**< First 64-bit Word Byte Enables (Load/Store Only) */
name|uint64_t
name|be1
range|:
literal|8
decl_stmt|;
comment|/**< Last 64-bit Word Byte Enables (Load/Store Only) */
else|#
directive|else
name|uint64_t
name|be1
range|:
literal|8
decl_stmt|;
name|uint64_t
name|be0
range|:
literal|8
decl_stmt|;
name|uint64_t
name|reserved_16_28
range|:
literal|13
decl_stmt|;
name|uint64_t
name|status
range|:
literal|3
decl_stmt|;
name|uint64_t
name|length
range|:
literal|10
decl_stmt|;
name|uint64_t
name|reserved_42_47
range|:
literal|6
decl_stmt|;
name|uint64_t
name|tag
range|:
literal|8
decl_stmt|;
name|uint64_t
name|type
range|:
literal|4
decl_stmt|;
name|uint64_t
name|cmd
range|:
literal|4
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int_info0_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_int_info0_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_int_info0_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int_info0
name|cvmx_sriox_int_info0_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int_info1  *  * SRIO_INT_INFO1 = SRIO Interrupt Information  *  * The SRIO Interrupt Information  *  * Notes:  * This register contains the second header word of the illegal s2m transaction associated with the  *  SLI_ERR interrupt.  The remaining information is located in SRIO(0,2..3)_INT_INFO0.   This register is  *  only updated when the SLI_ERR is initially detected.  Once the interrupt is cleared then  *  additional information can be captured.  *  * Clk_Rst:        SRIO(0,2..3)_INT_REG    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int_info1
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int_info1_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|info1
range|:
literal|64
decl_stmt|;
comment|/**< Address (Load/Store) or First 64-bit Word of                                                          Response Data Associated with Interrupt */
else|#
directive|else
name|uint64_t
name|info1
range|:
literal|64
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int_info1_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_int_info1_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_int_info1_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int_info1
name|cvmx_sriox_int_info1_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int_info2  *  * SRIO_INT_INFO2 = SRIO Interrupt Information  *  * The SRIO Interrupt Information  *  * Notes:  * This register contains the invalid outbound message descriptor associated with the OMSG_ERR  *  interrupt.  This register is only updated when the OMSG_ERR is initially detected.  Once the  *  interrupt is cleared then additional information can be captured.  *  * Clk_Rst:        SRIO(0,2..3)_INT_REG    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int_info2
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int_info2_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|prio
range|:
literal|2
decl_stmt|;
comment|/**< PRIO field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|tt
range|:
literal|1
decl_stmt|;
comment|/**< TT field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|sis
range|:
literal|1
decl_stmt|;
comment|/**< SIS field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|ssize
range|:
literal|4
decl_stmt|;
comment|/**< SSIZE field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|did
range|:
literal|16
decl_stmt|;
comment|/**< DID field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|xmbox
range|:
literal|4
decl_stmt|;
comment|/**< XMBOX field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|mbox
range|:
literal|2
decl_stmt|;
comment|/**< MBOX field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|letter
range|:
literal|2
decl_stmt|;
comment|/**< LETTER field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|rsrvd
range|:
literal|30
decl_stmt|;
comment|/**< RSRVD field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|lns
range|:
literal|1
decl_stmt|;
comment|/**< LNS field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
name|uint64_t
name|intr
range|:
literal|1
decl_stmt|;
comment|/**< INT field of outbound message descriptor                                                          associated with the OMSG_ERR interrupt */
else|#
directive|else
name|uint64_t
name|intr
range|:
literal|1
decl_stmt|;
name|uint64_t
name|lns
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rsrvd
range|:
literal|30
decl_stmt|;
name|uint64_t
name|letter
range|:
literal|2
decl_stmt|;
name|uint64_t
name|mbox
range|:
literal|2
decl_stmt|;
name|uint64_t
name|xmbox
range|:
literal|4
decl_stmt|;
name|uint64_t
name|did
range|:
literal|16
decl_stmt|;
name|uint64_t
name|ssize
range|:
literal|4
decl_stmt|;
name|uint64_t
name|sis
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tt
range|:
literal|1
decl_stmt|;
name|uint64_t
name|prio
range|:
literal|2
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int_info2_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_int_info2_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_int_info2_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int_info2
name|cvmx_sriox_int_info2_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int_info3  *  * SRIO_INT_INFO3 = SRIO Interrupt Information  *  * The SRIO Interrupt Information  *  * Notes:  * This register contains the retry response associated with the RTRY_ERR interrupt.  This register  *  is only updated when the RTRY_ERR is initially detected.  Once the interrupt is cleared then  *  additional information can be captured.  *  * Clk_Rst:        SRIO(0,2..3)_INT_REG    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int_info3
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int_info3_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|prio
range|:
literal|2
decl_stmt|;
comment|/**< Priority of received retry response message */
name|uint64_t
name|tt
range|:
literal|2
decl_stmt|;
comment|/**< TT of received retry response message */
name|uint64_t
name|type
range|:
literal|4
decl_stmt|;
comment|/**< Type of received retry response message                                                          (should be 13) */
name|uint64_t
name|other
range|:
literal|48
decl_stmt|;
comment|/**< Other fields of received retry response message                                                          If TT==0 (8-bit ID's)                                                           OTHER<47:40> => destination ID                                                           OTHER<39:32> => source ID                                                           OTHER<31:28> => transaction (should be 1 - msg)                                                           OTHER<27:24> => status (should be 3 - retry)                                                           OTHER<23:22> => letter                                                           OTHER<21:20> => mbox                                                           OTHER<19:16> => msgseg                                                           OTHER<15:0>  => unused                                                          If TT==1 (16-bit ID's)                                                           OTHER<47:32> => destination ID                                                           OTHER<31:16> => source ID                                                           OTHER<15:12> => transaction (should be 1 - msg)                                                           OTHER<11:8>  => status (should be 3 - retry)                                                           OTHER<7:6>   => letter                                                           OTHER<5:4>   => mbox                                                           OTHER<3:0>   => msgseg */
name|uint64_t
name|reserved_0_7
range|:
literal|8
decl_stmt|;
else|#
directive|else
name|uint64_t
name|reserved_0_7
range|:
literal|8
decl_stmt|;
name|uint64_t
name|other
range|:
literal|48
decl_stmt|;
name|uint64_t
name|type
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tt
range|:
literal|2
decl_stmt|;
name|uint64_t
name|prio
range|:
literal|2
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int_info3_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_int_info3_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_int_info3_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int_info3
name|cvmx_sriox_int_info3_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_int_reg  *  * SRIO_INT_REG = SRIO Interrupt Register  *  * Displays and clears which enabled interrupts have occured  *  * Notes:  * This register provides interrupt status.  Like most SRIO CSRs, this register can only  *  be read/written when the corresponding SRIO is both present and not in reset. (SRIO*_INT2_REG  *  can be accessed when SRIO is in reset.) Any set bits written to this register clear the  *  corresponding interrupt.  The RXBELL interrupt is cleared by reading all the entries in the  *  incoming Doorbell FIFO.  The LOG_ERB interrupt must be cleared before writing zeroes  *  to clear the bits in the SRIOMAINT*_ERB_LT_ERR_DET register.  Otherwise a new interrupt may be  *  lost. The PHY_ERB interrupt must be cleared before writing a zero to  *  SRIOMAINT*_ERB_ATTR_CAPT[VALID]. Otherwise, a new interrupt may be lost.  OMSG_ERR is set when an  *  invalid outbound message descriptor is received.  The descriptor is deemed to be invalid if the  *  SSIZE field is set to a reserved value, the SSIZE field combined with the packet length would  *  result in more than 16 message segments, or the packet only contains a descriptor (no data).  *  * Clk_Rst:        SRIO(0,2..3)_INT_REG    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_int_reg
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_int_reg_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|int2_sum
range|:
literal|1
decl_stmt|;
comment|/**< Interrupt Set and Enabled in SRIO(0,2..3)_INT2_REG */
name|uint64_t
name|reserved_27_30
range|:
literal|4
decl_stmt|;
name|uint64_t
name|zero_pkt
range|:
literal|1
decl_stmt|;
comment|/**< Received Incoming SRIO Zero byte packet */
name|uint64_t
name|ttl_tout
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Packet Time to Live Timeout                                                          See SRIOMAINT(0,2..3)_DROP_PACKET */
name|uint64_t
name|fail
range|:
literal|1
decl_stmt|;
comment|/**< ERB Error Rate reached Fail Count                                                          See SRIOMAINT(0,2..3)_ERB_ERR_RATE */
name|uint64_t
name|degrad
range|:
literal|1
decl_stmt|;
comment|/**< ERB Error Rate reached Degrade Count                                                          See SRIOMAINT(0,2..3)_ERB_ERR_RATE */
name|uint64_t
name|mac_buf
range|:
literal|1
decl_stmt|;
comment|/**< SRIO MAC Buffer CRC Error                                                          See SRIO(0,2..3)_MAC_BUFFERS */
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
comment|/**< SRIO Fatal Port Error (MAC reset required) */
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Retry Threshold Exceeded                                                          See SRIO(0,2..3)_INT_INFO3                                                          When one or more of the segments in an outgoing                                                          message have a RTRY_ERR, SRIO will not set                                                          OMSG* after the message "transfer". */
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Received PKO Error */
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Invalid Descriptor Error                                                          See SRIO(0,2..3)_INT_INFO2 */
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
comment|/**< Controller 1 Outbound Message Complete                                                          See SRIO(0,2..3)_OMSG_DONE_COUNTS1 */
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
comment|/**< Controller 0 Outbound Message Complete                                                          See SRIO(0,2..3)_OMSG_DONE_COUNTS0 */
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Inactive to Active */
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Active to Inactive */
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
comment|/**< Physical Layer Error detected in ERB                                                          See SRIOMAINT*_ERB_ATTR_CAPT */
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
comment|/**< Logical/Transport Layer Error detected in ERB                                                          See SRIOMAINT(0,2..3)_ERB_LT_ERR_DET */
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Packet received by Soft Packet FIFO */
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Packet sent by Soft Packet FIFO */
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Multicast Event Symbol */
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Multicast Event Transmit Complete */
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Last Nwrite_R DONE Response Received.                                                          See SRIO(0,2..3)_WR_DONE_COUNTS */
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
comment|/**< Unsupported S2M Transaction Received.                                                          See SRIO(0,2..3)_INT_INFO[1:0] */
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Maint_Wr Access to Denied Bar Registers. */
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Access Crossing/Missing BAR Address */
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
comment|/**< Internal Maintenance Operation Complete.                                                          See SRIO(0,2..3)_MAINT_OP and SRIO(0,2..3)_MAINT_RD_DATA */
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
comment|/**< One or more Incoming Doorbells Received.                                                          Read SRIO(0,2..3)_RX_BELL to empty FIFO */
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Timeout, Retry or Error.                                                          See SRIO(0,2..3)_TX_BELL_INFO */
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Complete.                                                          TXBELL will not be asserted if a Timeout, Retry or                                                          Error occurs. */
else|#
directive|else
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mac_buf
range|:
literal|1
decl_stmt|;
name|uint64_t
name|degrad
range|:
literal|1
decl_stmt|;
name|uint64_t
name|fail
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ttl_tout
range|:
literal|1
decl_stmt|;
name|uint64_t
name|zero_pkt
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_27_30
range|:
literal|4
decl_stmt|;
name|uint64_t
name|int2_sum
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_int_reg_s
name|cn63xx
decl_stmt|;
struct|struct
name|cvmx_sriox_int_reg_cn63xxp1
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_22_63
range|:
literal|42
decl_stmt|;
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
comment|/**< SRIO Fatal Port Error (MAC reset required) */
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Retry Threshold Exceeded                                                          See SRIO(0..1)_INT_INFO3                                                          When one or more of the segments in an outgoing                                                          message have a RTRY_ERR, SRIO will not set                                                          OMSG* after the message "transfer". */
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Received PKO Error */
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
comment|/**< Outbound Message Invalid Descriptor Error                                                          See SRIO(0..1)_INT_INFO2 */
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
comment|/**< Controller 1 Outbound Message Complete */
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
comment|/**< Controller 0 Outbound Message Complete */
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Inactive to Active */
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
comment|/**< Serial Link going from Active to Inactive */
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
comment|/**< Physical Layer Error detected in ERB                                                          See SRIOMAINT*_ERB_ATTR_CAPT */
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
comment|/**< Logical/Transport Layer Error detected in ERB                                                          See SRIOMAINT(0..1)_ERB_LT_ERR_DET */
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Packet received by Soft Packet FIFO */
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Packet sent by Soft Packet FIFO */
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Multicast Event Symbol */
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Multicast Event Transmit Complete */
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Last Nwrite_R DONE Response Received. */
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
comment|/**< Unsupported S2M Transaction Received.                                                          See SRIO(0..1)_INT_INFO[1:0] */
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Maint_Wr Access to Denied Bar Registers. */
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
comment|/**< Incoming Access Crossing/Missing BAR Address */
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
comment|/**< Internal Maintenance Operation Complete.                                                          See SRIO(0..1)_MAINT_OP and SRIO(0..1)_MAINT_RD_DATA */
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
comment|/**< One or more Incoming Doorbells Received.                                                          Read SRIO(0..1)_RX_BELL to empty FIFO */
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Timeout, Retry or Error.                                                          See SRIO(0..1)_TX_BELL_INFO */
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
comment|/**< Outgoing Doorbell Complete.                                                          TXBELL will not be asserted if a Timeout, Retry or                                                          Error occurs. */
else|#
directive|else
name|uint64_t
name|txbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bell_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rxbell
range|:
literal|1
decl_stmt|;
name|uint64_t
name|maint_op
range|:
literal|1
decl_stmt|;
name|uint64_t
name|bar_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|deny_wr
range|:
literal|1
decl_stmt|;
name|uint64_t
name|sli_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|wr_done
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mce_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_tx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|soft_rx
range|:
literal|1
decl_stmt|;
name|uint64_t
name|log_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|phy_erb
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_dwn
range|:
literal|1
decl_stmt|;
name|uint64_t
name|link_up
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|omsg_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|pko_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rtry_err
range|:
literal|1
decl_stmt|;
name|uint64_t
name|f_error
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_22_63
range|:
literal|42
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xxp1
struct|;
name|struct
name|cvmx_sriox_int_reg_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_int_reg
name|cvmx_sriox_int_reg_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_ip_feature  *  * SRIO_IP_FEATURE = SRIO IP Feature Select  *  * Debug Register used to enable IP Core Features  *  * Notes:  * This register is used to override powerup values used by the SRIOMAINT Registers and QLM  *  configuration.  The register is only reset during COLD boot.  It should only be modified only  *  while SRIO(0,2..3)_STATUS_REG.ACCESS is zero.  *  * Clk_Rst:        SRIO(0,2..3)_IP_FEATURE sclk    srst_cold_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_ip_feature
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_ip_feature_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|ops
range|:
literal|32
decl_stmt|;
comment|/**< Reset Value for the OPs fields in both the                                                          SRIOMAINT(0,2..3)_SRC_OPS and SRIOMAINT(0,2..3)_DST_OPS                                                          registers. */
name|uint64_t
name|reserved_15_31
range|:
literal|17
decl_stmt|;
name|uint64_t
name|no_vmin
range|:
literal|1
decl_stmt|;
comment|/**< Lane Sync Valid Minimum Count Disable. (Pass 3)                                                          0 = Wait for 2^12 valid codewords and at least                                                              127 comma characters before starting                                                              alignment.                                                          1 = Wait only for 127 comma characters before                                                              starting alignment. (SRIO V1.3 Compatable) */
name|uint64_t
name|a66
range|:
literal|1
decl_stmt|;
comment|/**< 66-bit Address Support.  Value for bit 2 of the                                                          EX_ADDR field in the SRIOMAINT(0,2..3)_PE_FEAT register. */
name|uint64_t
name|a50
range|:
literal|1
decl_stmt|;
comment|/**< 50-bit Address Support.  Value for bit 1 of the                                                          EX_ADDR field in the SRIOMAINT(0,2..3)_PE_FEAT register. */
name|uint64_t
name|reserved_11_11
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tx_flow
range|:
literal|1
decl_stmt|;
comment|/**< Reset Value for the TX_FLOW field in the                                                          SRIOMAINT(0,2..3)_IR_BUFFER_CONFIG register. */
name|uint64_t
name|pt_width
range|:
literal|2
decl_stmt|;
comment|/**< Value for the PT_WIDTH field in the                                                          SRIOMAINT(0,2..3)_PORT_0_CTL register. */
name|uint64_t
name|tx_pol
range|:
literal|4
decl_stmt|;
comment|/**< TX Serdes Polarity Lanes 3-0                                                          0 = Normal Operation                                                          1 = Invert, Swap +/- Tx SERDES Pins */
name|uint64_t
name|rx_pol
range|:
literal|4
decl_stmt|;
comment|/**< RX Serdes Polarity Lanes 3-0                                                          0 = Normal Operation                                                          1 = Invert, Swap +/- Rx SERDES Pins */
else|#
directive|else
name|uint64_t
name|rx_pol
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_pol
range|:
literal|4
decl_stmt|;
name|uint64_t
name|pt_width
range|:
literal|2
decl_stmt|;
name|uint64_t
name|tx_flow
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_11_11
range|:
literal|1
decl_stmt|;
name|uint64_t
name|a50
range|:
literal|1
decl_stmt|;
name|uint64_t
name|a66
range|:
literal|1
decl_stmt|;
name|uint64_t
name|no_vmin
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_15_31
range|:
literal|17
decl_stmt|;
name|uint64_t
name|ops
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
struct|struct
name|cvmx_sriox_ip_feature_cn63xx
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|ops
range|:
literal|32
decl_stmt|;
comment|/**< Reset Value for the OPs fields in both the                                                          SRIOMAINT(0..1)_SRC_OPS and SRIOMAINT(0..1)_DST_OPS                                                          registers. */
name|uint64_t
name|reserved_14_31
range|:
literal|18
decl_stmt|;
name|uint64_t
name|a66
range|:
literal|1
decl_stmt|;
comment|/**< 66-bit Address Support.  Value for bit 2 of the                                                          EX_ADDR field in the SRIOMAINT(0..1)_PE_FEAT register. */
name|uint64_t
name|a50
range|:
literal|1
decl_stmt|;
comment|/**< 50-bit Address Support.  Value for bit 1 of the                                                          EX_ADDR field in the SRIOMAINT(0..1)_PE_FEAT register. */
name|uint64_t
name|reserved_11_11
range|:
literal|1
decl_stmt|;
name|uint64_t
name|tx_flow
range|:
literal|1
decl_stmt|;
comment|/**< Reset Value for the TX_FLOW field in the                                                          SRIOMAINT(0..1)_IR_BUFFER_CONFIG register.                                                          Pass 2 will Reset to 1 when RTL ready.                                                          (TX flow control not supported in pass 1) */
name|uint64_t
name|pt_width
range|:
literal|2
decl_stmt|;
comment|/**< Value for the PT_WIDTH field in the                                                          SRIOMAINT(0..1)_PORT_0_CTL register.                                                          Reset to 0x2 rather than 0x3 in pass 1 (2 lane                                                          interface supported in pass 1). */
name|uint64_t
name|tx_pol
range|:
literal|4
decl_stmt|;
comment|/**< TX Serdes Polarity Lanes 3-0                                                          0 = Normal Operation                                                          1 = Invert, Swap +/- Tx SERDES Pins */
name|uint64_t
name|rx_pol
range|:
literal|4
decl_stmt|;
comment|/**< RX Serdes Polarity Lanes 3-0                                                          0 = Normal Operation                                                          1 = Invert, Swap +/- Rx SERDES Pins */
else|#
directive|else
name|uint64_t
name|rx_pol
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_pol
range|:
literal|4
decl_stmt|;
name|uint64_t
name|pt_width
range|:
literal|2
decl_stmt|;
name|uint64_t
name|tx_flow
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_11_11
range|:
literal|1
decl_stmt|;
name|uint64_t
name|a50
range|:
literal|1
decl_stmt|;
name|uint64_t
name|a66
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_14_31
range|:
literal|18
decl_stmt|;
name|uint64_t
name|ops
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xx
struct|;
name|struct
name|cvmx_sriox_ip_feature_cn63xx
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_ip_feature_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_ip_feature
name|cvmx_sriox_ip_feature_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_mac_buffers  *  * SRIO_MAC_BUFFERS = SRIO MAC Buffer Control  *  * Reports errors and controls buffer usage on the main MAC buffers  *  * Notes:  * Register displays errors status for each of the eight RX and TX buffers and controls use of the  *  buffer in future operations.  It also displays the number of RX and TX buffers currently used by  *  the MAC.  *  * Clk_Rst:        SRIO(0,2..3)_MAC_BUFFERS        hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_mac_buffers
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_mac_buffers_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_56_63
range|:
literal|8
decl_stmt|;
name|uint64_t
name|tx_enb
range|:
literal|8
decl_stmt|;
comment|/**< TX Buffer Enable.  Each bit enables a specific TX                                                          Buffer.  At least 2 of these bits must be set for                                                          proper operation.  These bits must be cleared to                                                          and then set again to reuese the buffer after an                                                          error occurs. */
name|uint64_t
name|reserved_44_47
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_inuse
range|:
literal|4
decl_stmt|;
comment|/**< Number of TX buffers containing packets waiting                                                          to be transmitted or to be acknowledged. */
name|uint64_t
name|tx_stat
range|:
literal|8
decl_stmt|;
comment|/**< Errors detected in main SRIO Transmit Buffers.                                                          CRC error detected in buffer sets bit of buffer \#                                                          until the corresponding TX_ENB is disabled.  Each                                                          bit set causes the SRIO(0,2..3)_INT_REG.MAC_BUF                                                          interrupt. */
name|uint64_t
name|reserved_24_31
range|:
literal|8
decl_stmt|;
name|uint64_t
name|rx_enb
range|:
literal|8
decl_stmt|;
comment|/**< RX Buffer Enable.  Each bit enables a specific RX                                                          Buffer.  At least 2 of these bits must be set for                                                          proper operation.  These bits must be cleared to                                                          and then set again to reuese the buffer after an                                                          error occurs. */
name|uint64_t
name|reserved_12_15
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rx_inuse
range|:
literal|4
decl_stmt|;
comment|/**< Number of RX buffers containing valid packets                                                          waiting to be processed by the logical layer. */
name|uint64_t
name|rx_stat
range|:
literal|8
decl_stmt|;
comment|/**< Errors detected in main SRIO Receive Buffers.  CRC                                                          error detected in buffer sets bit of buffer \#                                                          until the corresponding RX_ENB is disabled.  Each                                                          bit set causes the SRIO(0,2..3)_INT_REG.MAC_BUF                                                          interrupt. */
else|#
directive|else
name|uint64_t
name|rx_stat
range|:
literal|8
decl_stmt|;
name|uint64_t
name|rx_inuse
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_12_15
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rx_enb
range|:
literal|8
decl_stmt|;
name|uint64_t
name|reserved_24_31
range|:
literal|8
decl_stmt|;
name|uint64_t
name|tx_stat
range|:
literal|8
decl_stmt|;
name|uint64_t
name|tx_inuse
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_44_47
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_enb
range|:
literal|8
decl_stmt|;
name|uint64_t
name|reserved_56_63
range|:
literal|8
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_mac_buffers_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_mac_buffers_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_mac_buffers
name|cvmx_sriox_mac_buffers_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_maint_op  *  * SRIO_MAINT_OP = SRIO Maintenance Operation  *  * Allows access to maintenance registers.  *  * Notes:  * This register allows write access to the local SRIOMAINT registers.  A write to this register  *  posts a read or write operation selected by the OP bit to the local SRIOMAINT register selected by  *  ADDR.  This write also sets the PENDING bit.  The PENDING bit is cleared by hardware when the  *  operation is complete.  The MAINT_OP Interrupt is also set as the PENDING bit is cleared.  While  *  this bit is set, additional writes to this register stall the RSL.  The FAIL bit is set with the  *  clearing of the PENDING bit when an illegal address is selected. WR_DATA is used only during write  *  operations.  Only 32-bit Maintenance Operations are supported.  *  * Clk_Rst:        SRIO(0,2..3)_MAINT_OP   hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_maint_op
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_maint_op_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|wr_data
range|:
literal|32
decl_stmt|;
comment|/**< Write Data[31:0]. */
name|uint64_t
name|reserved_27_31
range|:
literal|5
decl_stmt|;
name|uint64_t
name|fail
range|:
literal|1
decl_stmt|;
comment|/**< Maintenance Operation Address Error */
name|uint64_t
name|pending
range|:
literal|1
decl_stmt|;
comment|/**< Maintenance Operation Pending */
name|uint64_t
name|op
range|:
literal|1
decl_stmt|;
comment|/**< Operation. 0=Read, 1=Write */
name|uint64_t
name|addr
range|:
literal|24
decl_stmt|;
comment|/**< Address. Addr[1:0] are ignored. */
else|#
directive|else
name|uint64_t
name|addr
range|:
literal|24
decl_stmt|;
name|uint64_t
name|op
range|:
literal|1
decl_stmt|;
name|uint64_t
name|pending
range|:
literal|1
decl_stmt|;
name|uint64_t
name|fail
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_27_31
range|:
literal|5
decl_stmt|;
name|uint64_t
name|wr_data
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_maint_op_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_maint_op_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_maint_op_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_maint_op
name|cvmx_sriox_maint_op_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_maint_rd_data  *  * SRIO_MAINT_RD_DATA = SRIO Maintenance Read Data  *  * Allows read access of maintenance registers.  *  * Notes:  * This register allows read access of the local SRIOMAINT registers.  A write to the SRIO(0,2..3)_MAINT_OP  *  register with the OP bit set to zero initiates a read request and clears the VALID bit.  The  *  resulting read is returned here and the VALID bit is set.  Access to the register will not stall  *  the RSL but the VALID bit should be read.  *  * Clk_Rst:        SRIO(0,2..3)_MAINT_RD_DATA      hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_maint_rd_data
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_maint_rd_data_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_33_63
range|:
literal|31
decl_stmt|;
name|uint64_t
name|valid
range|:
literal|1
decl_stmt|;
comment|/**< Read Data Valid. */
name|uint64_t
name|rd_data
range|:
literal|32
decl_stmt|;
comment|/**< Read Data[31:0]. */
else|#
directive|else
name|uint64_t
name|rd_data
range|:
literal|32
decl_stmt|;
name|uint64_t
name|valid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_33_63
range|:
literal|31
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_maint_rd_data_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_maint_rd_data_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_maint_rd_data_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_maint_rd_data
name|cvmx_sriox_maint_rd_data_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_mce_tx_ctl  *  * SRIO_MCE_TX_CTL = SRIO Multicast Event Transmit Control  *  * Multicast Event TX Control  *  * Notes:  * Writes to this register cause the SRIO device to generate a Multicast Event.  Setting the MCE bit  *  requests the logic to generate the Multicast Event Symbol.  Reading the MCS bit shows the status  *  of the transmit event.  The hardware will clear the bit when the event has been transmitted and  *  set the MCS_TX Interrupt.  *  * Clk_Rst:        SRIO(0,2..3)_MCE_TX_CTL hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_mce_tx_ctl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_mce_tx_ctl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_1_63
range|:
literal|63
decl_stmt|;
name|uint64_t
name|mce
range|:
literal|1
decl_stmt|;
comment|/**< Multicast Event Transmit. */
else|#
directive|else
name|uint64_t
name|mce
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_1_63
range|:
literal|63
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_mce_tx_ctl_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_mce_tx_ctl_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_mce_tx_ctl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_mce_tx_ctl
name|cvmx_sriox_mce_tx_ctl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_mem_op_ctrl  *  * SRIO_MEM_OP_CTRL = SRIO Memory Operation Control  *  * The SRIO Memory Operation Control  *  * Notes:  * This register is used to control memory operations.  Bits are provided to override the priority of  *  the outgoing responses to memory operations.  The memory operations with responses include NREAD,  *  NWRITE_R, ATOMIC_INC, ATOMIC_DEC, ATOMIC_SET and ATOMIC_CLR.  *  * Clk_Rst:        SRIO(0,2..3)_MEM_OP_CTRL        hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_mem_op_ctrl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_mem_op_ctrl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_10_63
range|:
literal|54
decl_stmt|;
name|uint64_t
name|rr_ro
range|:
literal|1
decl_stmt|;
comment|/**< Read Response Relaxed Ordering.  Controls ordering                                                          rules for incoming memory operations                                                           0 = Normal Ordering                                                           1 = Relaxed Ordering */
name|uint64_t
name|w_ro
range|:
literal|1
decl_stmt|;
comment|/**< Write Relaxed Ordering.  Controls ordering rules                                                          for incoming memory operations                                                           0 = Normal Ordering                                                           1 = Relaxed Ordering */
name|uint64_t
name|reserved_6_7
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_sid
range|:
literal|1
decl_stmt|;
comment|/**< Sets response priority for incomimg memory ops                                                          of priority 1 on the secondary ID (0=2, 1=3) */
name|uint64_t
name|rp0_sid
range|:
literal|2
decl_stmt|;
comment|/**< Sets response priority for incomimg memory ops                                                          of priority 0 on the secondary ID (0,1=1 2=2, 3=3) */
name|uint64_t
name|rp1_pid
range|:
literal|1
decl_stmt|;
comment|/**< Sets response priority for incomimg memory ops                                                          of priority 1 on the primary ID (0=2, 1=3) */
name|uint64_t
name|rp0_pid
range|:
literal|2
decl_stmt|;
comment|/**< Sets response priority for incomimg memory ops                                                          of priority 0 on the primary ID (0,1=1 2=2, 3=3) */
else|#
directive|else
name|uint64_t
name|rp0_pid
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_pid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rp0_sid
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rp1_sid
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_6_7
range|:
literal|2
decl_stmt|;
name|uint64_t
name|w_ro
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rr_ro
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_10_63
range|:
literal|54
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_mem_op_ctrl_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_mem_op_ctrl_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_mem_op_ctrl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_mem_op_ctrl
name|cvmx_sriox_mem_op_ctrl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_ctrl#  *  * SRIO_OMSG_CTRLX = SRIO Outbound Message Control  *  * The SRIO Controller X Outbound Message Control Register  *  * Notes:  * 1) If IDM_TT, IDM_SIS, and IDM_DID are all clear, then the "ID match" will always be false.  * 2) LTTR_SP and LTTR_MP must be non-zero at all times, otherwise the message output queue can  *        get blocked  * 3) TESTMODE has no function on controller 1  * 4) When IDM_TT=0, it is possible for an ID match to match an 8-bit DID with a 16-bit DID - SRIO  *        zero-extends all 8-bit DID's, and the DID comparisons are always 16-bits.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_CTRL[0:1]     hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_ctrlx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_ctrlx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|testmode
range|:
literal|1
decl_stmt|;
comment|/**< Controller X test mode (keep as RSVD in HRM) */
name|uint64_t
name|reserved_37_62
range|:
literal|26
decl_stmt|;
name|uint64_t
name|silo_max
range|:
literal|5
decl_stmt|;
comment|/**< Sets max number outgoing segments for controller X                                                          Valid range is 0x01 .. 0x10  Note that lower                                                          values will reduce bandwidth. */
name|uint64_t
name|rtry_thr
range|:
literal|16
decl_stmt|;
comment|/**< Controller X Retry threshold */
name|uint64_t
name|rtry_en
range|:
literal|1
decl_stmt|;
comment|/**< Controller X Retry threshold enable */
name|uint64_t
name|reserved_11_14
range|:
literal|4
decl_stmt|;
name|uint64_t
name|idm_tt
range|:
literal|1
decl_stmt|;
comment|/**< Controller X ID match includes TT ID */
name|uint64_t
name|idm_sis
range|:
literal|1
decl_stmt|;
comment|/**< Controller X ID match includes SIS */
name|uint64_t
name|idm_did
range|:
literal|1
decl_stmt|;
comment|/**< Controller X ID match includes DID */
name|uint64_t
name|lttr_sp
range|:
literal|4
decl_stmt|;
comment|/**< Controller X SP allowable letters in dynamic                                                          letter select mode (LNS) */
name|uint64_t
name|lttr_mp
range|:
literal|4
decl_stmt|;
comment|/**< Controller X MP allowable letters in dynamic                                                          letter select mode (LNS) */
else|#
directive|else
name|uint64_t
name|lttr_mp
range|:
literal|4
decl_stmt|;
name|uint64_t
name|lttr_sp
range|:
literal|4
decl_stmt|;
name|uint64_t
name|idm_did
range|:
literal|1
decl_stmt|;
name|uint64_t
name|idm_sis
range|:
literal|1
decl_stmt|;
name|uint64_t
name|idm_tt
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_11_14
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rtry_en
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rtry_thr
range|:
literal|16
decl_stmt|;
name|uint64_t
name|silo_max
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_37_62
range|:
literal|26
decl_stmt|;
name|uint64_t
name|testmode
range|:
literal|1
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_omsg_ctrlx_s
name|cn63xx
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_ctrlx_cn63xxp1
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|testmode
range|:
literal|1
decl_stmt|;
comment|/**< Controller X test mode (keep as RSVD in HRM) */
name|uint64_t
name|reserved_32_62
range|:
literal|31
decl_stmt|;
name|uint64_t
name|rtry_thr
range|:
literal|16
decl_stmt|;
comment|/**< Controller X Retry threshold */
name|uint64_t
name|rtry_en
range|:
literal|1
decl_stmt|;
comment|/**< Controller X Retry threshold enable */
name|uint64_t
name|reserved_11_14
range|:
literal|4
decl_stmt|;
name|uint64_t
name|idm_tt
range|:
literal|1
decl_stmt|;
comment|/**< Controller X ID match includes TT ID */
name|uint64_t
name|idm_sis
range|:
literal|1
decl_stmt|;
comment|/**< Controller X ID match includes SIS */
name|uint64_t
name|idm_did
range|:
literal|1
decl_stmt|;
comment|/**< Controller X ID match includes DID */
name|uint64_t
name|lttr_sp
range|:
literal|4
decl_stmt|;
comment|/**< Controller X SP allowable letters in dynamic                                                          letter select mode (LNS) */
name|uint64_t
name|lttr_mp
range|:
literal|4
decl_stmt|;
comment|/**< Controller X MP allowable letters in dynamic                                                          letter select mode (LNS) */
else|#
directive|else
name|uint64_t
name|lttr_mp
range|:
literal|4
decl_stmt|;
name|uint64_t
name|lttr_sp
range|:
literal|4
decl_stmt|;
name|uint64_t
name|idm_did
range|:
literal|1
decl_stmt|;
name|uint64_t
name|idm_sis
range|:
literal|1
decl_stmt|;
name|uint64_t
name|idm_tt
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_11_14
range|:
literal|4
decl_stmt|;
name|uint64_t
name|rtry_en
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rtry_thr
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_32_62
range|:
literal|31
decl_stmt|;
name|uint64_t
name|testmode
range|:
literal|1
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xxp1
struct|;
name|struct
name|cvmx_sriox_omsg_ctrlx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_ctrlx
name|cvmx_sriox_omsg_ctrlx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_done_counts#  *  * SRIO_OMSG_DONE_COUNTSX = SRIO Outbound Message Complete Counts  *  * The SRIO Controller X Outbound Message Complete Counts Register  *  * Notes:  * This register shows the number of successful and unsuccessful Outgoing Messages issued through  *  this controller.  The only messages considered are the ones with the INT field set in the PKO  *  message header.  This register is typically not written while Outbound SRIO Memory traffic is  *  enabled.  The sum of the GOOD and BAD counts should equal the number of messages sent unless  *  the MAC has been reset.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_DONE_COUNTS[0:1]      hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_done_countsx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_done_countsx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|bad
range|:
literal|16
decl_stmt|;
comment|/**< Number of Outbound Messages requesting an INT that                                                          did not increment GOOD. (One or more segment of the                                                          message either timed out, reached the retry limit,                                                          or received an ERROR response.) */
name|uint64_t
name|good
range|:
literal|16
decl_stmt|;
comment|/**< Number of Outbound Messages requesting an INT that                                                          received a DONE response for every segment. */
else|#
directive|else
name|uint64_t
name|good
range|:
literal|16
decl_stmt|;
name|uint64_t
name|bad
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_omsg_done_countsx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_done_countsx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_done_countsx
name|cvmx_sriox_omsg_done_countsx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_fmp_mr#  *  * SRIO_OMSG_FMP_MRX = SRIO Outbound Message FIRSTMP Message Restriction  *  * The SRIO Controller X Outbound Message FIRSTMP Message Restriction Register  *  * Notes:  * This CSR controls when FMP candidate message segments (from the two different controllers) can enter  * the message segment silo to be sent out. A segment remains in the silo until after is has  * been transmitted and either acknowledged or errored out.  *  * Candidates and silo entries are one of 4 types:  *  SP  - a single-segment message  *  FMP - the first segment of a multi-segment message  *  NMP - the other segments in a multi-segment message  *  PSD - the silo psuedo-entry that is valid only while a controller is in the middle of pushing  *        a multi-segment message into the silo and can match against segments generated by  *        the other controller  *  * When a candidate "matches" against a silo entry or pseudo entry, it cannot enter the silo.  * By default (i.e. zeroes in this CSR), the FMP candidate matches against all entries in the  * silo. When fields in this CSR are set, FMP candidate segments will match fewer silo entries and  * can enter the silo more freely, probably providing better performance.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_FMP_MR[0:1]   hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_fmp_mrx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_fmp_mrx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_15_63
range|:
literal|49
decl_stmt|;
name|uint64_t
name|ctlr_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable controller SP                                                          When set, the FMP candidate message segment can                                                          only match siloed SP segments that were created                                                          by the same controller. When clear, this FMP-SP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|ctlr_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable controller FIRSTMP                                                          When set, the FMP candidate message segment can                                                          only match siloed FMP segments that were created                                                          by the same controller. When clear, this FMP-FMP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|ctlr_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable controller NFIRSTMP                                                          When set, the FMP candidate message segment can                                                          only match siloed NMP segments that were created                                                          by the same controller. When clear, this FMP-NMP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|id_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable ID SP                                                          When set, the FMP candidate message segment can                                                          only match siloed SP segments that "ID match" the                                                          candidate. When clear, this FMP-SP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|id_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable ID FIRSTMP                                                          When set, the FMP candidate message segment can                                                          only match siloed FMP segments that "ID match" the                                                          candidate. When clear, this FMP-FMP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|id_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable ID NFIRSTMP                                                          When set, the FMP candidate message segment can                                                          only match siloed NMP segments that "ID match" the                                                          candidate. When clear, this FMP-NMP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|id_psd
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable ID PSEUDO                                                          When set, the FMP candidate message segment can                                                          only match the silo pseudo (for the other                                                          controller) when it is an "ID match". When clear,                                                          this FMP-PSD match can occur with any ID values.                                                          Not used by the hardware when ALL_PSD is set. */
name|uint64_t
name|mbox_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable MBOX SP                                                          When set, the FMP candidate message segment can                                                          only match siloed SP segments with the same 2-bit                                                          mbox value as the candidate. When clear, this                                                          FMP-SP match can occur with any mbox values.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|mbox_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable MBOX FIRSTMP                                                          When set, the FMP candidate message segment can                                                          only match siloed FMP segments with the same 2-bit                                                          mbox value as the candidate. When clear, this                                                          FMP-FMP match can occur with any mbox values.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|mbox_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable MBOX NFIRSTMP                                                          When set, the FMP candidate message segment can                                                          only match siloed NMP segments with the same 2-bit                                                          mbox value as the candidate. When clear, this                                                          FMP-NMP match can occur with any mbox values.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|mbox_psd
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable MBOX PSEUDO                                                          When set, the FMP candidate message segment can                                                          only match the silo pseudo (for the other                                                          controller) if the pseudo has the same 2-bit mbox                                                          value as the candidate. When clear, this FMP-PSD                                                          match can occur with any mbox values.                                                          Not used by the hardware when ALL_PSD is set. */
name|uint64_t
name|all_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable all SP                                                          When set, no FMP candidate message segments ever                                                          match siloed SP segments and ID_SP                                                          and MBOX_SP are not used. When clear, FMP-SP                                                          matches can occur. */
name|uint64_t
name|all_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable all FIRSTMP                                                          When set, no FMP candidate message segments ever                                                          match siloed FMP segments and ID_FMP and MBOX_FMP                                                          are not used. When clear, FMP-FMP matches can                                                          occur. */
name|uint64_t
name|all_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable all NFIRSTMP                                                          When set, no FMP candidate message segments ever                                                          match siloed NMP segments and ID_NMP and MBOX_NMP                                                          are not used. When clear, FMP-NMP matches can                                                          occur. */
name|uint64_t
name|all_psd
range|:
literal|1
decl_stmt|;
comment|/**< Controller X FIRSTMP enable all PSEUDO                                                          When set, no FMP candidate message segments ever                                                          match the silo pseudo (for the other controller)                                                          and ID_PSD and MBOX_PSD are not used. When clear,                                                          FMP-PSD matches can occur. */
else|#
directive|else
name|uint64_t
name|all_psd
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_psd
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_psd
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_15_63
range|:
literal|49
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_omsg_fmp_mrx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_fmp_mrx_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_fmp_mrx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_fmp_mrx
name|cvmx_sriox_omsg_fmp_mrx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_nmp_mr#  *  * SRIO_OMSG_NMP_MRX = SRIO Outbound Message NFIRSTMP Message Restriction  *  * The SRIO Controller X Outbound Message NFIRSTMP Message Restriction Register  *  * Notes:  * This CSR controls when NMP candidate message segments (from the two different controllers) can enter  * the message segment silo to be sent out. A segment remains in the silo until after is has  * been transmitted and either acknowledged or errored out.  *  * Candidates and silo entries are one of 4 types:  *  SP  - a single-segment message  *  FMP - the first segment of a multi-segment message  *  NMP - the other segments in a multi-segment message  *  PSD - the silo psuedo-entry that is valid only while a controller is in the middle of pushing  *        a multi-segment message into the silo and can match against segments generated by  *        the other controller  *  * When a candidate "matches" against a silo entry or pseudo entry, it cannot enter the silo.  * By default (i.e. zeroes in this CSR), the NMP candidate matches against all entries in the  * silo. When fields in this CSR are set, NMP candidate segments will match fewer silo entries and  * can enter the silo more freely, probably providing better performance.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_NMP_MR[0:1]   hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_nmp_mrx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_nmp_mrx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_15_63
range|:
literal|49
decl_stmt|;
name|uint64_t
name|ctlr_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable controller SP                                                          When set, the NMP candidate message segment can                                                          only match siloed SP segments that were created                                                          by the same controller. When clear, this NMP-SP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|ctlr_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable controller FIRSTMP                                                          When set, the NMP candidate message segment can                                                          only match siloed FMP segments that were created                                                          by the same controller. When clear, this NMP-FMP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|ctlr_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable controller NFIRSTMP                                                          When set, the NMP candidate message segment can                                                          only match siloed NMP segments that were created                                                          by the same controller. When clear, this NMP-NMP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|id_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable ID SP                                                          When set, the NMP candidate message segment can                                                          only match siloed SP segments that "ID match" the                                                          candidate. When clear, this NMP-SP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|id_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable ID FIRSTMP                                                          When set, the NMP candidate message segment can                                                          only match siloed FMP segments that "ID match" the                                                          candidate. When clear, this NMP-FMP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|id_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable ID NFIRSTMP                                                          When set, the NMP candidate message segment can                                                          only match siloed NMP segments that "ID match" the                                                          candidate. When clear, this NMP-NMP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|reserved_8_8
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable MBOX SP                                                          When set, the NMP candidate message segment can                                                          only match siloed SP segments with the same 2-bit                                                          mbox  value as the candidate. When clear, this                                                          NMP-SP match can occur with any mbox values.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|mbox_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable MBOX FIRSTMP                                                          When set, the NMP candidate message segment can                                                          only match siloed FMP segments with the same 2-bit                                                          mbox value as the candidate. When clear, this                                                          NMP-FMP match can occur with any mbox values.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|mbox_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable MBOX NFIRSTMP                                                          When set, the NMP candidate message segment can                                                          only match siloed NMP segments with the same 2-bit                                                          mbox value as the candidate. When clear, this                                                          NMP-NMP match can occur with any mbox values.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|reserved_4_4
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable all SP                                                          When set, no NMP candidate message segments ever                                                          match siloed SP segments and ID_SP                                                          and MBOX_SP are not used. When clear, NMP-SP                                                          matches can occur. */
name|uint64_t
name|all_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable all FIRSTMP                                                          When set, no NMP candidate message segments ever                                                          match siloed FMP segments and ID_FMP and MBOX_FMP                                                          are not used. When clear, NMP-FMP matches can                                                          occur. */
name|uint64_t
name|all_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X NFIRSTMP enable all NFIRSTMP                                                          When set, no NMP candidate message segments ever                                                          match siloed NMP segments and ID_NMP and MBOX_NMP                                                          are not used. When clear, NMP-NMP matches can                                                          occur. */
name|uint64_t
name|reserved_0_0
range|:
literal|1
decl_stmt|;
else|#
directive|else
name|uint64_t
name|reserved_0_0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_4_4
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_8_8
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_15_63
range|:
literal|49
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_omsg_nmp_mrx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_nmp_mrx_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_nmp_mrx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_nmp_mrx
name|cvmx_sriox_omsg_nmp_mrx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_port#  *  * SRIO_OMSG_PORTX = SRIO Outbound Message Port  *  * The SRIO Controller X Outbound Message Port Register  *  * Notes:  * PORT maps the PKO port to SRIO interface \# / controller X as follows:  *  *   000 == PKO port 40  *   001 == PKO port 41  *   010 == PKO port 42  *   011 == PKO port 43  *   100 == PKO port 44  *   101 == PKO port 45  *   110 == PKO port 46  *   111 == PKO port 47  *  *  No two PORT fields among the enabled controllers (ENABLE == 1) may be set to the same value.  *  The register is only reset during COLD boot.  The register can be accessed/modified regardless of  *  the value in SRIO(0,2..3)_STATUS_REG.ACCESS.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_PORT[0:1]     sclk    srst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_portx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_portx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|enable
range|:
literal|1
decl_stmt|;
comment|/**< Controller X enable */
name|uint64_t
name|reserved_3_30
range|:
literal|28
decl_stmt|;
name|uint64_t
name|port
range|:
literal|3
decl_stmt|;
comment|/**< Controller X PKO port */
else|#
directive|else
name|uint64_t
name|port
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_3_30
range|:
literal|28
decl_stmt|;
name|uint64_t
name|enable
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
struct|struct
name|cvmx_sriox_omsg_portx_cn63xx
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|enable
range|:
literal|1
decl_stmt|;
comment|/**< Controller X enable */
name|uint64_t
name|reserved_2_30
range|:
literal|29
decl_stmt|;
name|uint64_t
name|port
range|:
literal|2
decl_stmt|;
comment|/**< Controller X PKO port */
else|#
directive|else
name|uint64_t
name|port
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_2_30
range|:
literal|29
decl_stmt|;
name|uint64_t
name|enable
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|cn63xx
struct|;
name|struct
name|cvmx_sriox_omsg_portx_cn63xx
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_portx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_portx
name|cvmx_sriox_omsg_portx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_silo_thr  *  * SRIO_OMSG_SILO_THR = SRIO Outgoing Message SILO Thresholds  *  * The SRIO Outgoing Message SILO Thresholds  *  * Notes:  * Limits the number of Outgoing Message Segments in flight at a time.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_SILO_THR      hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_silo_thr
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_silo_thr_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_5_63
range|:
literal|59
decl_stmt|;
name|uint64_t
name|tot_silo
range|:
literal|5
decl_stmt|;
comment|/**< Sets max number segments in flight for all                                                          controllers.  Valid range is 0x01 .. 0x10 but                                                          lower values reduce bandwidth. */
else|#
directive|else
name|uint64_t
name|tot_silo
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_5_63
range|:
literal|59
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_omsg_silo_thr_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_silo_thr_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_silo_thr
name|cvmx_sriox_omsg_silo_thr_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_omsg_sp_mr#  *  * SRIO_OMSG_SP_MRX = SRIO Outbound Message SP Message Restriction  *  * The SRIO Controller X Outbound Message SP Message Restriction Register  *  * Notes:  * This CSR controls when SP candidate message segments (from the two different controllers) can enter  * the message segment silo to be sent out. A segment remains in the silo until after is has  * been transmitted and either acknowledged or errored out.  *  * Candidates and silo entries are one of 4 types:  *  SP  - a single-segment message  *  FMP - the first segment of a multi-segment message  *  NMP - the other segments in a multi-segment message  *  PSD - the silo psuedo-entry that is valid only while a controller is in the middle of pushing  *        a multi-segment message into the silo and can match against segments generated by  *        the other controller  *  * When a candidate "matches" against a silo entry or pseudo entry, it cannot enter the silo.  * By default (i.e. zeroes in this CSR), the SP candidate matches against all entries in the  * silo. When fields in this CSR are set, SP candidate segments will match fewer silo entries and  * can enter the silo more freely, probably providing better performance.  *  * Clk_Rst:        SRIO(0,2..3)_OMSG_SP_MR[0:1]    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_omsg_sp_mrx
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_omsg_sp_mrx_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_16_63
range|:
literal|48
decl_stmt|;
name|uint64_t
name|xmbox_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable XMBOX SP                                                          When set, the SP candidate message can only                                                          match siloed SP segments with the same 4-bit xmbox                                                          value as the candidate. When clear, this SP-SP                                                          match can occur with any xmbox values.                                                          When XMBOX_SP is set, MBOX_SP will commonly be set.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|ctlr_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable controller SP                                                          When set, the SP candidate message can                                                          only match siloed SP segments that were created                                                          by the same controller. When clear, this SP-SP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|ctlr_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable controller FIRSTMP                                                          When set, the SP candidate message can                                                          only match siloed FMP segments that were created                                                          by the same controller. When clear, this SP-FMP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|ctlr_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable controller NFIRSTMP                                                          When set, the SP candidate message can                                                          only match siloed NMP segments that were created                                                          by the same controller. When clear, this SP-NMP                                                          match can also occur when the segments were                                                          created by the other controller.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|id_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable ID SP                                                          When set, the SP candidate message can                                                          only match siloed SP segments that "ID match" the                                                          candidate. When clear, this SP-SP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|id_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable ID FIRSTMP                                                          When set, the SP candidate message can                                                          only match siloed FMP segments that "ID match" the                                                          candidate. When clear, this SP-FMP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|id_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable ID NFIRSTMP                                                          When set, the SP candidate message can                                                          only match siloed NMP segments that "ID match" the                                                          candidate. When clear, this SP-NMP match can occur                                                          with any ID values.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|id_psd
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable ID PSEUDO                                                          When set, the SP candidate message can                                                          only match the silo pseudo (for the other                                                          controller) when it is an "ID match". When clear,                                                          this SP-PSD match can occur with any ID values.                                                          Not used by the hardware when ALL_PSD is set. */
name|uint64_t
name|mbox_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable MBOX SP                                                          When set, the SP candidate message can only                                                          match siloed SP segments with the same 2-bit mbox                                                          value as the candidate. When clear, this SP-SP                                                          match can occur with any mbox values.                                                          Not used by the hardware when ALL_SP is set. */
name|uint64_t
name|mbox_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable MBOX FIRSTMP                                                          When set, the SP candidate message can only                                                          match siloed FMP segments with the same 2-bit mbox                                                          value as the candidate. When clear, this SP-FMP                                                          match can occur with any mbox values.                                                          Not used by the hardware when ALL_FMP is set. */
name|uint64_t
name|mbox_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable MBOX NFIRSTMP                                                          When set, the SP candidate message can only                                                          match siloed NMP segments with the same 2-bit mbox                                                          value as the candidate. When clear, this SP-NMP                                                          match can occur with any mbox values.                                                          Not used by the hardware when ALL_NMP is set. */
name|uint64_t
name|mbox_psd
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable MBOX PSEUDO                                                          When set, the SP candidate message can only                                                          match the silo pseudo (for the other controller)                                                          if the pseudo has the same 2-bit mbox value as the                                                          candidate. When clear, this SP-PSD match can occur                                                          with any mbox values.                                                          Not used by the hardware when ALL_PSD is set. */
name|uint64_t
name|all_sp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable all SP                                                          When set, no SP candidate messages ever                                                          match siloed SP segments, and XMBOX_SP, ID_SP,                                                          and MBOX_SP are not used. When clear, SP-SP                                                          matches can occur. */
name|uint64_t
name|all_fmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable all FIRSTMP                                                          When set, no SP candidate messages ever                                                          match siloed FMP segments and ID_FMP and MBOX_FMP                                                          are not used. When clear, SP-FMP matches can                                                          occur. */
name|uint64_t
name|all_nmp
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable all NFIRSTMP                                                          When set, no SP candidate messages ever                                                          match siloed NMP segments and ID_NMP and MBOX_NMP                                                          are not used. When clear, SP-NMP matches can                                                          occur. */
name|uint64_t
name|all_psd
range|:
literal|1
decl_stmt|;
comment|/**< Controller X SP enable all PSEUDO                                                          When set, no SP candidate messages ever                                                          match the silo pseudo (for the other controller)                                                          and ID_PSD and MBOX_PSD are not used. When clear,                                                          SP-PSD matches can occur. */
else|#
directive|else
name|uint64_t
name|all_psd
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|all_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_psd
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mbox_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_psd
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_nmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_fmp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ctlr_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|xmbox_sp
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_16_63
range|:
literal|48
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_omsg_sp_mrx_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_sp_mrx_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_omsg_sp_mrx_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_omsg_sp_mrx
name|cvmx_sriox_omsg_sp_mrx_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_prio#_in_use  *  * SRIO_PRIO[0:3]_IN_USE = S2M PRIORITY FIFO IN USE COUNTS  *  * SRIO S2M Priority X FIFO Inuse counts  *  * Notes:  * These registers provide status information on the number of read/write requests pending in the S2M  *  Priority FIFOs.  The information can be used to help determine when an S2M_TYPE register can be  *  reallocated.  For example, if an S2M_TYPE is used N times in a DMA write operation and the DMA has  *  completed.  The register corresponding to the RD/WR_PRIOR of the S2M_TYPE can be read to determine  *  the START_CNT and then can be polled to see if the END_CNT equals the START_CNT or at least  *  START_CNT+N.   These registers can be accessed regardless of the value of SRIO(0,2..3)_STATUS_REG.ACCESS  *  but are reset by either the MAC or Core being reset.  *  * Clk_Rst:        SRIO(0,2..3)_PRIO[0:3]_IN_USE   sclk    srst_n, hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_priox_in_use
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_priox_in_use_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|end_cnt
range|:
literal|16
decl_stmt|;
comment|/**< Count of Packets with S2M_TYPES completed for this                                                          Priority X FIFO */
name|uint64_t
name|start_cnt
range|:
literal|16
decl_stmt|;
comment|/**< Count of Packets with S2M_TYPES started for this                                                          Priority X FIFO */
else|#
directive|else
name|uint64_t
name|start_cnt
range|:
literal|16
decl_stmt|;
name|uint64_t
name|end_cnt
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_priox_in_use_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_priox_in_use_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_priox_in_use
name|cvmx_sriox_priox_in_use_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_rx_bell  *  * SRIO_RX_BELL = SRIO Receive Doorbell  *  * The SRIO Incoming (RX) Doorbell  *  * Notes:  * This register contains the SRIO Information, Device ID, Transaction Type and Priority of the  *  incoming Doorbell Transaction as well as the number of transactions waiting to be read.  Reading  *  this register causes a Doorbell to be removed from the RX Bell FIFO and the COUNT to be  *  decremented.  If the COUNT is zero then the FIFO is empty and the other fields should be  *  considered invalid.  When the FIFO is full an ERROR is automatically issued.  The RXBELL Interrupt  *  can be used to detect posts to this FIFO.  *  * Clk_Rst:        SRIO(0,2..3)_RX_BELL    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_rx_bell
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_rx_bell_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_48_63
range|:
literal|16
decl_stmt|;
name|uint64_t
name|data
range|:
literal|16
decl_stmt|;
comment|/**< Information field from received doorbell */
name|uint64_t
name|src_id
range|:
literal|16
decl_stmt|;
comment|/**< Doorbell Source Device ID[15:0] */
name|uint64_t
name|count
range|:
literal|8
decl_stmt|;
comment|/**< RX Bell FIFO Count                                                          Note:  Count must be> 0 for entry to be valid. */
name|uint64_t
name|reserved_5_7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|dest_id
range|:
literal|1
decl_stmt|;
comment|/**< Destination Device ID 0=Primary, 1=Secondary */
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
comment|/**< Transaction Type, 0=use ID[7:0], 1=use ID[15:0] */
name|uint64_t
name|reserved_2_2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|priority
range|:
literal|2
decl_stmt|;
comment|/**< Doorbell Priority */
else|#
directive|else
name|uint64_t
name|priority
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_2_2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
name|uint64_t
name|dest_id
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_5_7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|count
range|:
literal|8
decl_stmt|;
name|uint64_t
name|src_id
range|:
literal|16
decl_stmt|;
name|uint64_t
name|data
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_48_63
range|:
literal|16
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_rx_bell_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_rx_bell_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_rx_bell_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_rx_bell
name|cvmx_sriox_rx_bell_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_rx_bell_seq  *  * SRIO_RX_BELL_SEQ = SRIO Receive Doorbell Sequence Count  *  * The SRIO Incoming (RX) Doorbell Sequence Count  *  * Notes:  * This register contains the value of the sequence counter when the doorbell was received and a  *  shadow copy of the Bell FIFO Count that can be read without emptying the FIFO.  This register must  *  be read prior to SRIO(0,2..3)_RX_BELL to guarantee that the information corresponds to the correct  *  doorbell.  *  * Clk_Rst:        SRIO(0,2..3)_RX_BELL_SEQ        hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_rx_bell_seq
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_rx_bell_seq_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_40_63
range|:
literal|24
decl_stmt|;
name|uint64_t
name|count
range|:
literal|8
decl_stmt|;
comment|/**< RX Bell FIFO Count                                                          Note:  Count must be> 0 for entry to be valid. */
name|uint64_t
name|seq
range|:
literal|32
decl_stmt|;
comment|/**< 32-bit Sequence \# associated with Doorbell Message */
else|#
directive|else
name|uint64_t
name|seq
range|:
literal|32
decl_stmt|;
name|uint64_t
name|count
range|:
literal|8
decl_stmt|;
name|uint64_t
name|reserved_40_63
range|:
literal|24
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_rx_bell_seq_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_rx_bell_seq_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_rx_bell_seq_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_rx_bell_seq
name|cvmx_sriox_rx_bell_seq_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_rx_status  *  * SRIO_RX_STATUS = SRIO Inbound Credits/Response Status  *  * Specifies the current number of credits/responses by SRIO for Inbound Traffic  *  * Notes:  * Debug Register specifying the number of credits/responses currently in use for Inbound Traffic.  *  The maximum value for COMP, N_POST and POST is set in SRIO(0,2..3)_TLP_CREDITS.  When all inbound traffic  *  has stopped the values should eventually return to the maximum values.  The RTN_PR[3:1] entry  *  counts should eventually return to the reset values.  *  * Clk_Rst:        SRIO(0,2..3)_RX_STATUS  hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_rx_status
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_rx_status_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|rtn_pr3
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending Priority 3 Response Entries. */
name|uint64_t
name|rtn_pr2
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending Priority 2 Response Entries. */
name|uint64_t
name|rtn_pr1
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending Priority 1 Response Entries. */
name|uint64_t
name|reserved_28_39
range|:
literal|12
decl_stmt|;
name|uint64_t
name|mbox
range|:
literal|4
decl_stmt|;
comment|/**< Credits for Mailbox Data used in M2S. */
name|uint64_t
name|comp
range|:
literal|8
decl_stmt|;
comment|/**< Credits for Read Completions used in M2S. */
name|uint64_t
name|reserved_13_15
range|:
literal|3
decl_stmt|;
name|uint64_t
name|n_post
range|:
literal|5
decl_stmt|;
comment|/**< Credits for Read Requests used in M2S. */
name|uint64_t
name|post
range|:
literal|8
decl_stmt|;
comment|/**< Credits for Write Request Postings used in M2S. */
else|#
directive|else
name|uint64_t
name|post
range|:
literal|8
decl_stmt|;
name|uint64_t
name|n_post
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_13_15
range|:
literal|3
decl_stmt|;
name|uint64_t
name|comp
range|:
literal|8
decl_stmt|;
name|uint64_t
name|mbox
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_28_39
range|:
literal|12
decl_stmt|;
name|uint64_t
name|rtn_pr1
range|:
literal|8
decl_stmt|;
name|uint64_t
name|rtn_pr2
range|:
literal|8
decl_stmt|;
name|uint64_t
name|rtn_pr3
range|:
literal|8
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_rx_status_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_rx_status_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_rx_status_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_rx_status
name|cvmx_sriox_rx_status_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_s2m_type#  *  * SRIO_S2M_TYPE[0:15] = SLI to SRIO MAC Operation Type  *  * SRIO Operation Type selected by PP or DMA Accesses  *  * Notes:  * This CSR table specifies how to convert a SLI/DPI MAC read or write into sRIO operations.  *  Each SLI/DPI read or write access supplies a 64-bit address (MACADD[63:0]), 2-bit ADDRTYPE, and  *  2-bit endian-swap. This SRIO*_S2M_TYPE* CSR description specifies a table with 16 CSRs. SRIO  *  selects one of the table entries with TYPEIDX[3:0], which it creates from the SLI/DPI MAC memory  *  space read or write as follows:  *    TYPEIDX[1:0] = ADDRTYPE[1:0] (ADDRTYPE[1] is no-snoop to the PCIe MAC,  *                                  ADDRTYPE[0] is relaxed-ordering to the PCIe MAC)  *    TYPEIDX[2] = MACADD[50]  *    TYPEIDX[3] = MACADD[59]  *  * Clk_Rst:        SRIO(0,2..3)_S2M_TYPE[0:15]     hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_s2m_typex
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_s2m_typex_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_19_63
range|:
literal|45
decl_stmt|;
name|uint64_t
name|wr_op
range|:
literal|3
decl_stmt|;
comment|/**< sRIO operation for SLI/DPI writes                                                           SLI/DPI hardware break MAC memory space writes                                                          that they generate into pieces of maximum size                                                          256B. For NWRITE/NWRITE_R/SWRITE WR_OP variants                                                          below, SRIO will, if necessary to obey sRIO                                                          requirements, automatically break the write into                                                          even smaller writes. The same is not true for                                                          MAINTENANCE writes and port-writes. Additional                                                          SW/usage restrictions are required for these                                                          MAINTENANCE WR_OP's to work correctly. SW must                                                          restrict the alignment and length of DPI pointers,                                                          limit the store sizes that the cores issue, and                                                          possibly also set SLI_MEM_ACCESS_SUBID*[NMERGE]                                                          so that all MAC memory space writes with                                                          MAINTENANCE write and port-write WR_OP's can be                                                          serviced in a single sRIO operation.                                                           SRIO always sends the write data (64-bit) words                                                          out in order.                                                            WR_OP = 0 = Normal Write (NWRITE)                                                                  SRIO breaks a MAC memory space write into                                                                  the minimum number of required sRIO NWRITE                                                                  operations. This will be 1-5 total NWRITEs,                                                                  depending on endian-swap, alignment, and                                                                  length.                                                            WR_OP = 1 = Normal Write w/Response (NWRITE_R)                                                                  SRIO breaks a MAC memory space write into                                                                  the minimum number of required sRIO                                                                  NWRITE_R operations. This will be 1-5 total                                                                  NWRITE_R's, depending on endian-swap,                                                                  alignment, and length.                                                                   SRIO sets SRIO*_INT_REG[WR_DONE] after it                                                                  receives the DONE response for the last                                                                  NWRITE_R sent.                                                            WR_OP = 2 = NWRITE, Streaming write (SWRITE),                                                                       NWRITE                                                                  SRIO attempts to turn the MAC memory space                                                                  write into an SWRITE operation. There will                                                                  be 1-5 total sRIO operations (0-2 NWRITE's                                                                  followed by 0-1 SWRITE's followed by 0-2                                                                  NWRITE's) generated to complete the MAC                                                                  memory space write, depending on                                                                  endian-swap, alignment, and length.                                                                   If the starting address is not 64-bit                                                                  aligned, SRIO first creates 1-4 NWRITE's to                                                                  either align it or complete the write. Then                                                                  SRIO creates a SWRITE including all aligned                                                                  64-bit words. (SRIO won't create an SWRITE                                                                  when there are none.) If store data                                                                  remains, SRIO finally creates another 1 or                                                                  2 NWRITE's.                                                            WR_OP = 3 = NWRITE, SWRITE, NWRITE_R                                                                  SRIO attempts to turn the MAC memory space                                                                  write into an SWRITE operation followed by                                                                  a NWRITE_R operation. The last operation                                                                  is always NWRITE_R. There will be 1-5                                                                  total sRIO operations (0-2 NWRITE's,                                                                  followed by 0-1 SWRITE, followed by 1-4                                                                  NWRITE_R's) generated to service the MAC                                                                  memory space write, depending on                                                                  endian-swap, alignment, and length.                                                                   If the write is contained in one aligned                                                                  64-bit word, SRIO will completely service                                                                  the MAC memory space write with 1-4                                                                  NWRITE_R's.                                                                   Otherwise, if the write spans multiple                                                                  words, SRIO services the write as follows.                                                                  First, if the start of the write is not                                                                  word-aligned, SRIO creates 1 or 2 NWRITE's                                                                  to align it. Then SRIO creates an SWRITE                                                                  that includes all aligned 64-bit words,                                                                  leaving data for the final NWRITE_R(s).                                                                  (SRIO won't create the SWRITE when there is                                                                  no data for it.) Then SRIO finally creates                                                                  1 or 2 NWRITE_R's.                                                                   In any case, SRIO sets                                                                  SRIO*_INT_REG[WR_DONE] after it receives                                                                  the DONE response for the last NWRITE_R                                                                  sent.                                                            WR_OP = 4 = NWRITE, NWRITE_R                                                                  SRIO attempts to turn the MAC memory space                                                                  write into an NWRITE operation followed by                                                                  a NWRITE_R operation. The last operation                                                                  is always NWRITE_R. There will be 1-5                                                                  total sRIO operations (0-3 NWRITE's                                                                  followed by 1-4 NWRITE_R's) generated to                                                                  service the MAC memory space write,                                                                  depending on endian-swap, alignment, and                                                                  length.                                                                   If the write is contained in one aligned                                                                  64-bit word, SRIO will completely service                                                                  the MAC memory space write with 1-4                                                                  NWRITE_R's.                                                                   Otherwise, if the write spans multiple                                                                  words, SRIO services the write as follows.                                                                  First, if the start of the write is not                                                                  word-aligned, SRIO creates 1 or 2 NWRITE's                                                                  to align it. Then SRIO creates an NWRITE                                                                  that includes all aligned 64-bit words,                                                                  leaving data for the final NWRITE_R(s).                                                                  (SRIO won't create this NWRITE when there                                                                  is no data for it.) Then SRIO finally                                                                  creates 1 or 2 NWRITE_R's.                                                                   In any case, SRIO sets                                                                  SRIO*_INT_REG[WR_DONE] after it receives                                                                  the DONE response for the last NWRITE_R                                                                  sent.                                                            WR_OP = 5 = Reserved                                                            WR_OP = 6 = Maintenance Write                                                                - SRIO will create one sRIO MAINTENANCE write                                                                  operation to service the MAC memory space                                                                  write                                                                - IAOW_SEL must be zero. (see description                                                                  below.)                                                                - MDS must be zero. (MDS is MACADD[63:62] -                                                                  see IAOW_SEL description below.)                                                                - Hop Cnt is MACADD[31:24]/SRIOAddress[31:24]                                                                - MACADD[23:0]/SRIOAddress[23:0] selects                                                                  maintenance register (i.e. config_offset)                                                                - sRIODestID[15:0] is MACADD[49:34].                                                                  (MACADD[49:42] unused when ID16=0)                                                                - Write size/alignment must obey sRIO rules                                                                  (4, 8, 16, 24, 32, 40, 48, 56 and 64 byte                                                                  lengths allowed)                                                            WR_OP = 7 = Maintenance Port Write                                                                - SRIO will create one sRIO MAINTENANCE port                                                                  write operation to service the MAC memory                                                                  space write                                                                - IAOW_SEL must be zero. (see description                                                                  below.)                                                                - MDS must be zero. (MDS is MACADD[63:62] -                                                                  see IAOW_SEL description below.)                                                                - Hop Cnt is MACADD[31:24]/sRIOAddress[31:24]                                                                - MACADD[23:0]/sRIOAddress[23:0] MBZ                                                                  (config_offset field reserved by sRIO)                                                                - sRIODestID[15:0] is MACADD[49:34].                                                                  (MACADD[49:42] unused when ID16=0)                                                                - Write size/alignment must obey sRIO rules                                                                  (4, 8, 16, 24, 32, 40, 48, 56 and 64 byte                                                                  lengths allowed) */
name|uint64_t
name|reserved_15_15
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rd_op
range|:
literal|3
decl_stmt|;
comment|/**< sRIO operation for SLI/DPI reads                                                           SLI/DPI hardware and sRIO configuration                                                          restrictions guarantee that SRIO can service any                                                          MAC memory space read that it receives from SLI/DPI                                                          with a single NREAD, assuming that RD_OP selects                                                          NREAD. DPI will break a read into multiple MAC                                                          memory space reads to ensure this holds. The same                                                          is not true for the ATOMIC and MAINTENANCE RD_OP                                                          values. Additional SW/usage restrictions are                                                          required for ATOMIC and MAINTENANCE RD_OP to work                                                          correctly. SW must restrict the alignment and                                                          length of DPI pointers and limit the load sizes                                                          that the cores issue such that all MAC memory space                                                          reads with ATOMIC and MAINTENANCE RD_OP's can be                                                          serviced in a single sRIO operation.                                                            RD_OP = 0 = Normal Read (NREAD)                                                                - SRIO will create one sRIO NREAD                                                                  operation to service the MAC memory                                                                  space read                                                                - Read size/alignment must obey sRIO rules                                                                  (up to 256 byte lengths). (This requirement                                                                  is guaranteed by SLI/DPI usage restrictions                                                                  and configuration.)                                                            RD_OP = 1 = Reserved                                                            RD_OP = 2 = Atomic Set                                                                - SRIO will create one sRIO ATOMIC set                                                                  operation to service the MAC memory                                                                  space read                                                                - Read size/alignment must obey sRIO rules                                                                  (1, 2, and 4 byte lengths allowed)                                                            RD_OP = 3 = Atomic Clear                                                                - SRIO will create one sRIO ATOMIC clr                                                                  operation to service the MAC memory                                                                  space read                                                                - Read size/alignment must obey sRIO rules                                                                  (1, 2, and 4 byte lengths allowed)                                                            RD_OP = 4 = Atomic Increment                                                                - SRIO will create one sRIO ATOMIC inc                                                                  operation to service the MAC memory                                                                  space read                                                                - Read size/alignment must obey sRIO rules                                                                  (1, 2, and 4 byte lengths allowed)                                                            RD_OP = 5 = Atomic Decrement                                                                - SRIO will create one sRIO ATOMIC dec                                                                  operation to service the MAC memory                                                                  space read                                                                - Read size/alignment must obey sRIO rules                                                                  (1, 2, and 4 byte lengths allowed)                                                            RD_OP = 6 = Maintenance Read                                                                - SRIO will create one sRIO MAINTENANCE read                                                                  operation to service the MAC memory                                                                  space read                                                                - IAOW_SEL must be zero. (see description                                                                  below.)                                                                - MDS must be zero. (MDS is MACADD[63:62] -                                                                  see IAOW_SEL description below.)                                                                - Hop Cnt is MACADD[31:24]/sRIOAddress[31:24]                                                                - MACADD[23:0]/sRIOAddress[23:0] selects                                                                  maintenance register (i.e. config_offset)                                                                - sRIODestID[15:0] is MACADD[49:34].                                                                  (MACADD[49:42] unused when ID16=0)                                                                - Read size/alignment must obey sRIO rules                                                                  (4, 8, 16, 32 and 64 byte lengths allowed)                                                            RD_OP = 7 = Reserved */
name|uint64_t
name|wr_prior
range|:
literal|2
decl_stmt|;
comment|/**< Transaction Priority 0-3 used for writes */
name|uint64_t
name|rd_prior
range|:
literal|2
decl_stmt|;
comment|/**< Transaction Priority 0-3 used for reads/ATOMICs */
name|uint64_t
name|reserved_6_7
range|:
literal|2
decl_stmt|;
name|uint64_t
name|src_id
range|:
literal|1
decl_stmt|;
comment|/**< Source ID                                                           0 = Use Primary ID as Source ID                                                              (SRIOMAINT*_PRI_DEV_ID[ID16 or ID8], depending                                                              on SRIO TT ID (i.e. ID16 below))                                                           1 = Use Secondary ID as Source ID                                                              (SRIOMAINT*_SEC_DEV_ID[ID16 or ID8], depending                                                              on SRIO TT ID (i.e. ID16 below)) */
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
comment|/**< SRIO TT ID 0=8bit, 1=16-bit                                                          IAOW_SEL must not be 2 when ID16=1. */
name|uint64_t
name|reserved_2_3
range|:
literal|2
decl_stmt|;
name|uint64_t
name|iaow_sel
range|:
literal|2
decl_stmt|;
comment|/**< Internal Address Offset Width Select                                                           IAOW_SEL determines how to convert the                                                          MACADD[63:62,58:51,49:0] recieved from SLI/DPI with                                                          read/write into an sRIO address (sRIOAddress[...])                                                          and sRIO destination ID (sRIODestID[...]). The sRIO                                                          address width mode (SRIOMAINT_PE_LLC[EX_ADDR]) and                                                          ID16, determine the  width of the sRIO address and                                                          ID in the outgoing request(s), respectively.                                                           MACADD[61:60] is always unused.                                                           MACADD[59] is always TYPEIDX[3]                                                          MACADD[50] is always TYPEIDX[2]                                                           (TYPEIDX[3:0] selects one of these                                                           SRIO*_S2M_TYPE* table entries.)                                                           MACADD[17:0] always becomes sRIOAddress[17:0].                                                            IAOW_SEL = 0 = 34-bit Address Offset                                                                Must be used when sRIO link is in 34-bit                                                                address width mode.                                                               When sRIO is in 50-bit address width mode,                                                                sRIOAddress[49:34]=0 in the outgoing request.                                                               When sRIO is in 66-bit address width mode,                                                                sRIOAddress[65:34]=0 in the outgoing request.                                                                Usage of the SLI/DPI MAC address when                                                               IAOW_SEL = 0:                                                                MACADD[63:62] = Multi-Device Swap (MDS)                                                                  MDS value affects MACADD[49:18] usage                                                                MACADD[58:51] => unused                                                                MACADD[49:18] usage depends on MDS value                                                                 MDS = 0                                                                   MACADD[49:34] => sRIODestID[15:0]                                                                     (MACADD[49:42] unused when ID16=0)                                                                   MACADD[33:18] => sRIOAddress[33:18]                                                                 MDS = 1                                                                   MACADD[49:42] => sRIODestID[15:8]                                                                     (MACADD[49:42] unused when ID16 = 0)                                                                   MACADD[41:34] => sRIOAddress[33:26]                                                                   MACADD[33:26] => sRIODestID[7:0]                                                                   MACADD[25:18] => sRIOAddress[25:18]                                                                 MDS = 2                                                                   ID16 must be one.                                                                   MACADD[49:34] => sRIOAddress[33:18]                                                                   MACADD[33:18] => sRIODestID[15:0]                                                                 MDS = 3 = Reserved                                                            IAOW_SEL = 1 = 42-bit Address Offset                                                                Must not be used when sRIO link is in 34-bit                                                                address width mode.                                                               When sRIO is in 50-bit address width mode,                                                                sRIOAddress[49:42]=0 in the outgoing request.                                                               When sRIO is in 66-bit address width mode,                                                                sRIOAddress[65:42]=0 in the outgoing request.                                                                Usage of the SLI/DPI MAC address when                                                               IAOW_SEL = 1:                                                                MACADD[63:62] => Multi-Device Swap (MDS)                                                                  MDS value affects MACADD[58:51,49:42,33:18]                                                                    use                                                                MACADD[41:34] => sRIOAddress[41:34]                                                                MACADD[58:51,49:42,33:18] usage depends on                                                                MDS value:                                                                 MDS = 0                                                                   MACADD[58:51] => sRIODestID[15:8]                                                                   MACADD[49:42] => sRIODestID[7:0]                                                                     (MACADD[58:51] unused when ID16=0)                                                                   MACADD[33:18] => sRIOAddress[33:18]                                                                 MDS = 1                                                                   MACADD[58:51] => sRIODestID[15:8]                                                                     (MACADD[58:51] unused when ID16 = 0)                                                                   MACADD[49:42] => sRIOAddress[33:26]                                                                   MACADD[33:26] => sRIODestID[7:0]                                                                   MACADD[25:18] => sRIOAddress[25:18]                                                                 MDS = 2                                                                   ID16 must be one.                                                                   MACADD[58:51] => sRIOAddress[33:26]                                                                   MACADD[49:42] => sRIOAddress[25:18]                                                                   MACADD[33:18] => sRIODestID[15:0]                                                                 MDS = 3 = Reserved                                                            IAOW_SEL = 2 = 50-bit Address Offset                                                                Must not be used when sRIO link is in 34-bit                                                                address width mode.                                                               Must not be used when ID16=1.                                                               When sRIO is in 66-bit address width mode,                                                                sRIOAddress[65:50]=0 in the outgoing request.                                                                Usage of the SLI/DPI MAC address when                                                               IAOW_SEL = 2:                                                                MACADD[63:62] => Multi-Device Swap (MDS)                                                                  MDS value affects MACADD[58:51,33:26] use                                                                  MDS value 3 is reserved                                                                MACADD[49:34] => sRIOAddress[49:34]                                                                MACADD[25:18] => sRIOAddress[25:18]                                                                MACADD[58:51,33:26] usage depends on                                                                MDS value:                                                                 MDS = 0                                                                   MACADD[58:51] => sRIODestID[7:0]                                                                   MACADD[33:26] => sRIOAddress[33:26]                                                                 MDS = 1                                                                   MACADD[58:51] => sRIOAddress[33:26]                                                                   MACADD[33:26] => sRIODestID[7:0]                                                                 MDS = 2 = Reserved                                                                 MDS = 3 = Reserved                                                            IAOW_SEL = 3 = Reserved */
else|#
directive|else
name|uint64_t
name|iaow_sel
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_2_3
range|:
literal|2
decl_stmt|;
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
name|uint64_t
name|src_id
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_6_7
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rd_prior
range|:
literal|2
decl_stmt|;
name|uint64_t
name|wr_prior
range|:
literal|2
decl_stmt|;
name|uint64_t
name|rd_op
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_15_15
range|:
literal|1
decl_stmt|;
name|uint64_t
name|wr_op
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved_19_63
range|:
literal|45
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_s2m_typex_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_s2m_typex_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_s2m_typex_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_s2m_typex
name|cvmx_sriox_s2m_typex_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_seq  *  * SRIO_SEQ = SRIO Sequence Count  *  * The SRIO Sequence Count  *  * Notes:  * This register contains the current value of the sequence counter.  This counter increments every  *  time a doorbell or the first segment of a message is accepted.  *  * Clk_Rst:        SRIO(0,2..3)_SEQ        hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_seq
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_seq_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|seq
range|:
literal|32
decl_stmt|;
comment|/**< 32-bit Sequence \# */
else|#
directive|else
name|uint64_t
name|seq
range|:
literal|32
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_seq_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_seq_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_seq_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_seq
name|cvmx_sriox_seq_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_status_reg  *  * 13e20 reserved  *  *  *                  SRIO_STATUS_REG = SRIO Status Register  *  * General status of the SRIO.  *  * Notes:  * The SRIO field displays if the port has been configured for SRIO operation.  This register can be  *  read regardless of whether the SRIO is selected or being reset.  Although some other registers can  *  be accessed while the ACCESS bit is zero (see individual registers for details), the majority of  *  SRIO registers and all the SRIOMAINT registers can be used only when the ACCESS bit is asserted.  *  * Clk_Rst:        SRIO(0,2..3)_STATUS_REG sclk    srst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_status_reg
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_status_reg_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_2_63
range|:
literal|62
decl_stmt|;
name|uint64_t
name|access
range|:
literal|1
decl_stmt|;
comment|/**< SRIO and SRIOMAINT Register Access.                                                          0 - Register Access Disabled.                                                          1 - Register Access Enabled. */
name|uint64_t
name|srio
range|:
literal|1
decl_stmt|;
comment|/**< SRIO Port Enabled.                                                          0 - All SRIO functions disabled.                                                          1 - All SRIO Operations permitted. */
else|#
directive|else
name|uint64_t
name|srio
range|:
literal|1
decl_stmt|;
name|uint64_t
name|access
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_2_63
range|:
literal|62
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_status_reg_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_status_reg_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_status_reg_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_status_reg
name|cvmx_sriox_status_reg_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tag_ctrl  *  * SRIO_TAG_CTRL = SRIO TAG Control  *  * The SRIO TAG Control  *  * Notes:  * This register is used to show the state of the internal transaction tags and provides a manual  *  reset of the outgoing tags.  *  * Clk_Rst:        SRIO(0,2..3)_TAG_CTRL   hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tag_ctrl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tag_ctrl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_17_63
range|:
literal|47
decl_stmt|;
name|uint64_t
name|o_clr
range|:
literal|1
decl_stmt|;
comment|/**< Manual OTAG Clear.  This bit manually resets the                                                          number of OTAGs back to 16 and loses track of any                                                          outgoing packets.  This function is automatically                                                          performed when the SRIO MAC is reset but it may be                                                          necessary after a chip reset while the MAC is in                                                          operation.  This bit must be set then cleared to                                                          return to normal operation.  Typically, Outgoing                                                          SRIO packets must be halted 6 seconds prior to                                                          this bit is set to avoid generating duplicate tags                                                          and unexpected response errors. */
name|uint64_t
name|reserved_13_15
range|:
literal|3
decl_stmt|;
name|uint64_t
name|otag
range|:
literal|5
decl_stmt|;
comment|/**< Number of Available Outbound Tags.  Tags are                                                          required for all outgoing memory and maintenance                                                          operations that require a response. (Max 16) */
name|uint64_t
name|reserved_5_7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|itag
range|:
literal|5
decl_stmt|;
comment|/**< Number of Available Inbound Tags.  Tags are                                                          required for all incoming memory operations that                                                          require a response. (Max 16) */
else|#
directive|else
name|uint64_t
name|itag
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_5_7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|otag
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_13_15
range|:
literal|3
decl_stmt|;
name|uint64_t
name|o_clr
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_17_63
range|:
literal|47
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tag_ctrl_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tag_ctrl_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_tag_ctrl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tag_ctrl
name|cvmx_sriox_tag_ctrl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tlp_credits  *  * SRIO_TLP_CREDITS = SRIO TLP Credits  *  * Specifies the number of credits the SRIO can use for incoming Commands and Messages.  *  * Notes:  * Specifies the number of maximum credits the SRIO can use for incoming Commands and Messages.  *  Reset values for COMP, N_POST and POST credits are based on the number of lanes allocated by the  *  QLM Configuration to the SRIO MAC and whether QLM1 is used by PCIe.  If SRIO MACs are unused then  *  credits may be allocated to other MACs under some circumstances.  The following table shows the  *  reset values for COMP/N_POST/POST:  *                     QLM0_CFG    QLM1_CFG    SRIO0       SRIO2      SRIO3  *                    ======================================================  *                        PEM        Any       0/0/0       0/0/0      0/0/0  *                      SRIO x4      Any     128/16/128    0/0/0      0/0/0  *                      SRIO x2      PEM      64/8/64     64/8/64     0/0/0  *                      SRIO x2    non-PEM   128/16/128  128/16/128   0/0/0  *                      SRIO x1      PEM      42/5/42     42/5/42    42/5/42  *                      SRIO x1    non-PEM    64/8/64     64/8/64    64/8/64  *  * Clk_Rst:        SRIO(0,2..3)_TLP_CREDITS        hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tlp_credits
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tlp_credits_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_28_63
range|:
literal|36
decl_stmt|;
name|uint64_t
name|mbox
range|:
literal|4
decl_stmt|;
comment|/**< Credits for Mailbox Data used in M2S.                                                          Legal values are 0x2 to 0x8. */
name|uint64_t
name|comp
range|:
literal|8
decl_stmt|;
comment|/**< Credits for Read Completions used in M2S.                                                          Legal values are 0x22 to 0x80. */
name|uint64_t
name|reserved_13_15
range|:
literal|3
decl_stmt|;
name|uint64_t
name|n_post
range|:
literal|5
decl_stmt|;
comment|/**< Credits for Read Requests used in M2S.                                                          Legal values are 0x4 to 0x10. */
name|uint64_t
name|post
range|:
literal|8
decl_stmt|;
comment|/**< Credits for Write Request Postings used in M2S.                                                          Legal values are 0x22 to 0x80. */
else|#
directive|else
name|uint64_t
name|post
range|:
literal|8
decl_stmt|;
name|uint64_t
name|n_post
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_13_15
range|:
literal|3
decl_stmt|;
name|uint64_t
name|comp
range|:
literal|8
decl_stmt|;
name|uint64_t
name|mbox
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_28_63
range|:
literal|36
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tlp_credits_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tlp_credits_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_tlp_credits_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tlp_credits
name|cvmx_sriox_tlp_credits_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tx_bell  *  * SRIO_TX_BELL = SRIO Transmit Doorbell  *  * The SRIO Outgoing (TX) Doorbell  *  * Notes:  * This register specifies SRIO Information, Device ID, Transaction Type and Priority of the outgoing  *  Doorbell Transaction.  Writes to this register causes the Doorbell to be issued using these bits.  *  The write also causes the PENDING bit to be set. The hardware automatically clears bit when the  *  Doorbell operation has been acknowledged.  A write to this register while the PENDING bit is set  *  should be avoided as it will stall the RSL until the first Doorbell has completed.  *  * Clk_Rst:        SRIO(0,2..3)_TX_BELL    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tx_bell
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tx_bell_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_48_63
range|:
literal|16
decl_stmt|;
name|uint64_t
name|data
range|:
literal|16
decl_stmt|;
comment|/**< Information field for next doorbell operation */
name|uint64_t
name|dest_id
range|:
literal|16
decl_stmt|;
comment|/**< Doorbell Destination Device ID[15:0] */
name|uint64_t
name|reserved_9_15
range|:
literal|7
decl_stmt|;
name|uint64_t
name|pending
range|:
literal|1
decl_stmt|;
comment|/**< Doorbell Transmit in Progress */
name|uint64_t
name|reserved_5_7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|src_id
range|:
literal|1
decl_stmt|;
comment|/**< Source Device ID 0=Primary, 1=Secondary */
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
comment|/**< Transaction Type, 0=use ID[7:0], 1=use ID[15:0] */
name|uint64_t
name|reserved_2_2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|priority
range|:
literal|2
decl_stmt|;
comment|/**< Doorbell Priority */
else|#
directive|else
name|uint64_t
name|priority
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_2_2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
name|uint64_t
name|src_id
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_5_7
range|:
literal|3
decl_stmt|;
name|uint64_t
name|pending
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_9_15
range|:
literal|7
decl_stmt|;
name|uint64_t
name|dest_id
range|:
literal|16
decl_stmt|;
name|uint64_t
name|data
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_48_63
range|:
literal|16
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tx_bell_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tx_bell_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_tx_bell_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tx_bell
name|cvmx_sriox_tx_bell_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tx_bell_info  *  * SRIO_TX_BELL_INFO = SRIO Transmit Doorbell Interrupt Information  *  * The SRIO Outgoing (TX) Doorbell Interrupt Information  *  * Notes:  * This register is only updated if the BELL_ERR bit is clear in SRIO(0,2..3)_INT_REG.  This register  *  displays SRIO Information, Device ID, Transaction Type and Priority of the Doorbell Transaction  *  that generated the BELL_ERR Interrupt.  The register includes either a RETRY, ERROR or TIMEOUT  *  Status.  *  * Clk_Rst:        SRIO(0,2..3)_TX_BELL_INFO       hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tx_bell_info
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tx_bell_info_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_48_63
range|:
literal|16
decl_stmt|;
name|uint64_t
name|data
range|:
literal|16
decl_stmt|;
comment|/**< Information field from last doorbell operation */
name|uint64_t
name|dest_id
range|:
literal|16
decl_stmt|;
comment|/**< Doorbell Destination Device ID[15:0] */
name|uint64_t
name|reserved_8_15
range|:
literal|8
decl_stmt|;
name|uint64_t
name|timeout
range|:
literal|1
decl_stmt|;
comment|/**< Transmit Doorbell Failed with Timeout. */
name|uint64_t
name|error
range|:
literal|1
decl_stmt|;
comment|/**< Transmit Doorbell Destination returned Error. */
name|uint64_t
name|retry
range|:
literal|1
decl_stmt|;
comment|/**< Transmit Doorbell Requests a retransmission. */
name|uint64_t
name|src_id
range|:
literal|1
decl_stmt|;
comment|/**< Source Device ID 0=Primary, 1=Secondary */
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
comment|/**< Transaction Type, 0=use ID[7:0], 1=use ID[15:0] */
name|uint64_t
name|reserved_2_2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|priority
range|:
literal|2
decl_stmt|;
comment|/**< Doorbell Priority */
else|#
directive|else
name|uint64_t
name|priority
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved_2_2
range|:
literal|1
decl_stmt|;
name|uint64_t
name|id16
range|:
literal|1
decl_stmt|;
name|uint64_t
name|src_id
range|:
literal|1
decl_stmt|;
name|uint64_t
name|retry
range|:
literal|1
decl_stmt|;
name|uint64_t
name|error
range|:
literal|1
decl_stmt|;
name|uint64_t
name|timeout
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_8_15
range|:
literal|8
decl_stmt|;
name|uint64_t
name|dest_id
range|:
literal|16
decl_stmt|;
name|uint64_t
name|data
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_48_63
range|:
literal|16
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tx_bell_info_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tx_bell_info_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_tx_bell_info_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tx_bell_info
name|cvmx_sriox_tx_bell_info_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tx_ctrl  *  * SRIO_TX_CTRL = SRIO Transmit Control  *  * The SRIO Transmit Control  *  * Notes:  * This register is used to control SRIO Outgoing Packet Allocation.  TAG_TH[2:0] set the thresholds  *  to allow priority traffic requiring responses to be queued based on the number of outgoing tags  *  (TIDs) available.  16 Tags are available.  If a priority is blocked for lack of tags then all  *  lower priority packets are also blocked irregardless of whether they require tags.  *  * Clk_Rst:        SRIO(0,2..3)_TX_CTRL    hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tx_ctrl
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tx_ctrl_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_53_63
range|:
literal|11
decl_stmt|;
name|uint64_t
name|tag_th2
range|:
literal|5
decl_stmt|;
comment|/**< Sets threshold for minimum number of OTAGs                                                          required before a packet of priority 2 requiring a                                                          response will be queued for transmission. (Max 16)                                                          There generally should be no priority 3 request                                                          packets which require a response/tag, so a TAG_THR                                                          value as low as 0 is allowed. */
name|uint64_t
name|reserved_45_47
range|:
literal|3
decl_stmt|;
name|uint64_t
name|tag_th1
range|:
literal|5
decl_stmt|;
comment|/**< Sets threshold for minimum number of OTAGs                                                          required before a packet of priority 1 requiring a                                                          response will be queued for transmission. (Max 16)                                                          Generally, TAG_TH1 must be> TAG_TH2 to leave OTAGs                                                          for outgoing priority 2 (or 3) requests. */
name|uint64_t
name|reserved_37_39
range|:
literal|3
decl_stmt|;
name|uint64_t
name|tag_th0
range|:
literal|5
decl_stmt|;
comment|/**< Sets threshold for minimum number of OTAGs                                                          required before a packet of priority 0 requiring a                                                          response will be queued for transmission. (Max 16)                                                          Generally, TAG_TH0 must be> TAG_TH1 to leave OTAGs                                                          for outgoing priority 1 or 2 (or 3) requests. */
name|uint64_t
name|reserved_20_31
range|:
literal|12
decl_stmt|;
name|uint64_t
name|tx_th2
range|:
literal|4
decl_stmt|;
comment|/**< Reserved. (See SRIOMAINT(0,2..3)_IR_BUFFER_CONFIG2) */
name|uint64_t
name|reserved_12_15
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_th1
range|:
literal|4
decl_stmt|;
comment|/**< Reserved. (See SRIOMAINT(0,2..3)_IR_BUFFER_CONFIG2) */
name|uint64_t
name|reserved_4_7
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_th0
range|:
literal|4
decl_stmt|;
comment|/**< Reserved. (See SRIOMAINT(0,2..3)_IR_BUFFER_CONFIG2) */
else|#
directive|else
name|uint64_t
name|tx_th0
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_4_7
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_th1
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_12_15
range|:
literal|4
decl_stmt|;
name|uint64_t
name|tx_th2
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_20_31
range|:
literal|12
decl_stmt|;
name|uint64_t
name|tag_th0
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_37_39
range|:
literal|3
decl_stmt|;
name|uint64_t
name|tag_th1
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_45_47
range|:
literal|3
decl_stmt|;
name|uint64_t
name|tag_th2
range|:
literal|5
decl_stmt|;
name|uint64_t
name|reserved_53_63
range|:
literal|11
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tx_ctrl_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tx_ctrl_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_tx_ctrl_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tx_ctrl
name|cvmx_sriox_tx_ctrl_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tx_emphasis  *  * SRIO_TX_EMPHASIS = SRIO TX Lane Emphasis  *  * Controls TX Emphasis used by the SRIO SERDES  *  * Notes:  * This controls the emphasis value used by the SRIO SERDES.  This register is only reset during COLD  *  boot and may be modified regardless of the value in SRIO(0,2..3)_STATUS_REG.ACCESS.  This register is not  *  connected to the QLM and thus has no effect.  It should not be included in the documentation.  *  * Clk_Rst:        SRIO(0,2..3)_TX_EMPHASIS        sclk    srst_cold_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tx_emphasis
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tx_emphasis_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_4_63
range|:
literal|60
decl_stmt|;
name|uint64_t
name|emph
range|:
literal|4
decl_stmt|;
comment|/**< Emphasis Value used for all lanes.  Default value                                                          is 0x0 for 1.25G b/s and 0xA for all other rates. */
else|#
directive|else
name|uint64_t
name|emph
range|:
literal|4
decl_stmt|;
name|uint64_t
name|reserved_4_63
range|:
literal|60
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tx_emphasis_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tx_emphasis_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tx_emphasis
name|cvmx_sriox_tx_emphasis_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_tx_status  *  * SRIO_TX_STATUS = SRIO Outbound Credits/Ops Status  *  * Specifies the current number of credits/ops by SRIO for Outbound Traffic  *  * Notes:  * Debug Register specifying the number of credits/ops currently in use for Outbound Traffic.  *  When all outbound traffic has stopped the values should eventually return to the reset values.  *  * Clk_Rst:        SRIO(0,2..3)_TX_STATUS  hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_tx_status
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_tx_status_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|s2m_pr3
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending S2M Priority 3 Entries. */
name|uint64_t
name|s2m_pr2
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending S2M Priority 2 Entries. */
name|uint64_t
name|s2m_pr1
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending S2M Priority 1 Entries. */
name|uint64_t
name|s2m_pr0
range|:
literal|8
decl_stmt|;
comment|/**< Number of pending S2M Priority 0 Entries. */
else|#
directive|else
name|uint64_t
name|s2m_pr0
range|:
literal|8
decl_stmt|;
name|uint64_t
name|s2m_pr1
range|:
literal|8
decl_stmt|;
name|uint64_t
name|s2m_pr2
range|:
literal|8
decl_stmt|;
name|uint64_t
name|s2m_pr3
range|:
literal|8
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_tx_status_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_tx_status_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_sriox_tx_status_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_tx_status
name|cvmx_sriox_tx_status_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_srio#_wr_done_counts  *  * SRIO_WR_DONE_COUNTS = SRIO Outgoing Write Done Counts  *  * The SRIO Outbound Write Done Counts  *  * Notes:  * This register shows the number of successful and unsuccessful NwriteRs issued through this MAC.  *  These count only considers the last NwriteR generated by each Store Instruction.  If any NwriteR  *  in the series receives an ERROR Status then it is reported in SRIOMAINT(0,2..3)_ERB_LT_ERR_DET.IO_ERR.  *  If any NwriteR does not receive a response within the timeout period then it is reported in  *  SRIOMAINT(0,2..3)_ERB_LT_ERR_DET.PKT_TOUT.  Only errors on the last NwriteR's are counted as BAD.  This  *  register is typically not written while Outbound SRIO Memory traffic is enabled.  *  * Clk_Rst:        SRIO(0,2..3)_WR_DONE_COUNTS     hclk    hrst_n  */
end_comment

begin_union
union|union
name|cvmx_sriox_wr_done_counts
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_sriox_wr_done_counts_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
name|uint64_t
name|bad
range|:
literal|16
decl_stmt|;
comment|/**< Count of the final outbound NwriteR in the series                                                          associated with a Store Operation that have timed                                                          out or received a response with an ERROR status. */
name|uint64_t
name|good
range|:
literal|16
decl_stmt|;
comment|/**< Count of the final outbound NwriteR in the series                                                          associated with a Store operation that has                                                          received a response with a DONE status. */
else|#
directive|else
name|uint64_t
name|good
range|:
literal|16
decl_stmt|;
name|uint64_t
name|bad
range|:
literal|16
decl_stmt|;
name|uint64_t
name|reserved_32_63
range|:
literal|32
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_sriox_wr_done_counts_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_sriox_wr_done_counts_s
name|cn66xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_sriox_wr_done_counts
name|cvmx_sriox_wr_done_counts_t
typedef|;
end_typedef

begin_endif
endif|#
directive|endif
end_endif

end_unit

