// Seed: 1541945121
module module_0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri   id_3
);
  logic [7:0][-1 : 1  +  1] id_5;
  id_6 :
  assert property (@(posedge -1 * -1'b0, posedge -1) -1) id_6 = -1;
  assign id_5[-1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_17 = 32'd80,
    parameter id_7  = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1'b0 : id_7],
    _id_7,
    id_8,
    id_9[-1 :-1],
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input logic [7:0] id_9;
  inout tri id_8;
  output wire _id_7;
  output logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_12 = id_10;
  id_13(
      1
  );
  wire id_14;
  assign id_8 = -1;
  wire id_15;
  logic id_16, _id_17;
  logic id_18;
  ;
  logic id_19 = -1 - -1'h0;
  assign id_19 = ~1;
  always begin : LABEL_0
    if (-1) $unsigned(83);
    ;
  end
  logic id_20;
  ;
  wire id_21;
  wire [-1 : -1] id_22;
  parameter id_23 = 1;
  wire id_24;
  module_0 modCall_1 ();
endmodule
