12:14:51 INFO  : Launching XSCT server: xsct -n  -interactive /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/temp_xsdb_launch_script.tcl
12:14:51 INFO  : Platform repository initialization has completed.
12:14:51 INFO  : Registering command handlers for Vitis TCF services
12:14:53 INFO  : XSCT server has started successfully.
12:14:53 INFO  : plnx-install-location is set to ''
12:14:53 INFO  : Successfully done setting XSCT server connection channel  
12:14:53 INFO  : Successfully done query RDI_DATADIR 
12:14:53 INFO  : Successfully done setting workspace for the tool. 
12:15:23 INFO  : Result from executing command 'getProjects': Prueba1
12:15:23 INFO  : Result from executing command 'getPlatforms': 
12:16:05 INFO  : Result from executing command 'getProjects': Prueba1
12:16:05 INFO  : Result from executing command 'getPlatforms': Prueba1|/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/Prueba1.xpfm
12:16:08 INFO  : Checking for BSP changes to sync application flags for project 'Prueba1APP'...
12:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:12 WARN  : IDE version '2021.2.1' doesn't match hw_server version '2021.2.0'. Some debug features may not work.
12:16:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:13 INFO  : 'jtag frequency' command is executed.
12:16:13 INFO  : Context for 'APU' is selected.
12:16:13 INFO  : System reset is completed.
12:16:16 INFO  : 'after 3000' command is executed.
12:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:16:19 INFO  : Device configured successfully with "/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit"
12:16:19 INFO  : Context for 'APU' is selected.
12:16:19 INFO  : Hardware design and registers information is loaded from '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa'.
12:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:19 INFO  : Context for 'APU' is selected.
12:16:19 INFO  : Sourcing of '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl' is done.
12:16:19 INFO  : 'ps7_init' command is executed.
12:16:19 INFO  : 'ps7_post_config' command is executed.
12:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:19 INFO  : The application '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:19 INFO  : 'con' command is executed.
12:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:19 INFO  : Launch script is exported to file '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP_system/_ide/scripts/systemdebugger_prueba1app_system_standalone.tcl'
12:16:35 INFO  : Checking for BSP changes to sync application flags for project 'Prueba1APP'...
12:16:40 INFO  : Disconnected from the channel tcfchan#2.
12:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:40 WARN  : IDE version '2021.2.1' doesn't match hw_server version '2021.2.0'. Some debug features may not work.
12:16:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:43 INFO  : 'jtag frequency' command is executed.
12:16:43 INFO  : Context for 'APU' is selected.
12:16:43 INFO  : System reset is completed.
12:16:46 INFO  : 'after 3000' command is executed.
12:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:16:48 INFO  : Device configured successfully with "/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit"
12:16:48 INFO  : Context for 'APU' is selected.
12:16:48 INFO  : Hardware design and registers information is loaded from '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa'.
12:16:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:48 INFO  : Context for 'APU' is selected.
12:16:48 INFO  : Sourcing of '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl' is done.
12:16:48 INFO  : 'ps7_init' command is executed.
12:16:48 INFO  : 'ps7_post_config' command is executed.
12:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:48 INFO  : The application '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:49 INFO  : 'con' command is executed.
12:16:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:49 INFO  : Launch script is exported to file '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP_system/_ide/scripts/systemdebugger_prueba1app_system_standalone.tcl'
12:17:38 INFO  : Checking for BSP changes to sync application flags for project 'Prueba1APP'...
12:17:42 INFO  : Disconnected from the channel tcfchan#3.
12:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:42 WARN  : IDE version '2021.2.1' doesn't match hw_server version '2021.2.0'. Some debug features may not work.
12:17:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:17:43 INFO  : 'jtag frequency' command is executed.
12:17:43 INFO  : Context for 'APU' is selected.
12:17:43 INFO  : System reset is completed.
12:17:46 INFO  : 'after 3000' command is executed.
12:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:17:48 INFO  : Device configured successfully with "/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit"
12:17:48 INFO  : Context for 'APU' is selected.
12:17:48 INFO  : Hardware design and registers information is loaded from '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa'.
12:17:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:49 INFO  : Context for 'APU' is selected.
12:17:49 INFO  : Sourcing of '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl' is done.
12:17:49 INFO  : 'ps7_init' command is executed.
12:17:49 INFO  : 'ps7_post_config' command is executed.
12:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:49 INFO  : The application '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:49 INFO  : 'con' command is executed.
12:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:17:49 INFO  : Launch script is exported to file '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP_system/_ide/scripts/systemdebugger_prueba1app_system_standalone.tcl'
12:22:28 INFO  : Checking for BSP changes to sync application flags for project 'Prueba1APP'...
12:22:32 INFO  : Disconnected from the channel tcfchan#4.
12:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:32 WARN  : IDE version '2021.2.1' doesn't match hw_server version '2021.2.0'. Some debug features may not work.
12:22:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:33 INFO  : 'jtag frequency' command is executed.
12:22:33 INFO  : Context for 'APU' is selected.
12:22:33 INFO  : System reset is completed.
12:22:36 INFO  : 'after 3000' command is executed.
12:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:22:38 INFO  : Device configured successfully with "/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit"
12:22:38 INFO  : Context for 'APU' is selected.
12:22:38 INFO  : Hardware design and registers information is loaded from '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa'.
12:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:38 INFO  : Context for 'APU' is selected.
12:22:38 INFO  : Sourcing of '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl' is done.
12:22:39 INFO  : 'ps7_init' command is executed.
12:22:39 INFO  : 'ps7_post_config' command is executed.
12:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:39 INFO  : The application '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1/export/Prueba1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP/Debug/Prueba1APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:39 INFO  : 'con' command is executed.
12:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:39 INFO  : Launch script is exported to file '/opt/Xilinx/Vitis_Workspace/AXI_Pruebas/Prueba5_AXI_11_06_INSTANCIACIONES/Prueba1APP_system/_ide/scripts/systemdebugger_prueba1app_system_standalone.tcl'
