set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {procedural_assignment.vo procedural_assignment_v.sdo}}
	{{"Fast Model"} {procedural_assignment_fast.vo procedural_assignment_v_fast.sdo}}
}
