wr_core_list = [
    #"board/clbv3/wr_clbv3_pkg.vhd",
    #"board/clbv3/xwrc_board_clbv3.vhd",
    #"board/common/wr_board_pkg.vhd",
    #"board/common/xwrc_board_common.vhd",
    "ip_cores/general-cores/modules/common/gc_async_counter_diff.vhd",
    "ip_cores/general-cores/modules/common/gc_crc_gen.vhd",
    "ip_cores/general-cores/modules/common/gc_edge_detect.vhd",
    "ip_cores/general-cores/modules/common/gc_extend_pulse.vhd",
    "ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd",
    "ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd",
    "ip_cores/general-cores/modules/common/gc_reset.vhd",
    "ip_cores/general-cores/modules/common/gc_reset_multi_aasd.vhd",
    "ip_cores/general-cores/modules/common/gc_serial_dac.vhd",
    "ip_cores/general-cores/modules/common/gc_sync.vhd",
    "ip_cores/general-cores/modules/common/gc_sync_ffs.vhd",
    "ip_cores/general-cores/modules/common/gc_sync_register.vhd",
    "ip_cores/general-cores/modules/common/gencores_pkg.vhd",
    "ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd",
    "ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd",
    "ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd",
    "ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd",
    "ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd",
    "ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd",
    "ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd",
    "ip_cores/general-cores/modules/genrams/genram_pkg.vhd",
    "ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd",
    "ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd",
    "ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd",
    "ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd",
    "ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd",
    "ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_clock_monitor/clock_monitor_wb.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_clock_monitor/clock_monitor_wbgen2_pkg.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_clock_monitor/xwb_clock_monitor.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v",
    "ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd",
    "ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd",
    "ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd",
    "ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd",
    "ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd",
    "ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd",
    "ip_cores/urv-core/rtl/urv_cpu.v",
    "ip_cores/urv-core/rtl/urv_csr.v",
    "ip_cores/urv-core/rtl/urv_decode.v",
    "ip_cores/urv-core/rtl/urv_divide.v",
    "ip_cores/urv-core/rtl/urv_ecc.v",
    "ip_cores/urv-core/rtl/urv_exceptions.v",
    "ip_cores/urv-core/rtl/urv_exec.v",
    "ip_cores/urv-core/rtl/urv_fetch.v",
	"ip_cores/urv-core/rtl/urv_multiply.v",
    "ip_cores/urv-core/rtl/urv_pkg.vhd",
    "ip_cores/urv-core/rtl/urv_regfile.v",
    "ip_cores/urv-core/rtl/urv_shifter.v",
    "ip_cores/urv-core/rtl/urv_timer.v",
    "ip_cores/urv-core/rtl/urv_writeback.v",
    "modules/fabric/wr_fabric_pkg.vhd",
    "modules/fabric/xwb_fabric_sink.vhd",
    "modules/fabric/xwb_fabric_source.vhd",
    "modules/fabric/xwrf_loopback/lbk_pkg.vhd",
    "modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd",
    "modules/fabric/xwrf_loopback/xwrf_loopback.vhd",
    "modules/fabric/xwrf_mux.vhd",
    "modules/timing/dmtd_phase_meas.vhd",
    "modules/timing/dmtd_sampler.vhd",
    "modules/timing/dmtd_with_deglitcher.vhd",
    "modules/timing/pulse_stamper.vhd",
    "modules/timing/pulse_stamper_sync.vhd",
    "modules/wr_endpoint/endpoint_pkg.vhd",
    "modules/wr_endpoint/endpoint_private_pkg.vhd",
    "modules/wr_endpoint/ep_1000basex_pcs.vhd",
    "modules/wr_endpoint/ep_autonegotiation.vhd",
    "modules/wr_endpoint/ep_clock_alignment_fifo.vhd",
    "modules/wr_endpoint/ep_crc32_pkg.vhd",
    "modules/wr_endpoint/ep_leds_controller.vhd",
    "modules/wr_endpoint/ep_mdio_regs.vhd",
    "modules/wr_endpoint/ep_packet_filter.vhd",
    "modules/wr_endpoint/ep_registers_pkg.vhd",
    "modules/wr_endpoint/ep_rtu_header_extract.vhd",
    "modules/wr_endpoint/ep_rx_buffer.vhd",
    "modules/wr_endpoint/ep_rx_crc_size_check.vhd",
    "modules/wr_endpoint/ep_rx_early_address_match.vhd",
    "modules/wr_endpoint/ep_rx_oob_insert.vhd",
    "modules/wr_endpoint/ep_rx_path.vhd",
    "modules/wr_endpoint/ep_rx_pcs_16bit.vhd",
    "modules/wr_endpoint/ep_rx_pcs_8bit.vhd",
    "modules/wr_endpoint/ep_rx_status_reg_insert.vhd",
    "modules/wr_endpoint/ep_rx_vlan_unit.vhd",
    "modules/wr_endpoint/ep_rx_wb_master.vhd",
    "modules/wr_endpoint/ep_sync_detect.vhd",
    "modules/wr_endpoint/ep_sync_detect_16bit.vhd",
    "modules/wr_endpoint/ep_timestamping_unit.vhd",
    "modules/wr_endpoint/ep_ts_counter.vhd",
    "modules/wr_endpoint/ep_tx_crc_inserter.vhd",
    "modules/wr_endpoint/ep_tx_header_processor.vhd",
    "modules/wr_endpoint/ep_tx_inject_ctrl.vhd",
    "modules/wr_endpoint/ep_tx_packet_injection.vhd",
    "modules/wr_endpoint/ep_tx_path.vhd",
    "modules/wr_endpoint/ep_tx_pcs_16bit.vhd",
    "modules/wr_endpoint/ep_tx_pcs_8bit.vhd",
    "modules/wr_endpoint/ep_tx_vlan_unit.vhd",
    "modules/wr_endpoint/ep_wishbone_controller.vhd",
    "modules/wr_endpoint/wr_endpoint.vhd",
    "modules/wr_endpoint/xwr_endpoint.vhd",
    "modules/wr_mini_nic/minic_wb_slave.vhd",
    "modules/wr_mini_nic/minic_wbgen2_pkg.vhd",
    "modules/wr_mini_nic/wr_mini_nic.vhd",
    "modules/wr_mini_nic/xwr_mini_nic.vhd",
    "modules/wr_pps_gen/pps_gen_wb.vhd",
    "modules/wr_pps_gen/wr_pps_gen.vhd",
    "modules/wr_pps_gen/xwr_pps_gen.vhd",
    "modules/wr_softpll_ng/softpll_pkg.vhd",
    "modules/wr_softpll_ng/spll_aligner.vhd",
    "modules/wr_softpll_ng/spll_wb_slave.vhd",
    "modules/wr_softpll_ng/spll_wbgen2_pkg.vhd",
    "modules/wr_softpll_ng/wr_softpll_ng.vhd",
    "modules/wr_softpll_ng/xwr_softpll_ng.vhd",
    "modules/wr_streamers/dropping_buffer.vhd",
    "modules/wr_streamers/escape_detector.vhd",
    "modules/wr_streamers/escape_inserter.vhd",
    "modules/wr_streamers/fifo_showahead_adapter.vhd",
    "modules/wr_streamers/fixed_latency_delay.vhd",
    "modules/wr_streamers/fixed_latency_ts_match.vhd",
    "modules/wr_streamers/streamers_pkg.vhd",
    "modules/wr_streamers/streamers_priv_pkg.vhd",
    "modules/wr_streamers/ts_restore_tai.vhd",
    "modules/wr_streamers/wr_streamers_wb.vhd",
    "modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd",
    "modules/wr_streamers/xrtx_streamers_stats.vhd",
    "modules/wr_streamers/xrx_streamer.vhd",
    "modules/wr_streamers/xrx_streamers_stats.vhd",
    "modules/wr_streamers/xtx_streamer.vhd",
    "modules/wr_streamers/xtx_streamers_stats.vhd",
    "modules/wr_streamers/xwr_streamers.vhd",
    "modules/wr_tbi_phy/disparity_gen_pkg.vhd",
    "modules/wrc_core/wr_core.vhd",
    "modules/wrc_core/wrc_cpu_csr_wb.vhd",
    "modules/wrc_core/wrc_cpu_csr_wbgen2_pkg.vhd",
    "modules/wrc_core/wrc_diags_dpram.vhd",
    "modules/wrc_core/wrc_periph.vhd",
    "modules/wrc_core/wrc_syscon_pkg.vhd",
    "modules/wrc_core/wrc_syscon_wb.vhd",
    "modules/wrc_core/wrc_urv_wrapper.vhd",
    "modules/wrc_core/wrcore_pkg.vhd",
    "modules/wrc_core/xwr_core.vhd",
    "platform/xilinx/wr_gtp_phy/family7-gtp/whiterabbit_gtpe2_channel_wrapper.vhd",
    #"platform/xilinx/wr_gtp_phy/family7-gtp/whiterabbit_gtpe2_channel_wrapper_gt.vhd",
    "platform/xilinx/wr_gtp_phy/family7-gtp/whiterabbit_gtpe2_channel_wrapper_gtrxreset_seq.vhd",
    "platform/xilinx/wr_gtp_phy/family7-gtp/wr_gtp_phy_family7.vhd",
    "platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd",
    "platform/xilinx/wr_xilinx_pkg.vhd",
    #"platform/xilinx/xwrc_platform_vivado.vhd",
    #"top/clbv3_ref_design/clbv3_wr_ref_top.bmm",
    #"top/clbv3_ref_design/clbv3_wr_ref_top.vhd",
]
