Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:30:31 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0060        --    0.0497    0.0437    0.0485    0.0019        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0060        --    0.0497    0.0437        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0497 r    0.0497 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0497 r    0.0497 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0497 r    0.0497 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0497 r    0.0497 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0496 r    0.0496 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0437 r    0.0437 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0438 r    0.0438 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0438 r    0.0438 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0438 r    0.0438 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0438 r    0.0438 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0497
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0066    0.0055    0.0150    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0052    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0052    0.0002    0.0254 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0041    0.0089    0.0342 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0041    0.0001    0.0344 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0061    0.0053    0.0397 f
  ctstcts_inv_792970/I (CKND2BWP16P90CPDULVT)                        0.0061    0.0001    0.0398 f
  ctstcts_inv_792970/ZN (CKND2BWP16P90CPDULVT)      8      0.0088    0.0132    0.0095    0.0494 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0132    0.0003    0.0497 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0497


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0497
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0066    0.0055    0.0150    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0052    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0052    0.0002    0.0254 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0041    0.0089    0.0342 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0041    0.0001    0.0344 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0061    0.0053    0.0397 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0061    0.0002    0.0399 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0125    0.0080    0.0479 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0018    0.0497 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0497


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0497
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0066    0.0055    0.0150    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0052    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0052    0.0002    0.0254 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0041    0.0089    0.0342 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0041    0.0001    0.0344 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0061    0.0053    0.0397 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0061    0.0002    0.0399 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0125    0.0080    0.0479 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0018    0.0497 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0497


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0497
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0066    0.0055    0.0150    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0052    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0052    0.0002    0.0254 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0041    0.0089    0.0342 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0041    0.0001    0.0344 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0061    0.0053    0.0397 f
  ctstcts_inv_792970/I (CKND2BWP16P90CPDULVT)                        0.0061    0.0001    0.0398 f
  ctstcts_inv_792970/ZN (CKND2BWP16P90CPDULVT)      8      0.0088    0.0132    0.0095    0.0494 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0132    0.0003    0.0497 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0497


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0496
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0066    0.0055    0.0150    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0052    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0052    0.0002    0.0254 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0041    0.0089    0.0342 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0041    0.0001    0.0344 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0061    0.0053    0.0397 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0061    0.0002    0.0399 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0125    0.0080    0.0479 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0017    0.0496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0496


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0437
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0059    0.0055    0.0150    0.0152 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0127    0.0282 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0001    0.0283 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0150    0.0172    0.0149    0.0432 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0005    0.0437 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0437


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0438
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0059    0.0055    0.0150    0.0152 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0127    0.0282 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0001    0.0283 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0150    0.0172    0.0149    0.0432 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0172    0.0006    0.0438 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0438


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0438
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0059    0.0055    0.0150    0.0152 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0127    0.0282 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0001    0.0283 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0150    0.0172    0.0149    0.0432 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0173    0.0006    0.0438 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0438


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0438
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0059    0.0055    0.0150    0.0152 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0127    0.0282 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0001    0.0283 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0150    0.0172    0.0149    0.0432 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0172    0.0006    0.0438 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0438


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0438
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0059    0.0055    0.0150    0.0152 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0031    0.0064    0.0127    0.0282 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0064    0.0001    0.0283 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0150    0.0172    0.0149    0.0432 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0173    0.0006    0.0438 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0438


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0109        --    0.0820    0.0711    0.0799    0.0037        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0109        --    0.0820    0.0711        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0820 r    0.0820 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0820 r    0.0820 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0819 r    0.0819 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0818 r    0.0818 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0818 r    0.0818 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0711 f    0.0711 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0712 f    0.0712 f        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0713 r    0.0713 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0714 r    0.0714 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0715 r    0.0715 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0820
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0218    0.0228 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0013    0.0241 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0156    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0084    0.0010    0.0407 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0068    0.0147    0.0554 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0068    0.0005    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0102    0.0101    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0101    0.0011    0.0657 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0286    0.0187    0.0098    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0235    0.0065    0.0820 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0820


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0820
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0218    0.0228 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0013    0.0241 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0156    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0084    0.0010    0.0407 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0068    0.0147    0.0554 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0068    0.0005    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0102    0.0101    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0101    0.0011    0.0657 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0286    0.0187    0.0098    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0235    0.0065    0.0820 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0820


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0819
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0218    0.0228 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0013    0.0241 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0156    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0084    0.0010    0.0407 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0068    0.0147    0.0554 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0068    0.0005    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0102    0.0101    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0101    0.0011    0.0657 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0286    0.0187    0.0098    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0234    0.0065    0.0819 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0819


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0818
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0218    0.0228 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0013    0.0241 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0156    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0084    0.0010    0.0407 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0068    0.0147    0.0554 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0068    0.0005    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0102    0.0101    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0101    0.0011    0.0657 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0286    0.0187    0.0098    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0235    0.0064    0.0818 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0818


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0818
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0218    0.0228 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0013    0.0241 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0084    0.0156    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0084    0.0010    0.0407 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0068    0.0147    0.0554 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0068    0.0005    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0102    0.0101    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0101    0.0011    0.0657 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0286    0.0187    0.0098    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0235    0.0064    0.0818 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0818


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0711
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0008 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0059    0.0172    0.0180 f
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0181 f
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0121    0.0303 f
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0304 f
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0053    0.0123    0.0427 f
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0002    0.0429 f
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0119    0.0092    0.0521 r
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0119    0.0013    0.0534 r
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0251    0.0149    0.0683 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0268    0.0028    0.0711 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0711


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0712
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0008 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0059    0.0172    0.0180 f
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0181 f
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0121    0.0303 f
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0304 f
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0053    0.0123    0.0427 f
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0002    0.0429 f
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0050    0.0119    0.0092    0.0521 r
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0119    0.0013    0.0534 r
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0251    0.0149    0.0683 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0268    0.0028    0.0712 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0712


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0713
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0060    0.0084    0.0218    0.0228 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0084    0.0010    0.0239 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0030    0.0110    0.0225    0.0463 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0110    0.0006    0.0470 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0149    0.0265    0.0222    0.0692 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0272    0.0022    0.0713 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0713


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0714
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0008 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0059    0.0189    0.0197 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0050    0.0127    0.0325 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0327 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0128    0.0455 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0457 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0540 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0101    0.0013    0.0553 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0243    0.0132    0.0685 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0258    0.0029    0.0714 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0714


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0715
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0068    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0008 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0059    0.0189    0.0197 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0050    0.0127    0.0325 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0327 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0054    0.0128    0.0455 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0002    0.0457 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0051    0.0100    0.0083    0.0540 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0101    0.0013    0.0553 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0243    0.0132    0.0685 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0259    0.0029    0.0715 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0715


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0083        --    0.0648    0.0566    0.0635    0.0026        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0083        --    0.0648    0.0566        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0648 r    0.0648 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0648 r    0.0648 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0648 r    0.0648 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0566 r    0.0566 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0566 r    0.0566 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0566 r    0.0566 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0566 r    0.0566 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0568 r    0.0568 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0648
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0070    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0007    0.0197 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0068    0.0125    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0068    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0055    0.0116    0.0443 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0055    0.0003    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0103    0.0083    0.0070    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0083    0.0006    0.0522 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0288    0.0154    0.0087    0.0609 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0174    0.0039    0.0648 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0648


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0648
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0070    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0007    0.0197 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0068    0.0125    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0068    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0055    0.0116    0.0443 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0055    0.0003    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0103    0.0083    0.0070    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0083    0.0006    0.0522 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0288    0.0154    0.0087    0.0609 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0174    0.0039    0.0648 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0648


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0648
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0070    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0007    0.0197 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0068    0.0125    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0068    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0055    0.0116    0.0443 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0055    0.0003    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0103    0.0083    0.0070    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0083    0.0006    0.0522 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0288    0.0154    0.0087    0.0609 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0175    0.0038    0.0648 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0648


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0070    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0007    0.0197 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0068    0.0125    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0068    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0055    0.0116    0.0443 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0055    0.0003    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0103    0.0083    0.0070    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0083    0.0006    0.0522 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0288    0.0154    0.0087    0.0609 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0175    0.0038    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0065    0.0070    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0007    0.0197 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0068    0.0125    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0068    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0055    0.0116    0.0443 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0055    0.0003    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0103    0.0083    0.0070    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0083    0.0006    0.0522 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0288    0.0154    0.0087    0.0609 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0175    0.0038    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0060    0.0070    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0195 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0030    0.0087    0.0171    0.0367 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0087    0.0003    0.0370 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0149    0.0215    0.0183    0.0554 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0218    0.0012    0.0566 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0060    0.0070    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0195 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0030    0.0087    0.0171    0.0367 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0087    0.0003    0.0370 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0149    0.0215    0.0183    0.0554 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0216    0.0013    0.0566 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0060    0.0070    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0195 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0030    0.0087    0.0171    0.0367 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0087    0.0003    0.0370 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0149    0.0215    0.0183    0.0554 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0218    0.0013    0.0566 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0060    0.0070    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0195 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0030    0.0087    0.0171    0.0367 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0087    0.0003    0.0370 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0149    0.0215    0.0183    0.0554 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0217    0.0013    0.0566 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0568
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0060    0.0070    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0070    0.0006    0.0195 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0030    0.0087    0.0171    0.0367 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0087    0.0003    0.0370 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0149    0.0215    0.0183    0.0554 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0217    0.0014    0.0568 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0568


1
