sim_seconds                                  0.153602                       # Number of seconds simulated
sim_ticks                                153601883000                       # Number of ticks simulated
final_tick                               4831691829500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5853304                       # Simulator instruction rate (inst/s)
host_op_rate                                  6196762                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              336502097                       # Simulator tick rate (ticks/s)
host_mem_usage                                1555104                       # Number of bytes of host memory used
host_seconds                                   456.47                       # Real time elapsed on the host
sim_insts                                  2671836056                       # Number of instructions simulated
sim_ops                                    2828613226                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_vault_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls3.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls3.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls3.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls3.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls3.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls3.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls3.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls3.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls3.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls3.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls3.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls3.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls3.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls3.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls3.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls3.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls3.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls3.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls3.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls3.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls3.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls3.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls3.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls3.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls3.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls3.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls3.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls3.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls3.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls3.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls3.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls3.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls3.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls3.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls3.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls3.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls3.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls3.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls3.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls3.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys4.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys4.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys4.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys4.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys4.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls6.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls6.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls6.atomic_min_count                  0                       # atomic min count
system.mem_ctrls6.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls6.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu6.data         1280                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::total              2048                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_written::writebacks         3840                       # Number of bytes written to this memory
system.mem_ctrls6.bytes_written::total           3840                       # Number of bytes written to this memory
system.mem_ctrls6.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu6.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::total                  8                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_writes::writebacks           15                       # Number of write requests responded to by this memory
system.mem_ctrls6.num_writes::total                15                       # Number of write requests responded to by this memory
system.mem_ctrls6.bw_read::system.cpu4.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu5.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu6.data         8333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu7.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::total                13333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::writebacks          25000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::total               25000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_total::writebacks          25000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu4.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu5.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu6.data         8333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu7.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::total               38333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.readReqs                          8                       # Number of read requests accepted
system.mem_ctrls6.writeReqs                        15                       # Number of write requests accepted
system.mem_ctrls6.readBursts                       64                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls6.writeBursts                     120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls6.bytesReadDRAM                  2048                       # Total number of bytes read from DRAM
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls6.bytesWritten                   3840                       # Total number of bytes written to DRAM
system.mem_ctrls6.bytesReadSys                   2048                       # Total read bytes from the system interface side
system.mem_ctrls6.bytesWrittenSys                3840                       # Total written bytes from the system interface side
system.mem_ctrls6.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls6.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls6.neitherReadNorWriteReqs           39                       # Number of requests that are neither read nor write
system.mem_ctrls6.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::11              16                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::15               8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::8               15                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::11              16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::15              16                       # Per bank write bursts
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls6.totGap                 153575590000                       # Total gap between requests
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::5                   64                       # Read request sizes (log2)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::5                 120                       # Write request sizes (log2)
system.mem_ctrls6.rdQLenPdf::0                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::1                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::2                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::3                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::15                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::16                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::17                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::18                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::19                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::20                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::22                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::38                     5                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.bytesPerActivate::samples           28                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::mean   210.285714                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::gmean   172.432129                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::stdev    85.523597                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::32-63            5     17.86%     17.86% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::224-255            5     17.86%     35.71% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::256-287           18     64.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::total           28                       # Bytes accessed per row activation
system.mem_ctrls6.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::mean     19.200000                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::stdev    24.396721                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::0                2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::8                1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::32               1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::56               1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls6.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::24               5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls6.totQLat                     1968800                       # Total ticks spent queuing
system.mem_ctrls6.totMemAccLat                3053600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls6.totBusLat                    204800                       # Total ticks spent in databus transfers
system.mem_ctrls6.avgQLat                    30762.50                       # Average queueing delay per DRAM burst
system.mem_ctrls6.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls6.avgMemAccLat               47712.50                       # Average memory access latency per DRAM burst
system.mem_ctrls6.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls6.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls6.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls6.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls6.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls6.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls6.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls6.avgWrQLen                     28.65                       # Average write queue length when enqueuing
system.mem_ctrls6.readRowHits                      56                       # Number of row buffer hits during reads
system.mem_ctrls6.writeRowHits                    100                       # Number of row buffer hits during writes
system.mem_ctrls6.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls6.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls6.avgGap                 6677199565.22                       # Average gap between requests
system.mem_ctrls6.pageHitRate                   84.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls6.memoryStateTime::IDLE  150254653150                       # Time in different power states
system.mem_ctrls6.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT        8888750                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls6.actEnergy::0           1089244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::1           1193270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::2           1114646.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::3           1045094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::4                1049328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::5           999129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::6                 937440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::7           1193270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.preEnergy::0                 734808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::1           804984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::2           751944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::3           705024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::4                 707880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::5                 674016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::6                 632400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::7           804984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.readEnergy::0          4250188.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::1          4666022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::2          4483315.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::3          4151846.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::4          3979123.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::5          3846835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::6          3517862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::7          4475827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.writeEnergy::0         1911029.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::1         2096824.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::2         1831818.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::3         1745141.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::4         1857945.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::5         1748459.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::6         1612431.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::7         2096824.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.actBackEnergy::0       2380910319.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::1       2382317334.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::2       2381294344.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::3       2379827082.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::4       2383096547.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::5       2380779210.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::6       2378255961.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::7       2387869335.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.preBackEnergy::0       112006733712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::1       112005499488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::2       112006396848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::3       112007683920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::4       112004815968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::5       112006848720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::6       112009062096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::7       112000629312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.totalEnergy::0         122498751441.600006                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::1         122499700062.720016                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::2         122498995055.040024                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::3         122498280247.680008                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::4         122498628931.200012                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::5         122498018509.440002                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::6         122497140330.240005                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::7         122500191692.160004                       # Total energy per rank (pJ)
system.mem_ctrls6.averagePower::0           64.419202                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::1           64.419701                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::2           64.419330                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::3           64.418954                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::4           64.419138                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::5           64.418817                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::6           64.418355                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::7           64.419960                       # Core power per rank (mW)
system.pim_sys6.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys6.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys6.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys6.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys6.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls1.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls1.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls1.atomic_min_count                  0                       # atomic min count
system.mem_ctrls1.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls1.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu6.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu6.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu6.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           2560                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu6.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu6.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                  5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                10                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::system.cpu1.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu6.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu6.data         3333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu7.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 8333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu1.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu6.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks          16666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               16666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks          16666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu1.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu6.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu6.data         3333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu7.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               25000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          5                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        10                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       40                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      80                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                  1280                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   2304                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   1280                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                2560                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 153615929000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                   40                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                  80                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           17                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   210.823529                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   173.235650                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    86.206319                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::32-63            3     17.65%     17.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::224-255            3     17.65%     35.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287           11     64.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           17                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     13.333333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.220202                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                      998000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                1676000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                    128000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     31.27                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                      35                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     60                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               75.00                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                 10241061933.33                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   79.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.memoryStateTime::IDLE  150257769950                       # Time in different power states
system.mem_ctrls1.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT        5771950                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.actEnergy::0           1144281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::1                1224720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::2           1198713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::3           1157587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::4           1117065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::5           914457.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::6           1040860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::7           1057795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.preEnergy::0                 771936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::1                 826200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::2                 808656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::3                 780912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::4                 753576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::5                 616896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::6                 702168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::7                 713592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.readEnergy::0          4411430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::1               4877184                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::2          4840243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::3          4685990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::4          4260172.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::5          3482918.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::6          3985612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::7               4070976                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.writeEnergy::0         2043740.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::1         2010562.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::2         1941304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::3         1894440.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::4         1987338.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::5         1615749.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::6         1798225.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::7         1831403.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.actBackEnergy::0       2383137259.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::1       2384781431.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::2       2382985903.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::3       2381349666.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::4       2382034760.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::5       2377840527.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::6       2381338448.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::7       2382050957.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.preBackEnergy::0       112004780256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::1       112003338000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::2       112004913024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::3       112006348320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::4       112005747360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::5       112009426512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::6       112006358160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::7       112005733152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.totalEnergy::0         122499411042.239990                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::1         122500180236.479996                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::2         122499809983.679993                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::3         122499339055.680008                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::4         122499022412.160004                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::5         122497019199.360001                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::6         122498345615.039993                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::7         122498580015.360001                       # Total energy per rank (pJ)
system.mem_ctrls1.averagePower::0           64.419549                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::1           64.419954                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::2           64.419759                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::3           64.419511                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::4           64.419345                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::5           64.418291                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::6           64.418989                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::7           64.419112                       # Core power per rank (mW)
system.mem_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls3.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls3.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls3.atomic_min_count                  0                       # atomic min count
system.mem_ctrls3.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls3.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu6.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu6.data          768                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total              1792                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu6.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total           3584                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu6.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu6.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                  7                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks           14                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                14                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::system.cpu1.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu4.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu6.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu6.data         5000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu7.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total                11667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu1.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu4.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu6.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu7.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total            6667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks          23333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               23333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks          23333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu1.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu4.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu6.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu6.data         5000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total               35000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          7                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                        14                       # Number of write requests accepted
system.mem_ctrls3.readBursts                       56                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                     112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                  1792                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                   1792                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                3584                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8               16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              23                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               8                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                 153623939000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                   56                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                 112                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples           23                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   211.478261                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   174.218906                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    85.069421                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::32-63            4     17.39%     17.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::224-255            4     17.39%     34.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-287           15     65.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total           23                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean            10                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev     7.659417                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0                1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::8                1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16               2     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24               4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                     1397200                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                2346400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                    179200                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     31.79                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                      49                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                     80                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               71.43                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                 7315425666.67                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   76.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.memoryStateTime::IDLE  150253319800                       # Time in different power states
system.mem_ctrls3.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT       10222100                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.actEnergy::0                1170288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::1           1186012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::2           1169078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::3           1054771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::4           1104364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::5                 928368                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::6           918086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::7                 979776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.preEnergy::0                 789480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::1                 800088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::2           788664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::3                 711552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::4                 745008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::5                 626280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::6                 619344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::7                 660960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.readEnergy::0               4607616                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::1          4651046.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::2          4721433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::3               4265664                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::4               4250688                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::5               3546816                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::6          3486412.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::7          3680601.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.writeEnergy::0              2001024                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::1         2017198.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::2         1914347.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::3         1725235.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::4         1924300.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::5         1632337.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::6         1615749.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::7         1728552.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.actBackEnergy::0       2380900524.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::1       2383329764.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::2       2380575432.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::3       2380934341.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::4       2383124947.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::5       2379841145.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::6       2378357248.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::7       2381481815.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.preBackEnergy::0       112006742304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::1       112004611392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::2       112007027472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::3       112006712640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::4       112004791056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::5       112007671584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::6       112008973248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::7       112006232400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.totalEnergy::0         122499333375.360001                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::1         122499717640.320007                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::2         122499318567.360001                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::3         122498526342.720001                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::4         122499062503.679993                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::5         122497368670.080002                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::6         122497092227.520020                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::7         122497886244.479996                       # Total energy per rank (pJ)
system.mem_ctrls3.averagePower::0           64.419508                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::1           64.419710                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::2           64.419501                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::3           64.419084                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::4           64.419366                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::5           64.418475                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::6           64.418330                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::7           64.418747                       # Core power per rank (mW)
system.pim_vault_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls0.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls0.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls0.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls0.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls0.bytes_read::system.pim_sys0.cpu.data     13223584                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_read::total     13223584                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_written::system.pim_sys0.cpu.data        23616                       # Number of bytes written to this memory
system.pim_vault_ctrls0.bytes_written::total        23616                       # Number of bytes written to this memory
system.pim_vault_ctrls0.num_reads::system.pim_sys0.cpu.data      3305896                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_reads::total      3305896                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_writes::system.pim_sys0.cpu.data         5904                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.num_writes::total         5904                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.bw_read::system.pim_sys0.cpu.data     86089986                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_read::total       86089986                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::system.pim_sys0.cpu.data       153748                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::total        153748                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::system.pim_sys0.cpu.data     86243734                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::total      86243734                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.readReqs              3305896                       # Number of read requests accepted
system.pim_vault_ctrls0.writeReqs                5904                       # Number of write requests accepted
system.pim_vault_ctrls0.readBursts            3305896                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls0.writeBursts              5904                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls0.bytesReadDRAM       105736800                       # Total number of bytes read from DRAM
system.pim_vault_ctrls0.bytesReadWrQ            51872                       # Total number of bytes read from write queue
system.pim_vault_ctrls0.bytesWritten           111680                       # Total number of bytes written to DRAM
system.pim_vault_ctrls0.bytesReadSys         13223584                       # Total read bytes from the system interface side
system.pim_vault_ctrls0.bytesWrittenSys         23616                       # Total written bytes from the system interface side
system.pim_vault_ctrls0.servicedByWrQ            1621                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls0.mergedWrBursts           2425                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls0.perBankRdBursts::0       147566                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::1       206570                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::2       223920                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::3       166588                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::4       275151                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::5       212673                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::6       190847                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::7       152717                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::8       131762                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::9       151597                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::10       141775                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::11       277546                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::12       246005                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::13       138524                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::14       216731                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::15       424303                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::0          224                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::1          216                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::2          224                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::3          212                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::4          228                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::5          214                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::6          228                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::7          254                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::8          229                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::9          221                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::10          192                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::11          208                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::12          215                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::13          217                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::14          189                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::15          219                       # Per bank write bursts
system.pim_vault_ctrls0.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls0.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls0.totGap           167475193500                       # Total gap between requests
system.pim_vault_ctrls0.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::2        3305896                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::2          5904                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.rdQLenPdf::0          3304275                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::15              63                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::16              63                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::17             182                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::18             210                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::19             210                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::20             210                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::21             209                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::22             209                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::23             209                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::24             213                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::25             218                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::26             224                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::27             210                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::28             209                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::29             209                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::30             209                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::31             210                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::32             210                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::33               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::34               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.bytesPerActivate::samples      1099943                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::mean    96.230877                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::gmean    84.511495                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::stdev    57.619575                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::0-63        63060      5.73%      5.73% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::64-127       721525     65.60%     71.33% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::128-191       210851     19.17%     90.50% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::192-255        64672      5.88%     96.38% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::256-319        25157      2.29%     98.67% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::320-383         8113      0.74%     99.40% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::384-447         3059      0.28%     99.68% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::448-511         2361      0.21%     99.90% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::512-575         1145      0.10%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::total      1099943                       # Bytes accessed per row activation
system.pim_vault_ctrls0.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::mean 15793.047619                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::gmean 14506.973831                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::stdev  6263.499925                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::3072-4095            2      0.95%      0.95% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::4096-5119            3      1.43%      2.38% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::5120-6143            5      2.38%      4.76% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::6144-7167            4      1.90%      6.67% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::7168-8191           10      4.76%     11.43% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::8192-9215            5      2.38%     13.81% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::9216-10239            8      3.81%     17.62% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::10240-11263            8      3.81%     21.43% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::11264-12287           14      6.67%     28.10% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::12288-13311           15      7.14%     35.24% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::13312-14335           22     10.48%     45.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::14336-15359           19      9.05%     54.76% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::15360-16383           13      6.19%     60.95% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::16384-17407           10      4.76%     65.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::17408-18431           12      5.71%     71.43% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::18432-19455            8      3.81%     75.24% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::19456-20479            7      3.33%     78.57% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::20480-21503            7      3.33%     81.90% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::21504-22527            5      2.38%     84.29% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::22528-23551            6      2.86%     87.14% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::23552-24575            6      2.86%     90.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::24576-25599            4      1.90%     91.90% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::25600-26623            3      1.43%     93.33% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::26624-27647            4      1.90%     95.24% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::27648-28671            3      1.43%     96.67% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::28672-29695            2      0.95%     97.62% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::29696-30719            1      0.48%     98.10% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::30720-31743            1      0.48%     98.57% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::31744-32767            1      0.48%     99.05% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::34816-35839            1      0.48%     99.52% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::35840-36863            1      0.48%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::mean    16.619048                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::gmean    16.592326                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::stdev     0.962264                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::16          147     70.00%     70.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::18           60     28.57%     98.57% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::19            2      0.95%     99.52% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::20            1      0.48%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.totQLat           26456388250                       # Total ticks spent queuing
system.pim_vault_ctrls0.totMemAccLat      82463849500                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls0.totBusLat         10573680000                       # Total ticks spent in databus transfers
system.pim_vault_ctrls0.avgQLat               8006.72                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls0.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls0.avgMemAccLat         24956.72                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls0.avgRdBW                688.38                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBW                  0.73                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls0.avgRdBWSys              86.09                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBWSys               0.15                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls0.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls0.busUtil                  6.89                       # Data bus utilization in percentage
system.pim_vault_ctrls0.busUtilRead              6.88                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls0.busUtilWrite             0.01                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls0.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls0.avgWrQLen               25.09                       # Average write queue length when enqueuing
system.pim_vault_ctrls0.readRowHits           2207259                       # Number of row buffer hits during reads
system.pim_vault_ctrls0.writeRowHits              563                       # Number of row buffer hits during writes
system.pim_vault_ctrls0.readRowHitRate          66.80                       # Row buffer hit rate for reads
system.pim_vault_ctrls0.writeRowHitRate         16.18                       # Row buffer hit rate for writes
system.pim_vault_ctrls0.avgGap               50569.24                       # Average gap between requests
system.pim_vault_ctrls0.pageHitRate             66.75                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls0.memoryStateTime::IDLE    120699250                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT 150142842650                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.actEnergy::0     526555209.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::1        501128208                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::2        632850624                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::3     503211139.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::4     467944646.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::5     549282988.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::6     622374883.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::7     787037731.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::0        355215816                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::1        338062680                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::2        426923040                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::3        339467832                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::4        315676944                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::5     370548048.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::6        419856072                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::7     530938152.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::0    1114070630.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::1      1144955136                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::2    1387549862.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::3    1048730342.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::4      1007710080                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::5      1295970624                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::6    1439643878.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::7    2176301337.600000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::0   41908285.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::1   42036019.200000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::2   41977543.680000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::3   41936486.400000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::4   41998694.400000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::5   42004500.480000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::6   41941877.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::7   42007403.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::0 54493139635.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::1 53128181957.760002                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::2 58420370833.920006                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::3 51619588384.320007                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::4 50285334208.320007                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::5 56826770944.320007                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::6 59002396064.640007                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::7 65070972547.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::0 66294251856.000008                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::1  67491583152                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::2  62849312208                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::3  68814910848                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::4  69985309248                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::5  64247206848                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::6  62338763760                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::7  57015451056                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::0   130928263571.520020                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::1   130749069291.840012                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::2   131862106250.880005                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::3   130470967171.200012                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::4   130207095960                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::5   131434906092.480011                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::6   131968098674.880020                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::7   133725830366.399994                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.averagePower::0     68.852084                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::1     68.757850                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::2     69.343170                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::3     68.611602                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::4     68.472839                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::5     69.118515                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::6     69.398908                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::7     70.323258                       # Core power per rank (mW)
system.mem_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls0.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls0.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls0.atomic_min_count                  0                       # atomic min count
system.mem_ctrls0.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls0.bytes_read::system.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu6.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           3584                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::system.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu6.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           14                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                14                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::system.cpu0.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu6.data         6667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.data         3333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                11667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks          23333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               23333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks          23333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu0.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu6.data         6667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.data         3333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               35000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          7                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        14                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       56                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                  1792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   3328                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   1792                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                3584                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs           49                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               31                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 153610464000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                   56                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                 112                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           24                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    83.694406                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::32-63            4     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::224-255            4     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287           16     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           24                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean            12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    10.528592                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev            8                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24               1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            26                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    25.789678                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev            4                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32               1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                     1945200                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                2894400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                    179200                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    34735.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               51685.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     34.41                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                      49                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     87                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               77.68                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                 7314784000.00                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   80.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.memoryStateTime::IDLE  150256613300                       # Time in different power states
system.mem_ctrls0.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT        6928600                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.actEnergy::0           1337817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::1                1143072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::2           1317254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::3           1116460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::4           1199318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::5           954979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::6           1105574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::7           1190851.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.preEnergy::0                 902496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::1                 771120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::2           888624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::3                 753168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::4           809064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::5                 644232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::6           745824.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::7                 803352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.readEnergy::0          5275046.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::1          4483814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::2          5327462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::3          4399948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::4          4554700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::5          3614707.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::6          4194777.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::7          4528243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.writeEnergy::0         2302525.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::1         1937571.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::2         2183086.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::3         1877852.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::4         2093506.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::5         1685836.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::6         1960796.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::7         2057011.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.actBackEnergy::0       2387171217.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::1       2382010355.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::2       2384855357.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::3       2382735778.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::4       2385812848.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::5       2381143481.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::6       2384289881.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::7       2385267289.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.preBackEnergy::0       112001241696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::1       112005768768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::2       112003273152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::3       112005132432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::4       112002433248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::5       112006529184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::6       112003769184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::7       112002911808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.totalEnergy::0         122501352937.920013                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::1         122499236840.640015                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::2         122500967075.519989                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::3         122499137779.199997                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::4         122500024824.960022                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::5         122497694559.360001                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::6         122499188176.319992                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::7         122499880694.400009                       # Total energy per rank (pJ)
system.mem_ctrls0.averagePower::0           64.420570                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::1           64.419458                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::2           64.420367                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::3           64.419405                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::4           64.419872                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::5           64.418646                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::6           64.419432                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::7           64.419796                       # Core power per rank (mW)
system.pim_vault_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls7.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls7.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls7.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls7.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls7.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls7.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls7.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls7.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls7.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls7.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls7.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls7.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls7.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls7.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls7.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls7.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls7.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls7.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls7.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls7.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls7.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls7.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls7.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls7.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls7.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls7.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls7.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls7.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls7.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls7.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls7.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls7.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls7.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls7.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls7.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls7.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls7.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls7.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls7.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls4.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls4.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls4.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls4.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls4.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls4.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls4.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls4.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls4.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls4.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls4.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls4.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls4.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls4.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls4.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls4.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls4.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls4.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls4.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls4.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls4.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls4.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls4.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls4.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls4.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls4.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls4.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls4.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls4.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls4.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls4.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls4.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls4.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls4.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls4.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls4.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls4.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls4.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls4.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls4.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::7     64.413164                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.pim_sys3.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys3.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys3.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys3.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys3.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys5.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys5.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys5.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys5.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys5.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls6.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls6.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls6.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls6.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls6.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls6.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls6.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls6.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls6.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls6.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls6.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls6.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls6.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls6.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls6.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls6.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls6.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls6.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls6.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls6.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls6.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls6.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls6.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls6.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls6.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls6.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls6.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls6.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls6.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls6.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls6.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls6.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls6.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls6.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls6.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls6.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls6.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls6.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls6.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::7     64.413164                       # Core power per rank (mW)
system.mem_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls7.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls7.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls7.atomic_min_count                  0                       # atomic min count
system.mem_ctrls7.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls7.bytes_read::system.cpu6.data         1024                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::total              1024                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_written::writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrls7.bytes_written::total           2304                       # Number of bytes written to this memory
system.mem_ctrls7.num_reads::system.cpu6.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_writes::writebacks            9                       # Number of write requests responded to by this memory
system.mem_ctrls7.num_writes::total                 9                       # Number of write requests responded to by this memory
system.mem_ctrls7.bw_read::system.cpu6.data         6667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::total                 6667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::writebacks          15000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::total               15000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_total::writebacks          15000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu6.data         6667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::total               21666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.readReqs                          4                       # Number of read requests accepted
system.mem_ctrls7.writeReqs                         9                       # Number of write requests accepted
system.mem_ctrls7.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls7.writeBursts                      72                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls7.bytesReadDRAM                  1024                       # Total number of bytes read from DRAM
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls7.bytesWritten                   2304                       # Total number of bytes written to DRAM
system.mem_ctrls7.bytesReadSys                   1024                       # Total read bytes from the system interface side
system.mem_ctrls7.bytesWrittenSys                2304                       # Total written bytes from the system interface side
system.mem_ctrls7.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls7.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls7.neitherReadNorWriteReqs           49                       # Number of requests that are neither read nor write
system.mem_ctrls7.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::11              16                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls7.totGap                 153554124000                       # Total gap between requests
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::5                   32                       # Read request sizes (log2)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::5                  72                       # Write request sizes (log2)
system.mem_ctrls7.rdQLenPdf::0                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.bytesPerActivate::samples           16                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::mean          208                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::gmean   169.058536                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::stdev    88.217912                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::32-63            3     18.75%     18.75% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::224-255            3     18.75%     37.50% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::256-287           10     62.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::total           16                       # Bytes accessed per row activation
system.mem_ctrls7.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::mean     18.666667                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::stdev    25.716402                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::0                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::8                1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::48               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls7.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::24               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls7.totQLat                      798400                       # Total ticks spent queuing
system.mem_ctrls7.totMemAccLat                1340800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls7.totBusLat                    102400                       # Total ticks spent in databus transfers
system.mem_ctrls7.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls7.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls7.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls7.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls7.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls7.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls7.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls7.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls7.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls7.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls7.avgWrQLen                     34.79                       # Average write queue length when enqueuing
system.mem_ctrls7.readRowHits                      28                       # Number of row buffer hits during reads
system.mem_ctrls7.writeRowHits                     60                       # Number of row buffer hits during writes
system.mem_ctrls7.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls7.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls7.avgGap                 11811855692.31                       # Average gap between requests
system.mem_ctrls7.pageHitRate                   84.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls7.memoryStateTime::IDLE  150258326950                       # Time in different power states
system.mem_ctrls7.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT        5214950                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls7.actEnergy::0           1110412.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::1           1227139.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::2           1186617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::3           1083196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::4           1028764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::5           962841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::6           892684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::7           1181779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.preEnergy::0                 749088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::1                 827832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::2                 800496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::3                 730728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::4                 694008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::5                 649536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::6                 602208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::7                 797232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.readEnergy::0          4354022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::1          4862707.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::2               4834752                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::3          4366502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::4          3875788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::5          3655142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::6          3395558.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::7          4526745.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.writeEnergy::0         1917665.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::1         2083553.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::2         1884487.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::3         1785369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::4         1834721.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::5         1718599.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::6         1549393.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::7         2037104.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.actBackEnergy::0       2381150047.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::1       2382351261.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::2         2381350104                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::3       2379166392.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::4       2381128925.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::5       2378382310.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::6       2377972402.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::7       2386456738.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.preBackEnergy::0       112006523424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::1       112005469728.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::2       112006347936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::3       112008263472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::4       112006541952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::5       112008951264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::6       112009310832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::7       112001868432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.totalEnergy::0         122498926799.039993                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::1         122499944359.680008                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::2         122499526532.160004                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::3         122498517800.640015                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::4         122498226299.519989                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::5         122497441832.639999                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::6         122496845218.559998                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::7         122499990170.880005                       # Total energy per rank (pJ)
system.mem_ctrls7.averagePower::0           64.419294                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::1           64.419830                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::2           64.419610                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::3           64.419079                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::4           64.418926                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::5           64.418514                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::6           64.418200                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::7           64.419854                       # Core power per rank (mW)
system.mem_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls5.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls5.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls5.atomic_min_count                  0                       # atomic min count
system.mem_ctrls5.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls5.bytes_read::system.cpu4.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu6.data          768                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::total              2048                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_written::writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrls5.bytes_written::total           2304                       # Number of bytes written to this memory
system.mem_ctrls5.num_reads::system.cpu4.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu6.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::total                  8                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_writes::writebacks            9                       # Number of write requests responded to by this memory
system.mem_ctrls5.num_writes::total                 9                       # Number of write requests responded to by this memory
system.mem_ctrls5.bw_read::system.cpu4.data         3333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu5.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu6.data         5000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu7.data         3333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::total                13333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::writebacks          15000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::total               15000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_total::writebacks          15000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu4.data         3333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu5.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu6.data         5000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu7.data         3333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::total               28333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.readReqs                          8                       # Number of read requests accepted
system.mem_ctrls5.writeReqs                         9                       # Number of write requests accepted
system.mem_ctrls5.readBursts                       64                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls5.writeBursts                      72                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls5.bytesReadDRAM                  2048                       # Total number of bytes read from DRAM
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls5.bytesWritten                   2304                       # Total number of bytes written to DRAM
system.mem_ctrls5.bytesReadSys                   2048                       # Total read bytes from the system interface side
system.mem_ctrls5.bytesWrittenSys                2304                       # Total written bytes from the system interface side
system.mem_ctrls5.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls5.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls5.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls5.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::11              24                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::14               8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::2                7                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::8               16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::11              16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls5.totGap                 153583866000                       # Total gap between requests
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::5                   64                       # Read request sizes (log2)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::5                  72                       # Write request sizes (log2)
system.mem_ctrls5.rdQLenPdf::0                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::1                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::2                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::3                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.bytesPerActivate::samples           20                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::mean   217.600000                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::gmean   183.686684                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::stdev    80.821050                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::32-63            3     15.00%     15.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::224-255            3     15.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::256-287           14     70.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::total           20                       # Bytes accessed per row activation
system.mem_ctrls5.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::mean     29.333333                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::gmean    20.158737                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::stdev    30.287511                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::8-9              1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::16-17            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::64-65            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls5.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::24               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls5.totQLat                     1596800                       # Total ticks spent queuing
system.mem_ctrls5.totMemAccLat                2681600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls5.totBusLat                    204800                       # Total ticks spent in databus transfers
system.mem_ctrls5.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls5.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls5.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls5.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls5.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls5.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls5.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls5.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls5.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls5.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls5.avgWrQLen                     30.43                       # Average write queue length when enqueuing
system.mem_ctrls5.readRowHits                      56                       # Number of row buffer hits during reads
system.mem_ctrls5.writeRowHits                     60                       # Number of row buffer hits during writes
system.mem_ctrls5.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls5.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls5.avgGap                 9034345058.82                       # Average gap between requests
system.mem_ctrls5.pageHitRate                   85.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls5.memoryStateTime::IDLE  150253326950                       # Time in different power states
system.mem_ctrls5.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT       10214950                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls5.actEnergy::0           1116460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::1           1265241.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::2                1094688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::3           1114646.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::4           1016668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::5                 991872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::6                1082592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::7                1134000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.preEnergy::0                 753168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::1                 853536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::2                 738480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::3           751944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::4                 685848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::5                 669120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::6                 730320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::7                 765000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.readEnergy::0          4474828.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::1          4844236.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::2               4420416                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::3               4482816                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::4          3910233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::5               3771456                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::6          4197273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::7               4343040                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.writeEnergy::0         1894440.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::1         2189721.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::2         1778319.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::3         1864995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::4         1808179.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::5         1758412.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::6         1831403.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::7         1954160.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.actBackEnergy::0       2378595499.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::1       2385180011.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::2       2380777623.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::3       2379131481.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::4       2379942213.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::5       2380427524.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::6       2383782243.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::7       2386166175.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.preBackEnergy::0       112008764256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::1       112002988368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::2       112006850112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::3       112008294096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::4       112007582928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::5       112007157216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::6       112004214480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::7       112002123312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.totalEnergy::0         122498720792.639999                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::1         122500443254.400024                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::2         122498781777.600006                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::3         122498762118.720001                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::4         122498068209.600006                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::5         122497897740.480011                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::6         122498960451.839996                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::7         122499607826.880005                       # Total energy per rank (pJ)
system.mem_ctrls5.averagePower::0           64.419186                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::1           64.420092                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::2           64.419218                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::3           64.419208                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::4           64.418843                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::5           64.418753                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::6           64.419312                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::7           64.419653                       # Core power per rank (mW)
system.pim_sys7.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys7.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys7.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys7.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys7.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls5.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls5.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls5.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls5.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls5.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls5.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls5.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls5.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls5.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls5.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls5.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls5.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls5.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls5.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls5.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls5.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls5.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls5.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls5.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls5.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls5.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls5.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls5.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls5.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls5.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls5.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls5.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls5.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls5.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls5.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls5.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls5.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls5.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls5.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls5.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls5.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls5.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls5.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls5.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys1.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys1.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys1.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys1.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys1.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls4.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls4.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls4.atomic_min_count                  0                       # atomic min count
system.mem_ctrls4.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls4.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu6.data         1280                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::total              2048                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_written::writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrls4.bytes_written::total           2560                       # Number of bytes written to this memory
system.mem_ctrls4.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu6.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::total                  8                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_writes::writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls4.num_writes::total                10                       # Number of write requests responded to by this memory
system.mem_ctrls4.bw_read::system.cpu4.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu5.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu6.data         8333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu7.data         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::total                13333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::writebacks          16666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::total               16666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_total::writebacks          16666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu4.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu5.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu6.data         8333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu7.data         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::total               30000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.readReqs                          8                       # Number of read requests accepted
system.mem_ctrls4.writeReqs                        10                       # Number of write requests accepted
system.mem_ctrls4.readBursts                       64                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls4.writeBursts                      80                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls4.bytesReadDRAM                  2048                       # Total number of bytes read from DRAM
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls4.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls4.bytesReadSys                   2048                       # Total read bytes from the system interface side
system.mem_ctrls4.bytesWrittenSys                2560                       # Total written bytes from the system interface side
system.mem_ctrls4.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls4.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls4.neitherReadNorWriteReqs           40                       # Number of requests that are neither read nor write
system.mem_ctrls4.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::10               8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::15               8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::6                7                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::13               1                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::15               8                       # Per bank write bursts
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls4.totGap                 153547156000                       # Total gap between requests
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::5                   64                       # Read request sizes (log2)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::5                  80                       # Write request sizes (log2)
system.mem_ctrls4.rdQLenPdf::0                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::1                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::2                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::3                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.bytesPerActivate::samples           24                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::stdev    83.694406                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::32-63            4     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::224-255            4     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::256-287           16     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::total           24                       # Bytes accessed per row activation
system.mem_ctrls4.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::mean            32                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::stdev    43.328205                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::0-1              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::16-17            2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::96-97            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls4.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::24               4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls4.totQLat                     1596800                       # Total ticks spent queuing
system.mem_ctrls4.totMemAccLat                2681600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls4.totBusLat                    204800                       # Total ticks spent in databus transfers
system.mem_ctrls4.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls4.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls4.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls4.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls4.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls4.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls4.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls4.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls4.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls4.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls4.avgWrQLen                     33.04                       # Average write queue length when enqueuing
system.mem_ctrls4.readRowHits                      56                       # Number of row buffer hits during reads
system.mem_ctrls4.writeRowHits                     80                       # Number of row buffer hits during writes
system.mem_ctrls4.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls4.writeRowHitRate              100.00                       # Row buffer hit rate for writes
system.mem_ctrls4.avgGap                 8530397555.56                       # Average gap between requests
system.mem_ctrls4.pageHitRate                   94.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls4.memoryStateTime::IDLE  150257650900                       # Time in different power states
system.mem_ctrls4.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT        5891000                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls4.actEnergy::0           1100131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::1           1215043.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::2           1081987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::3           1136419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::4           1057795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::5                1022112                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::6           975542.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::7                1127952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.preEnergy::0                 742152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::1                 819672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::2                 729912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::3                 766632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::4                 713592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::5                 689520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::6           658104.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::7                 760920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.readEnergy::0          4204761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::1          4683494.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::2               4298112                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::3          4523750.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::4          3964147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::5          3904243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::6          3780940.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::7          4284633.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.writeEnergy::0         1944207.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::1         2110095.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::2         1801543.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::3         1927618.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::4         1841356.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::5         1801543.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::6         1675883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::7         2000609.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.actBackEnergy::0       2381314152.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::1       2384328623.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::2       2382389346.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::3       2381618833.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::4       2384856944.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::5       2379936850.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::6       2378632872.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::7       2385001460.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.preBackEnergy::0       112006379472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::1       112003735200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::2       112005436320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::3       112006112208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::4       112003271760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::5       112007587632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::6       112008731472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::7       112003144992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.totalEnergy::0         122498807016                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::1         122500014266.879990                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::2         122498859360                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::3         122499207600.960007                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::4         122498827734.720001                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::5         122498064040.319992                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::6         122497576954.560013                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::7         122499442705.919998                       # Total energy per rank (pJ)
system.mem_ctrls4.averagePower::0           64.419231                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::1           64.419866                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::2           64.419259                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::3           64.419442                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::4           64.419242                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::5           64.418841                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::6           64.418585                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::7           64.419566                       # Core power per rank (mW)
system.mem_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls2.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls2.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls2.atomic_min_count                  0                       # atomic min count
system.mem_ctrls2.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls2.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu6.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu6.data         1792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total              2560                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu6.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::total          768                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total           3072                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu6.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu6.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                 10                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                12                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::system.cpu4.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu6.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu6.data        11667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.inst         1667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total                16666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu4.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu6.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu7.inst         1667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::total            5000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks          20000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               20000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks          20000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu4.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu6.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu6.data        11667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.inst         1667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total               36666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                         10                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                        12                       # Number of write requests accepted
system.mem_ctrls2.readBursts                       80                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                      96                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                  2560                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                   2560                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                3072                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4               17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               8                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                 153611249000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                   80                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                  96                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples           26                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   216.615385                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   182.129882                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    81.109840                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::32-63            4     15.38%     15.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::224-255            4     15.38%     30.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-287           18     69.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total           26                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            18                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    14.889678                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::8                2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24               1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32               1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24               4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                     1996000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                3352000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                    256000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     31.31                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                      70                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                     80                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                 6982329500.00                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   85.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.memoryStateTime::IDLE  150254876800                       # Time in different power states
system.mem_ctrls2.memoryStateTime::REF     3338400600                       # Time in different power states
system.mem_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT        8665100                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.actEnergy::0           1144281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::1           1187222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::2           1111622.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::3           1171497.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::4           1141257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::5           999129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::6           1032998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::7                1028160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.preEnergy::0                 771936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::1           800904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::2           749904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::3                 790296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::4                 769896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::5                 674016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::6           696864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::7                 693600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.readEnergy::0               4462848                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::1          4731916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::2          4379980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::3               4769856                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::4               4365504                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::5               3851328                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::6          3923212.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::7          3824870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.writeEnergy::0         2010562.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::1         2007244.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::2         1888220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::3         1864581.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::4         2000609.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::5         1771683.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::6         1758412.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::7         1808179.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::0       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::1       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::2       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::3       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::4       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::5       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::6       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::7       8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.actBackEnergy::0       2380858171.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::1       2381453688.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::2       2382990226.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::3       2381879136.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::4       2384118498.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::5       2377943072.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::6       2384009003.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::7       2385301763.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.preBackEnergy::0       112006779456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::1       112006257072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::2       112004909232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::3       112005883872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::4       112003919520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::5       112009336560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::6       112004015568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::7       112002881568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.totalEnergy::0         122499149394.239990                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::1         122499560187.840012                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::2         122499151324.800003                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::3         122499481378.560013                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::4         122499437424                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::5         122497697928.959991                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::6         122498558198.400024                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::7         122498660280.000015                       # Total energy per rank (pJ)
system.mem_ctrls2.averagePower::0           64.419412                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::1           64.419628                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::2           64.419413                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::3           64.419586                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::4           64.419563                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::5           64.418648                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::6           64.419101                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::7           64.419154                       # Core power per rank (mW)
system.pim_vault_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls2.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls2.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls2.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls2.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls2.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls2.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls2.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls2.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls2.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls2.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls2.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls2.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls2.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls2.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls2.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls2.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls2.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls2.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls2.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls2.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls2.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls2.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls2.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls2.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls2.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls2.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls2.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls2.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls2.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls2.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls2.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls2.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls2.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls2.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls2.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls2.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls2.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls2.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls2.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys0.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys0.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys0.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys0.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys0.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.inst    178383712                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.data     73346268                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu0.data      1609507                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu1.data      1609969                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu2.data      1609400                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu3.data      1610020                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu4.data      1609882                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu5.data      1609878                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu6.data      1609898                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu7.data      1610042                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::total    264608576                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::system.pim_sys0.cpu.inst    178383712                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::total    178383712                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_written::system.pim_sys0.cpu.data     16745786                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu0.data        31712                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu1.data        31679                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu2.data        31712                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu3.data        31693                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu4.data        31716                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu5.data        31721                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu6.data        31711                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu7.data        31724                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::total     16999454                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.inst     44595928                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.data     18589218                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu0.data      1609507                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu1.data      1609969                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu2.data      1609400                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu3.data      1610020                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu4.data      1609882                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu5.data      1609878                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu6.data      1609898                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu7.data      1610042                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::total     76063742                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.pim_sys0.cpu.data      4368227                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu0.data        15962                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu1.data        15929                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu2.data        15962                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu3.data        15943                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu4.data        15966                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu5.data        15971                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu6.data        15961                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu7.data        15974                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::total      4495895                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.inst   1161338055                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.data    477508912                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu0.data     10478433                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu1.data     10481441                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu2.data     10477736                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu3.data     10481773                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu4.data     10480874                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu5.data     10480848                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu6.data     10480978                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu7.data     10481916                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::total   1722690965                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::system.pim_sys0.cpu.inst   1161338055                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::total   1161338055                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.pim_sys0.cpu.data    109020708                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu0.data       206456                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu1.data       206241                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu2.data       206456                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu3.data       206332                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu4.data       206482                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu5.data       206514                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu6.data       206449                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu7.data       206534                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::total    110672172                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.inst   1161338055                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.data    586529620                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu0.data     10684889                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu1.data     10687681                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu2.data     10684192                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu3.data     10688105                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu4.data     10687356                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu5.data     10687362                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu6.data     10687428                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu7.data     10688450                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::total   1833363137                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls1.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls1.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls1.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls1.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls1.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls1.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls1.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls1.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls1.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls1.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls1.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls1.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls1.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls1.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls1.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls1.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls1.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls1.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls1.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls1.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls1.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls1.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls1.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls1.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls1.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls1.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls1.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls1.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls1.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls1.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls1.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls1.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls1.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls1.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls1.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls1.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls1.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls1.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls1.memoryStateTime::IDLE 150263541900                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::REF   3338400600                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::0 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::1 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::2 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::3 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::4 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::5 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::6 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::7 8103122138.880000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::0 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::1 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::2 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::3 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::4 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::5 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::6 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::7 2352428559.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::0 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::1 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::2 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::3 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::4 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::5 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::6 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::7 112031717712                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::0   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::1   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::2   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::3   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::4   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::5   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::6   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::7   122487268410.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys2.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys2.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys2.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys2.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys2.pim_memory.atomic_inc_count            0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq            12878917                       # Transaction distribution
system.membus.trans_dist::ReadResp           12878917                       # Transaction distribution
system.membus.trans_dist::WriteReq             127796                       # Transaction distribution
system.membus.trans_dist::WriteResp            127796                       # Transaction distribution
system.membus.trans_dist::Writeback                93                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2090                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1849                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             267                       # Transaction distribution
system.membus.trans_dist::ReadExReq                54                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     26016972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     26017802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26017802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     13170664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13172324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13172324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq   6439458500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp  12879444000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq    127796000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp     63898000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback      1534500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq      1045499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       924999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp       133500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq        28496                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp       379500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq        10366                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp       598921                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         9049                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp        17439                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq        89495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       145496                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        18500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback         5498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                         19421                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                       616360                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                  13006264                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                        19379                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                 87995                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                 13006264                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                      616324                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime               136500                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime               94993                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime             163996                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             3703                       # Total snoops (count)
system.membus.snoop_fanout::samples              4120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    4120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4120                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              271500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 415                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          6568662500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded            13006681                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy        12943855000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded           13007003                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq           12878630                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp          12878630                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq            127668                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp           127668                       # Transaction distribution
system.smcxbar.trans_dist::Writeback               93                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq             219                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            48                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp            267                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq               23                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp              23                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls0.port           30                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls1.port           18                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls2.port           28                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls3.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls4.port           28                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls5.port           12                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls6.port           26                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls7.port           24                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys0.s2p.slave      6503141                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      6503323                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls0.port           28                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls1.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls2.port           25                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls3.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls4.port           24                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls5.port           19                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls6.port           32                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls7.port           32                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys0.s2p.slave      6503138                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      6503321                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls0.port           25                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls1.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls2.port           32                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls3.port           11                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls4.port           25                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls5.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls6.port           27                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls7.port           28                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys0.s2p.slave      6503132                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      6503312                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls0.port           43                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls1.port           20                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls2.port           21                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls3.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls4.port           29                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls5.port           12                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls6.port           24                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls7.port           31                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys0.s2p.slave      6503117                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      6503313                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              26013269                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls0.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls1.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls2.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls3.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls5.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls7.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys0.s2p.slave      3283029                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      3291221                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls1.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls2.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls3.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls4.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls5.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls6.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls7.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys0.s2p.slave      3283066                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      3291514                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls0.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls1.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls2.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls3.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls4.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls5.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls6.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys0.s2p.slave      3283168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      3294432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls1.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls2.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls3.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls4.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls5.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls6.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys0.s2p.slave      3283001                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      3293497                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               13170664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq  15330242996                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp  31451190700                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq    269967399                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp    183715500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback       874200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq       306200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        67200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       374133                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq        32200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp       227700                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq       620603                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq        12518                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq    135549998                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         9400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq      2511600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                       633122                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           3                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                 13006264                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                      633121                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime            138061598                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                13006264                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          2                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                8000                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime          138061998                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime              9400                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy             210000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded                 70                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy             136000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded                 40                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy             178600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded                 59                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy             156800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded                 32                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy             161200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded                 58                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy             119600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded                 34                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy             206800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded                 62                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy             158400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded                 62                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy        15600162795                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization             10.2                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded           13006264                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.succeeded                  0                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        7908556732                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             5.1                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           3251652                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        7909037732                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             5.1                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           3251651                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        7908677540                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             5.1                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           3251642                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        7909236029                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             5.1                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           3251643                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq     12878630                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp     12878630                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq       127668                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp       127668                       # Transaction distribution
system.smccontroller.trans_dist::Writeback           93                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq          219                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           48                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp          267                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq           23                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp           23                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      6503323                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      6503321                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      6503312                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      6503313                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     26013269                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      3291221                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      3291514                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      3294432                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      3293497                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     13170664                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq  10302904000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp  11590872400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq    114901200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp    102134400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback       372000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq       175200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        38400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp       213600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq        18400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp        92000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           15                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        30292                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp          799                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                    16                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess           13006264                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess          13006264                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                   16                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime         31091                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime        31091                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   2604587600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      3251671                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   2604587100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          1.7                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      3251670                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   2604628500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          1.7                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      3251670                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   2604606000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          1.7                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      3251670                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy  11693312400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          7.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded     13006588                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           12900646                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12900643                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            127796                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           127796                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             1959                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2140                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4011                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             505                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3253512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3253809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3253233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3254162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3254036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3254092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         3628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      3254325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         4016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      3254828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26058687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       447232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1831887                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       367360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1780080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       487424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1814112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       353280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1794497                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       367360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1796686                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side           88                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       369408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1799759                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side           88                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       464384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1822053                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           44                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side          164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       514048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      1867010                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side          164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17877296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   6450573993                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  13412033176                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq    127796499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp     63898498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback     63672484                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq      1071497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       936498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp       170498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         3000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq       264972                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp      5753994                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        14332                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          490                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         9049                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          127                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq          216                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          135                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          121                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           10                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq     87895487                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      7759962                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      4838500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      2960489                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      2189998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      3432500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        18500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq        23500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2601491                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       127499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        24059                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         501                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                 13006264                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                       20305                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime             38478499                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                13006264                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          103941965                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           7905961                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            9200                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            28244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                 28244    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6644341943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           13034923                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          56797447                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1747                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        1652676926                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           1627156                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy              1000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded                 1                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          46648471                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1435                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        1649169438                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           1627301                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy              4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded                 4                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         61897457                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1904                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       1655124429                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          1627100                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy            10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded               10                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         44863468                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1380                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       1652379434                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          1627521                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy            19499                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         46652952                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1435                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       1654451910                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          1627496                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy            22996                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded               22                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         46908470                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1443                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       1655557912                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          1627549                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy            22499                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded               22                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         58972457                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             1814                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       1658377932                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          1627668                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            11000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               11                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy            41997                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded               41                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         65274464                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             2008                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       1657438933                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          1627828                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            42995                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               41                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys0.itlb.tlb_access              44595928                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys0.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.dtlb.tlb_access              26269245                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_dyn_access           3311800                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys0.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys0.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.itb.hits                        0                       # DTB hits
system.pim_sys0.cpu.itb.misses                      0                       # DTB misses
system.pim_sys0.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.numCycles               307203765                       # number of cpu cycles simulated
system.pim_sys0.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys0.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys0.cpu.committedInsts           43920929                       # Number of instructions committed
system.pim_sys0.cpu.committedOps             43922061                       # Number of ops (including micro ops) committed
system.pim_sys0.cpu.num_int_alu_accesses     39501893                       # Number of integer alu accesses
system.pim_sys0.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys0.cpu.num_func_calls               1132                       # number of times a function call or return occured
system.pim_sys0.cpu.num_conditional_control_insts      3619431                       # number of instructions that are conditional controls
system.pim_sys0.cpu.num_int_insts            39501893                       # number of integer instructions
system.pim_sys0.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys0.cpu.num_int_register_reads     76958465                       # number of times the integer registers were read
system.pim_sys0.cpu.num_int_register_writes     31507765                       # number of times the integer registers were written
system.pim_sys0.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys0.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys0.cpu.num_cc_register_reads    197451525                       # number of times the CC registers were read
system.pim_sys0.cpu.num_cc_register_writes     24551692                       # number of times the CC registers were written
system.pim_sys0.cpu.num_mem_refs             26269245                       # number of memory refs
system.pim_sys0.cpu.num_load_insts           21895114                       # Number of load instructions
system.pim_sys0.cpu.num_store_insts           4374131                       # Number of store instructions
system.pim_sys0.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys0.cpu.num_busy_cycles         307203765                       # Number of busy cycles
system.pim_sys0.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys0.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys0.cpu.Branches                  4421300                       # Number of branches fetched
system.pim_sys0.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntAlu         17652816     40.19%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntMult               0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntDiv                0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatAdd              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCmp              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCvt              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatMult             0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatDiv              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatSqrt             0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAdd               0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAddAcc            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAlu               0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCmp               0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCvt               0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMisc              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMult              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMultAcc            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShift             0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShiftAcc            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdSqrt              0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAdd            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAlu            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCmp            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCvt            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatDiv            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMisc            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMult            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMultAcc            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatSqrt            0      0.00%     40.19% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemRead        21895114     49.85%     90.04% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemWrite        4374131      9.96%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::total          43922061                       # Class of executed instruction
system.pim_sys0.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys0.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys0.Smon.readBurstLengthHist::samples      3305896                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::4      3305896    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::total      3305896                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::samples         5904                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::4         5904    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::total         5904                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::mean 86090729.166667                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::stdev 2654265.005325                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::0-8.38861e+06           12      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.51658e+07-3.35544e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::7.54975e+07-8.38861e+07          337      2.19%      2.27% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+07-9.22747e+07        15011     97.73%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.averageReadBandwidth 86089986.279660      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys0.Smon.totalReadBytes          13223584                       # Number of bytes read
system.pim_sys0.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::mean       153750                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::stdev 561977.756350                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::0-1.04858e+06        14492     94.35%     94.35% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+06-2.09715e+06          542      3.53%     97.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.09715e+06-3.14573e+06          180      1.17%     99.05% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.14573e+06-4.1943e+06          113      0.74%     99.79% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::4.1943e+06-5.24288e+06           15      0.10%     99.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::5.24288e+06-6.29146e+06           10      0.07%     99.95% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::6.29146e+06-7.34003e+06            6      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::7.34003e+06-8.38861e+06            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::8.38861e+06-9.43718e+06            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::9.43718e+06-1.04858e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+07-1.15343e+07            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.15343e+07-1.25829e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.25829e+07-1.36315e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.36315e+07-1.46801e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.46801e+07-1.57286e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.57286e+07-1.67772e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.67772e+07-1.78258e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.78258e+07-1.88744e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.88744e+07-1.99229e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.99229e+07-2.09715e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.averageWriteBandwidth 153748.115184      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys0.Smon.totalWrittenBytes          23616                       # Number of bytes written
system.pim_sys0.Smon.readLatencyHist::samples      3305896                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::mean 32531.377273                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::gmean 30398.900326                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::stdev 14791.264629                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::0-16383         1621      0.05%      0.05% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::16384-32767      2207223     66.77%     66.82% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::32768-49151       479565     14.51%     81.32% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::49152-65535       578528     17.50%     98.82% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::65536-81919          175      0.01%     98.83% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::81920-98303          207      0.01%     98.83% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::98304-114687         4908      0.15%     98.98% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::114688-131071        29278      0.89%     99.87% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::131072-147455         4384      0.13%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::147456-163839            3      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::163840-180223            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::180224-196607            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::196608-212991            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::212992-229375            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::229376-245759            3      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::total      3305896                       # Read request-response latency
system.pim_sys0.Smon.writeLatencyHist::samples         5904                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4352-4607         5904    100.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::total         5904                       # Write request-response latency
system.pim_sys0.Smon.ittReadRead::samples      3305896                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::mean   50659.546913                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::stdev  7696564.799761                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::10001-15000          136      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::15001-20000            4      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::25001-30000            3      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::30001-35000      1209649     36.59%     36.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::35001-40000       315988      9.56%     46.15% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::40001-45000         1082      0.03%     46.19% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::45001-50000       895701     27.09%     73.28% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::50001-55000       221819      6.71%     79.99% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::55001-60000          583      0.02%     80.01% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::60001-65000       578920     17.51%     97.52% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::65001-70000          381      0.01%     97.53% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::70001-75000          616      0.02%     97.55% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::75001-80000          251      0.01%     97.56% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::80001-85000          643      0.02%     97.58% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::85001-90000          102      0.00%     97.58% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::90001-95000          361      0.01%     97.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::95001-100000           54      0.00%     97.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::overflows        79603      2.41%    100.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::min_value        12500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::max_value  13993999500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::total       3305896                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittWriteWrite::samples         5904                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::mean 28360203.844851                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::stdev 191525787.535773                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::10001-15000         1656     28.05%     28.05% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::15001-20000            0      0.00%     28.05% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::20001-25000            0      0.00%     28.05% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::25001-30000          990     16.77%     44.82% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::30001-35000            0      0.00%     44.82% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::35001-40000            0      0.00%     44.82% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::40001-45000            0      0.00%     44.82% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::45001-50000         1246     21.10%     65.92% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::50001-55000            0      0.00%     65.92% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::55001-60000            0      0.00%     65.92% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::60001-65000            3      0.05%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::65001-70000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::70001-75000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::75001-80000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::80001-85000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::85001-90000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::90001-95000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::95001-100000            0      0.00%     65.97% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::overflows         2009     34.03%    100.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::min_value        11000                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::max_value  14011622500                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::total         5904                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittReqReq::samples       3311800                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::mean     50569.235310                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::stdev    7689701.401789                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::10001-15000         3448      0.10%      0.10% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::15001-20000         2131      0.06%      0.17% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::20001-25000          154      0.00%      0.17% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::25001-30000         2499      0.08%      0.25% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::30001-35000      1209649     36.53%     36.77% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::35001-40000       316032      9.54%     46.32% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::40001-45000           95      0.00%     46.32% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::45001-50000       894450     27.01%     73.33% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::50001-55000       221819      6.70%     80.03% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::55001-60000          844      0.03%     80.05% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::60001-65000       578874     17.48%     97.53% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::65001-70000          381      0.01%     97.54% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::70001-75000          909      0.03%     97.57% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::75001-80000          105      0.00%     97.57% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::80001-85000          548      0.02%     97.59% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::85001-90000         1231      0.04%     97.63% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::90001-95000           76      0.00%     97.63% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::95001-100000           63      0.00%     97.63% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::overflows        78492      2.37%    100.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::min_value        10500                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::max_value  13993999500                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::total         3311800                       # Request-to-request inter transaction time
system.pim_sys0.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::mean     0.697656                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::stdev     0.459288                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::0         4644     30.23%     30.23% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::1        10716     69.77%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::mean     0.000130                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::stdev     0.011411                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::0        15358     99.99%     99.99% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::1            2      0.01%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys0.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::mean   215.226758                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::stdev     6.639672                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::0-15           12      0.08%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::16-31            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::32-47            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::48-63            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::64-79            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::80-95            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::96-111            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::112-127            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::128-143            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::144-159            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::160-175            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::176-191            0      0.00%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::192-207           54      0.35%      0.43% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::208-223        15258     99.34%     99.77% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::224-239           36      0.23%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::240-255            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::256-271            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::272-287            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::288-303            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::304-319            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::mean     0.384375                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::stdev     1.404944                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::0-1        14154     92.15%     92.15% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::2-3          492      3.20%     95.35% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::4-5          388      2.53%     97.88% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::6-7          180      1.17%     99.05% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::8-9           76      0.49%     99.54% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::10-11           40      0.26%     99.80% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::12-13           12      0.08%     99.88% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::14-15           10      0.07%     99.95% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::16-17            2      0.01%     99.96% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::18-19            4      0.03%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::20-21            0      0.00%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::22-23            1      0.01%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::24-25            0      0.00%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::26-27            0      0.00%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::28-29            1      0.01%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::30-31            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::32-33            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::34-35            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::36-37            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::38-39            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys0.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys0.pimbus.trans_dist::ReadReq     79369638                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::ReadResp     79369638                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteReq      4501799                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteResp      4501799                       # Transaction distribution
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave      6623600                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port     45914890                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::total     52538490                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port     89191856                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::total     89191856                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port     26012528                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::total     26012528                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count::total     167742874                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave     13247200                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port     90092054                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::total    103339254                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port    178383712                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::total    178383712                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port     13132264                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::total     13132264                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size::total      294855230                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadReq  39684819000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadResp  86512767000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteReq   4501799000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteResp   2526522900                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadReq     30621118                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadResp     39391615                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteReq      1622356                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteResp      3109429                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadReq   4391649500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadResp  16468254200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteReq    140685500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteResp    621973300                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.failedReq             32243474                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys0.pimbus.failedResp            42501044                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys0.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys0.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys0.pimbus.pimReqSuccess         13006264                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys0.pimbus.pimReqFail             1665592                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys0.pimbus.pimReqDelayedTime    866008500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys0.pimbus.pimRespSuccess        13006264                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys0.pimbus.pimRespFail             538365                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys0.pimbus.pimRespDelayedTime    111541600                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys0.pimbus.totalReqDelayedTime   4532335000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys0.pimbus.totalRespDelayedTime  17090227500                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys0.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer1.occupancy   1658852000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer1.utilization          1.1                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer1.succeeded      3311800                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer2.occupancy  42527766000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer2.utilization         27.7                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer2.succeeded     80559637                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer1.occupancy  27409349300                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer1.utilization         17.8                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer1.succeeded     26269245                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer2.occupancy  46386332200                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer2.utilization         30.2                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer2.succeeded     44595928                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer4.occupancy  15243608400                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer4.utilization          9.9                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer4.succeeded     13006264                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys1.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys1.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys1.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.itb.hits                        0                       # DTB hits
system.pim_sys1.cpu.itb.misses                      0                       # DTB misses
system.pim_sys1.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys1.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys1.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys1.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys1.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys1.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys1.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys1.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys1.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys1.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys1.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys1.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys1.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys1.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys1.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys1.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys1.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys1.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys1.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys1.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys1.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys1.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys1.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys1.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys1.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys1.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys1.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys1.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys1.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys1.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys1.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys1.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys1.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys1.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys1.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys1.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys1.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys1.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys1.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys1.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys1.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys1.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys1.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys1.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys1.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys1.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys2.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys2.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys2.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.itb.hits                        0                       # DTB hits
system.pim_sys2.cpu.itb.misses                      0                       # DTB misses
system.pim_sys2.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys2.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys2.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys2.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys2.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys2.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys2.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys2.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys2.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys2.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys2.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys2.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys2.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys2.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys2.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys2.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys2.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys2.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys2.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys2.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys2.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys2.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys2.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys2.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys2.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys2.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys2.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys2.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys2.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys2.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys2.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys2.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys2.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys2.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys2.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys2.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys2.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys2.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys2.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys2.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys2.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys2.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys2.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys2.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys2.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys2.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys3.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys3.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys3.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.itb.hits                        0                       # DTB hits
system.pim_sys3.cpu.itb.misses                      0                       # DTB misses
system.pim_sys3.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys3.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys3.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys3.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys3.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys3.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys3.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys3.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys3.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys3.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys3.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys3.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys3.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys3.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys3.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys3.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys3.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys3.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys3.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys3.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys3.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys3.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys3.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys3.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys3.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys3.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys3.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys3.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys3.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys3.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys3.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys3.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys3.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys3.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys3.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys3.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys3.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys3.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys3.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys3.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys3.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys3.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys3.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys3.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys3.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys3.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys4.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys4.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys4.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.itb.hits                        0                       # DTB hits
system.pim_sys4.cpu.itb.misses                      0                       # DTB misses
system.pim_sys4.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys4.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys4.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys4.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys4.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys4.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys4.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys4.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys4.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys4.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys4.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys4.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys4.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys4.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys4.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys4.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys4.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys4.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys4.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys4.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys4.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys4.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys4.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys4.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys4.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys4.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys4.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys4.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys4.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys4.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys4.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys4.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys4.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys4.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys4.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys4.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys4.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys4.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys4.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys4.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys4.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys4.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys4.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys4.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys4.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys4.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys5.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys5.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys5.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.itb.hits                        0                       # DTB hits
system.pim_sys5.cpu.itb.misses                      0                       # DTB misses
system.pim_sys5.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys5.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys5.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys5.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys5.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys5.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys5.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys5.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys5.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys5.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys5.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys5.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys5.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys5.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys5.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys5.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys5.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys5.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys5.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys5.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys5.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys5.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys5.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys5.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys5.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys5.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys5.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys5.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys5.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys5.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys5.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys5.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys5.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys5.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys5.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys5.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys5.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys5.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys5.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys5.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys5.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys5.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys5.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys5.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys5.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys5.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys6.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys6.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys6.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.itb.hits                        0                       # DTB hits
system.pim_sys6.cpu.itb.misses                      0                       # DTB misses
system.pim_sys6.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys6.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys6.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys6.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys6.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys6.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys6.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys6.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys6.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys6.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys6.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys6.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys6.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys6.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys6.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys6.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys6.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys6.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys6.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys6.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys6.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys6.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys6.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys6.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys6.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys6.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys6.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys6.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys6.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys6.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys6.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys6.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys6.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys6.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys6.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys6.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys6.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys6.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys6.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys6.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys6.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys6.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys6.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys6.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys6.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys6.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys7.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys7.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys7.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.itb.hits                        0                       # DTB hits
system.pim_sys7.cpu.itb.misses                      0                       # DTB misses
system.pim_sys7.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys7.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys7.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys7.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys7.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys7.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys7.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys7.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys7.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys7.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys7.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys7.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys7.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys7.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys7.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys7.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys7.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys7.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys7.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys7.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys7.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys7.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys7.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys7.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys7.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys7.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBandwidthHist::samples        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::0        15360    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::total        15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys7.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys7.Smon.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::0        15360    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::total        15360                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys7.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys7.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys7.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys7.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::0        15360    100.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::0        15360    100.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.pim_sys7.Smon.readTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::0           15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::samples        15360                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::0          15360    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::total        15360                       # Histogram of read transactions per sample period
system.pim_sys7.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys7.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys7.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys7.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys7.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys7.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys7.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys7.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys7.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys7.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys7.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys7.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys7.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                       151                       # number of replacements
system.l2.tags.tagsinuse                  8028.942829                       # Cycle average of tags in use
system.l2.tags.total_refs                      157809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1045.092715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4805.278867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst          153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data    37.999197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst   168.001386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data           54                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst           86                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data           29                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst            8                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data           20                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     4.294572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data    16.000712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst           23                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data           11                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     1.000228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data    19.650821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   500.250782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  2079.466264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.586582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.018677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.004639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.020508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.006592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.010498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.003540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.002441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.001953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.001343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.002399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.061066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.253841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7911                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001587                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    152848                       # Number of tag accesses
system.l2.tags.data_accesses                   152848                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1747                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data          443                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1433                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data          342                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1904                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data          413                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1380                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data          364                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1433                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data          382                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1443                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          382                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker           41                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           11                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         1811                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data          401                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker           41                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2006                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          472                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16535                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1959                       # number of Writeback hits
system.l2.Writeback_hits::total                  1959                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   57                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 22                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   147                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1747                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data           462                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1433                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data           358                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1904                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data           432                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1380                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data           382                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1433                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data           396                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1443                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data           392                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker           41                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           11                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          1811                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data           421                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker           41                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2006                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           503                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16682                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1747                       # number of overall hits
system.l2.overall_hits::system.cpu0.data          462                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1433                       # number of overall hits
system.l2.overall_hits::system.cpu1.data          358                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1904                       # number of overall hits
system.l2.overall_hits::system.cpu2.data          432                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1380                       # number of overall hits
system.l2.overall_hits::system.cpu3.data          382                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1433                       # number of overall hits
system.l2.overall_hits::system.cpu4.data          396                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1443                       # number of overall hits
system.l2.overall_hits::system.cpu5.data          392                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker           41                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           11                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         1811                       # number of overall hits
system.l2.overall_hits::system.cpu6.data          421                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker           41                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2006                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          503                       # number of overall hits
system.l2.overall_hits::total                   16682                       # number of overall hits
system.l2.ReadReq_misses::system.cpu1.inst            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data            3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    34                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                212                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               48                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  30                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           12                       # number of demand (read+write) misses
system.l2.demand_misses::total                     64                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst            2                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst            2                       # number of overall misses
system.l2.overall_misses::system.cpu4.data            4                       # number of overall misses
system.l2.overall_misses::system.cpu5.data            5                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst            3                       # number of overall misses
system.l2.overall_misses::system.cpu6.data           33                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           12                       # number of overall misses
system.l2.overall_misses::total                    64                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu1.inst       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst       372000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data      2658000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data       442999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         4343499                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1044500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       260500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       456000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       326500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data       260000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       196000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2804500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       130000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data       124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data       372000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data       502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data      1493000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3314000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.data       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data       496500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data       502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst       372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data      4151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      1265499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          7657499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.data       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data       496500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data       502500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst       372000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data      4151000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      1265499                       # number of overall miss cycles
system.l2.overall_miss_latency::total         7657499                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1747                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data          443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data          342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data          413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data          364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data          383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data          382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         1814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data          422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         2008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16569                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1959                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1959                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              269                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               177                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1747                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data          463                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1435                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data          358                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1904                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data          432                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1380                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data          382                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1435                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data          400                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1443                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data          397                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         1814                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data          454                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         2008                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16746                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1747                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data          463                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1435                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data          358                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1904                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data          432                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1380                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data          382                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1435                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data          400                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1443                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data          397                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         1814                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data          454                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         2008                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16746                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.001394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.001394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.002611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.001654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.049763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.000996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.006316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002052                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.942857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.722222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.840000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.612903                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.648649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.788104                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.685714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.050000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.176471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.225000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.169492                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.data     0.002160                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.001394                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.001394                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.010000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.012594                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.001654                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.072687                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.000996                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.023301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003822                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.data     0.002160                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.001394                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.001394                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.010000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.012594                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.001654                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.072687                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.000996                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.023301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003822                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 126571.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 147666.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 127749.970588                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 15825.757576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 17366.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  5019.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 21714.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 17184.210526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  8156.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data        10400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  8166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13228.773585                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data        16250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data        16250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2708.333333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       124000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data       124000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data       100500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 124416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 91388.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110466.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data       124125                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data       100500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 125787.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 105458.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119648.421875                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data       124125                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data       100500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 125787.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 105458.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119648.421875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   93                       # number of writebacks
system.l2.writebacks::total                        93                       # number of writebacks
system.l2.ReadReq_mshr_misses::system.cpu1.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total               34                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           212                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           48                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             30                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                64                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               64                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst       339000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data      2427000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data       409999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      3969499                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data      3579500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       813999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data      1411500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data      1139000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data      1033499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       868500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data      1356500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      1301500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11503998                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       872000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       433500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       216500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       217000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data       217000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       542500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2606500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data       113000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data       339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data       447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data      1361000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2984000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data       452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data       447500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst       339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data      3788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      1133499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      6953499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data       452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data       447500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst       339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data      3788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      1133499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      6953499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data  48301891442                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data  48315699957                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data  48298715943                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data  48317341953                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data  48313320436                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data  48313064443                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data  48313817937                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data  48317886436                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total 386491738547                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data    479997500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data    478919000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data    479958500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data    479417500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data    480077000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data    480234499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data    479971000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data    480395000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3838969999                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data  48781888942                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data  48794618957                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data  48778674443                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data  48796759453                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data  48793397436                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data  48793298942                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data  48793788937                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data  48798281436                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 390330708546                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.001394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.001394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.002611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.001654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.049763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.006316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002052                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.942857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.722222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.612903                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.648649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.788104                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.685714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.050000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.176471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.225000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.169492                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.002160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.001394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.001394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.010000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.012594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.001654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.072687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.000996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.023301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.002160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.001394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.001394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.010000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.012594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.001654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.072687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.000996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.023301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003822                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 115571.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 136666.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 116749.970588                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54234.848485                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54266.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54288.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54238.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54394.684211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54281.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data        54260                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54229.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54264.141509                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54302.083333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data       113000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data       113000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data        89500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 113416.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 80388.888889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99466.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data       113125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data        89500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 114787.878788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 94458.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108648.421875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data       113125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data        89500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 114787.878788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 94458.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108648.421875                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                      19421                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples      3219653                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean       1.001109                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean      1.000024                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev      0.531739                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15        3219639    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271           14      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total       3219653                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        31950                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean      2.128263                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean     1.581077                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     6.189978                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15         31932     99.94%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271           18      0.06%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        31950                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     20984466.145833                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    1085516.389220                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-8.38861e+06           16      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+06-1.67772e+07           15      0.10%      0.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+07-2.51658e+07        15321     99.75%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.51658e+07-3.35544e+07            3      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+07-5.03316e+07            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+07-5.87203e+07            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.87203e+07-6.71089e+07            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.54975e+07-8.38861e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.09052e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        20984267.491044      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3223223                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    442617.187500                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   1100096.261201                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-4.1943e+06        15345     99.90%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-2.93601e+07           13      0.08%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.4526e+07            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-7.96918e+07            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       442689.885514      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                  67998                       # Number of bytes written
system.Lmon0.readLatencyHist::samples         3219653                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       11368.185888                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      11366.433001                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev        264.119258                       # Read request-response latency
system.Lmon0.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::8192-16383      3219639    100.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-24575            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::90112-98303           13      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::155648-163839            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total           3219653                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples          31931                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean      11441.530174                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11439.438810                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev       221.505599                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287        31509     98.68%     98.68% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311          422      1.32%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total            31931                       # Write request-response latency
system.Lmon0.ittReadRead::samples             3219653                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           47710.693979                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          41227.724567                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                  818      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000            20843      0.65%      0.67% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000           50043      1.55%      2.23% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000           97731      3.04%      5.26% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000          151784      4.71%      9.98% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000          200652      6.23%     16.21% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000          250490      7.78%     23.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000          324732     10.09%     34.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000          371004     11.52%     45.60% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000          371555     11.54%     57.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000          369983     11.49%     68.63% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000          295599      9.18%     77.81% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000          230547      7.16%     84.97% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000          185140      5.75%     90.72% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000          137785      4.28%     95.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000           76610      2.38%     97.38% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000           42047      1.31%     98.69% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000            9662      0.30%     98.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000           32367      1.01%     99.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             51      0.00%     99.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows               210      0.01%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          45409000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total               3219653                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             31950                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         4808616.463224                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        5512770.396478                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000         6881     21.54%     21.55% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           25064     78.45%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           12000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value        63523000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               31950                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples               3251603                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             47245.419874                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            36544.300621                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                    828      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000              21203      0.65%      0.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000             51073      1.57%      2.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000             99695      3.07%      5.31% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000            154941      4.77%     10.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000            204836      6.30%     16.38% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000            255849      7.87%     24.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000            331137     10.18%     34.43% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000            378111     11.63%     46.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000            379121     11.66%     57.72% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000            376872     11.59%     69.31% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000            301653      9.28%     78.59% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000            235457      7.24%     85.83% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000            188824      5.81%     91.63% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000            140475      4.32%     95.95% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000             78221      2.41%     98.36% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000             42805      1.32%     99.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000              9790      0.30%     99.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               478      0.01%     99.99% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               34      0.00%     99.99% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                 200      0.01%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            30729000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                 3251603                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.241732                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.429210                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            11654     75.87%     75.87% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1             3699     24.08%     99.95% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                7      0.05%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean     0.002865                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev     0.053447                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           15316     99.71%     99.71% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1              44      0.29%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             15360                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean           209.612240                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            7.685652                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-15                   12      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-31                   1      0.01%      0.08% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-47                   3      0.02%      0.10% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-63                   0      0.00%      0.10% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-79                   4      0.03%      0.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::80-95                   2      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::96-111                  3      0.02%      0.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::112-127                 4      0.03%      0.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::128-143                 0      0.00%      0.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::144-159                 4      0.03%      0.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::160-175                 9      0.06%      0.27% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::176-191                 7      0.05%      0.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::192-207              1489      9.69%     10.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::208-223             13822     89.99%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               15360                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            15360                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            2.079687                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.637236                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   2548     16.59%     16.59% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   4024     26.20%     42.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                   3488     22.71%     65.49% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                   2422     15.77%     81.26% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                   1545     10.06%     91.32% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                    755      4.92%     96.24% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                    371      2.42%     98.65% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                    167      1.09%     99.74% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     32      0.21%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      8      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              15360                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples      3219680                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean       1.001109                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean      1.000024                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev      0.531737                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15        3219666    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271           14      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total       3219680                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        31922                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean      2.138463                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean     1.582881                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     6.353594                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15         31903     99.94%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%     99.94% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271           19      0.06%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        31922                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     20984648.437500                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    1117402.257603                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-8.38861e+06           15      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+06-1.67772e+07           17      0.11%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+07-2.51658e+07        15320     99.74%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.51658e+07-3.35544e+07            4      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.1943e+07-5.03316e+07            1      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.54975e+07-8.38861e+07            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.22747e+07-1.00663e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        20984443.270139      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3223250                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    444368.489583                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   1123043.846245                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-4.1943e+06        15345     99.90%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-2.93601e+07           11      0.07%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.4526e+07            4      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       444421.635118      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                  68264                       # Number of bytes written
system.Lmon1.readLatencyHist::samples         3219680                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       11367.989521                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      11366.258304                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev        254.390510                       # Read request-response latency
system.Lmon1.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::8192-16383      3219664    100.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-24575            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::90112-98303           14      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total           3219680                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples          31903                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean      11439.698461                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11437.620553                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev       220.817403                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287        31470     98.64%     98.64% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311          433      1.36%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total            31903                       # Write request-response latency
system.Lmon1.ittReadRead::samples             3219680                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           47696.931683                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          32758.423846                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                 1374      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000            19120      0.59%      0.64% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000           49503      1.54%      2.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000           97817      3.04%      5.21% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000          153274      4.76%      9.97% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000          194422      6.04%     16.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000          261530      8.12%     24.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000          323978     10.06%     34.20% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000          367550     11.42%     45.61% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000          370634     11.51%     57.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000          368126     11.43%     68.56% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000          297302      9.23%     77.79% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000          236219      7.34%     85.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000          181373      5.63%     90.76% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000          137078      4.26%     95.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000           77959      2.42%     97.44% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000           40754      1.27%     98.71% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000            9056      0.28%     98.99% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000           32347      1.00%     99.99% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             60      0.00%     99.99% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows               204      0.01%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          28497000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total               3219680                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             31922                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         4812100.714241                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        5711573.988247                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             2      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             2      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000         6926     21.70%     21.73% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           24986     78.27%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           13000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       142105000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               31922                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples               3251602                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             47241.906912                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            35362.427589                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                   1386      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000              19424      0.60%      0.64% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000             50432      1.55%      2.19% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000             99792      3.07%      5.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000            156342      4.81%     10.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000            198718      6.11%     16.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000            267172      8.22%     24.40% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000            330197     10.15%     34.55% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000            374680     11.52%     46.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000            378141     11.63%     57.70% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000            374934     11.53%     69.23% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000            303307      9.33%     78.56% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000            241554      7.43%     85.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000            185004      5.69%     91.68% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000            139683      4.30%     95.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000             79524      2.45%     98.42% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000             41425      1.27%     99.70% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000              9165      0.28%     99.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               483      0.01%     99.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               41      0.00%     99.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                 198      0.01%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            30473000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                 3251602                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.255794                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.436917                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            11435     74.45%     74.45% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1             3921     25.53%     99.97% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                4      0.03%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean     0.002539                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev     0.050327                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           15321     99.75%     99.75% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1              39      0.25%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             15360                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean           209.614062                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            7.681769                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-15                   12      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-31                   1      0.01%      0.08% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-47                   3      0.02%      0.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-63                   0      0.00%      0.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-79                   5      0.03%      0.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-95                   1      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-111                  3      0.02%      0.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-127                 4      0.03%      0.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-143                 0      0.00%      0.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-159                 5      0.03%      0.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::160-175                 9      0.06%      0.28% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::176-191                 6      0.04%      0.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::192-207              1497      9.75%     10.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::208-223             13814     89.93%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               15360                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            15360                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            2.077865                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.640185                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   2611     17.00%     17.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   3986     25.95%     42.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                   3406     22.17%     65.12% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                   2460     16.02%     81.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                   1530      9.96%     91.10% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                    823      5.36%     96.46% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                    368      2.40%     98.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                    120      0.78%     99.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     49      0.32%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      7      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              15360                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples      3219553                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean       1.001267                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean      1.000028                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev      0.568462                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15        3219537    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271           16      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total       3219553                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        32057                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean      2.208535                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean     1.584680                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     7.635076                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15         32029     99.91%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271           28      0.09%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        32057                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     20987128.906250                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    1169663.009482                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-8.38861e+06           15      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+06-1.67772e+07           16      0.10%      0.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+07-2.51658e+07        15320     99.74%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.51658e+07-3.35544e+07            3      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.1943e+07-5.03316e+07            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+07-5.87203e+07            1      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.87203e+07-6.71089e+07            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.54975e+07-8.38861e+07            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.09052e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        20986936.729155      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3223633                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    460839.843750                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   1576652.179852                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06        15340     99.87%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07           16      0.10%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       460925.339047      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                  70799                       # Number of bytes written
system.Lmon2.readLatencyHist::samples         3219553                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       11368.166016                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      11366.381430                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev        268.943909                       # Read request-response latency
system.Lmon2.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::8192-16383      3219535    100.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-24575            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::24576-32767            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::90112-98303           15      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::139264-147455            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total           3219553                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples          32029                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean      11438.446408                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11436.417603                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev       218.157376                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287        31649     98.81%     98.81% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311          379      1.18%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            1      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total            32029                       # Write request-response latency
system.Lmon2.ittReadRead::samples             3219553                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           47712.591468                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          44248.309801                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                  958      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000            20057      0.62%      0.65% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000           50625      1.57%      2.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000           98935      3.07%      5.30% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000          152179      4.73%     10.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000          193995      6.03%     16.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000          256820      7.98%     24.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000          329387     10.23%     34.26% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000          366533     11.38%     45.64% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000          365760     11.36%     57.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000          370501     11.51%     68.51% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000          303297      9.42%     77.93% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000          228673      7.10%     85.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000          180459      5.61%     90.64% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000          136800      4.25%     94.89% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000           80686      2.51%     97.39% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000           41321      1.28%     98.68% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000            9843      0.31%     98.98% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000           32459      1.01%     99.99% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             58      0.00%     99.99% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows               207      0.01%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          48570000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total               3219553                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             32057                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         4790687.868484                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        5585199.596077                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             2      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             4      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000         6907     21.55%     21.58% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           25140     78.42%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           56000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       171505000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               32057                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples               3251610                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             47242.202171                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            38025.185074                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                    960      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000              20354      0.63%      0.66% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000             51627      1.59%      2.24% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000            100970      3.11%      5.35% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000            155316      4.78%     10.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000            198103      6.09%     16.22% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000            262328      8.07%     24.29% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000            335877     10.33%     34.61% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000            373714     11.49%     46.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000            373231     11.48%     57.59% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000            377400     11.61%     69.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000            309423      9.52%     78.71% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000            233666      7.19%     85.89% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000            184115      5.66%     91.56% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000            139512      4.29%     95.85% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000             82298      2.53%     98.38% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000             42053      1.29%     99.67% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000              9954      0.31%     99.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               482      0.01%     99.99% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               33      0.00%     99.99% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                 194      0.01%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            41345000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                 3251610                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.253581                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.435972                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            11471     74.68%     74.68% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1             3883     25.28%     99.96% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                6      0.04%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean     0.002669                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev     0.051598                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           15319     99.73%     99.73% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1              41      0.27%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             15360                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean           209.605664                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            7.678761                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-15                   12      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-31                   1      0.01%      0.08% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-47                   3      0.02%      0.10% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-63                   0      0.00%      0.10% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-79                   5      0.03%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-95                   1      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-111                  3      0.02%      0.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-127                 4      0.03%      0.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-143                 0      0.00%      0.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-159                 3      0.02%      0.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::160-175                11      0.07%      0.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::176-191                 7      0.05%      0.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::192-207              1483      9.65%      9.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::208-223             13827     90.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               15360                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            15360                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            2.086719                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.629304                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2518     16.39%     16.39% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   4006     26.08%     42.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   3437     22.38%     64.85% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                   2545     16.57%     81.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                   1514      9.86%     91.28% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                    823      5.36%     96.63% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                    321      2.09%     98.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                    137      0.89%     99.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     50      0.33%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      9      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              15360                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples      3219767                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean       1.001030                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean      1.000022                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev      0.512388                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15        3219754    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271           13      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total       3219767                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        31832                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean      2.212082                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean     1.586180                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     7.661149                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15         31804     99.91%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271           28      0.09%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        31832                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     20983554.687500                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    1428189.632921                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.67772e+07           33      0.21%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+07-3.35544e+07        15324     99.77%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-5.03316e+07            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+07-6.71089e+07            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-8.38861e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.17441e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.17441e+08-1.34218e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.50995e+08-1.67772e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        20983349.533547      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3223082                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    458378.906250                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   1550741.305287                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06        15340     99.87%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07           16      0.10%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          15360                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       458425.369694      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                  70415                       # Number of bytes written
system.Lmon3.readLatencyHist::samples         3219767                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       11368.007281                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      11366.287003                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev        250.719163                       # Read request-response latency
system.Lmon3.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::8192-16383      3219750    100.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-24575            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::24576-32767            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::90112-98303           13      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total           3219767                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples          31805                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean      11439.720170                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11437.405053                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev       245.776263                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-2047               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-12287        31392     98.70%     98.70% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-14335          412      1.30%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::20480-22527            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::30720-32767            1      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total            31805                       # Write request-response latency
system.Lmon3.ittReadRead::samples             3219767                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           47703.448417                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          51089.522556                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                  818      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000            20777      0.65%      0.67% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000           51499      1.60%      2.27% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000           96868      3.01%      5.28% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000          149405      4.64%      9.92% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000          196781      6.11%     16.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000          254944      7.92%     23.95% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000          329024     10.22%     34.17% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000          366888     11.39%     45.56% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000          371356     11.53%     57.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000          369515     11.48%     68.57% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000          303322      9.42%     77.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000          228969      7.11%     85.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000          181789      5.65%     90.75% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000          134763      4.19%     94.94% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000           79381      2.47%     97.40% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000           41106      1.28%     98.68% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000           10089      0.31%     98.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000           32219      1.00%     99.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             72      0.00%     99.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows               182      0.01%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          78500000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total               3219767                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             31832                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         4825025.508922                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        5623533.706589                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000         6783     21.31%     21.32% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           25045     78.68%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           22000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       100362000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               31832                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples               3251599                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             47235.287008                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            37514.180798                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                    824      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000              21124      0.65%      0.67% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000             52523      1.62%      2.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000             98871      3.04%      5.33% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000            152397      4.69%     10.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000            200839      6.18%     16.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000            260422      8.01%     24.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000            335481     10.32%     34.52% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000            374047     11.50%     46.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000            378819     11.65%     57.67% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000            376424     11.58%     69.25% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000            309426      9.52%     78.77% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000            233932      7.19%     85.96% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000            185307      5.70%     91.66% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000            137382      4.23%     95.89% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000             81007      2.49%     98.38% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000             41859      1.29%     99.66% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000             10221      0.31%     99.98% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               464      0.01%     99.99% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               45      0.00%     99.99% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                 185      0.01%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            47496000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                 3251599                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.249414                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.434340                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            11540     75.13%     75.13% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1             3809     24.80%     99.93% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2               11      0.07%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        15360                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean     0.002865                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev     0.053447                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           15316     99.71%     99.71% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1              44      0.29%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             15360                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean           209.619727                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            7.709130                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-15                   12      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-31                   1      0.01%      0.08% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-47                   3      0.02%      0.10% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-63                   0      0.00%      0.10% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-79                   4      0.03%      0.13% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-95                   2      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-111                  4      0.03%      0.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-127                 3      0.02%      0.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-143                 0      0.00%      0.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-159                 5      0.03%      0.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::160-175                 9      0.06%      0.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::176-191                 6      0.04%      0.32% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::192-207              1477      9.62%      9.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::208-223             13834     90.07%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               15360                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            15360                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            2.072070                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.640787                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   2607     16.97%     16.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   3969     25.84%     42.81% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   3524     22.94%     65.76% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                   2419     15.75%     81.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                   1477      9.62%     91.12% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                    799      5.20%     96.32% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                    363      2.36%     98.68% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                    151      0.98%     99.67% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     46      0.30%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              15360                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples     12878684                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean        1.001742                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean       1.000038                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev       0.666568                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15        12878596    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271           88      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total       12878684                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples       127761                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean       2.171836                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean      1.583702                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      6.994207                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15         127668     99.93%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271           93      0.07%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total        127761                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      83939798.177083                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     3993990.711762                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-3.35544e+07           12      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+07-6.71089e+07           19      0.12%      0.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+07-1.00663e+08        15324     99.77%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.00663e+08-1.34218e+08            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+08-2.01327e+08            1      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+08-2.34881e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            15360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         83938997.023884      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   12893188                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         15360                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1806204.427083                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    4043188.121772                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07        15305     99.64%     99.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07           44      0.29%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07            4      0.03%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07            4      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           15360                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1806462.229373      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                  277476                       # Number of bytes written
system.Hmon.readLatencyHist::samples         12878653                       # Read request-response latency
system.Hmon.readLatencyHist::mean        20010.295953                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       20009.816863                       # Read request-response latency
system.Hmon.readLatencyHist::stdev         207.650623                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767     12878584    100.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151           12      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687           55      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total           12878653                       # Read request-response latency
system.Hmon.writeLatencyHist::samples          127668                       # Write request-response latency
system.Hmon.writeLatencyHist::mean       20049.816712                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20048.977781                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev        189.119586                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479       117064     91.69%     91.69% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527        10602      8.30%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            1      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            1      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total            127668                       # Write request-response latency
system.Hmon.ittReadRead::samples             12878684                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            11927.606811                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           17787.428802                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 1      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000               4778731     37.11%     37.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000           2711204     21.05%     58.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000          1615900     12.55%     70.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000          1316448     10.22%     80.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000           902173      7.01%     87.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000           618416      4.80%     92.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000           439981      3.42%     96.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000           235572      1.83%     97.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000           121365      0.94%     98.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            66729      0.52%     99.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            37821      0.29%     99.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            17061      0.13%     99.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            10335      0.08%     99.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4132      0.03%     99.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             1703      0.01%     99.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              518      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              162      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              145      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              156      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              16      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows                115      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           22847000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total               12878684                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples             127761                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          1202259.551037                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         1599550.519625                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                  12      0.01%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               4      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              5      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              2      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              2      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              2      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              0      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              1      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              3      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              1      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              1      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             12      0.01%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              7      0.01%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             22      0.02%      0.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              2      0.00%      0.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              5      0.00%      0.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              1      0.00%      0.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000         41909     32.80%     32.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            85770     67.13%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value             1000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         30360000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total               127761                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples               13006445                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              11809.674550                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             16302.441345                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   1      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                 4857048     37.34%     37.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000             2751319     21.15%     58.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000            1636723     12.58%     71.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000            1325147     10.19%     81.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000             904767      6.96%     88.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000             617750      4.75%     92.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000             434861      3.34%     96.32% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000             229976      1.77%     98.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000             117382      0.90%     98.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              63955      0.49%     99.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              35782      0.28%     99.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              15912      0.12%     99.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               9669      0.07%     99.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3680      0.03%     99.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               1546      0.01%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                404      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                107      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                113      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                148      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                16      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                  139      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             22847000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                 13006445                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        15360                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.678971                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.200462                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              2542     16.55%     16.55% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              4828     31.43%     47.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2              4498     29.28%     77.27% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3              2322     15.12%     92.38% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               905      5.89%     98.27% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5               219      1.43%     99.70% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                38      0.25%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 8      0.05%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         15360                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        15360                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean      0.017578                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev     0.131416                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            15090     98.24%     98.24% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1              270      1.76%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        15360                       # Outstanding write transactions
system.Hmon.readTransHist::samples              15360                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            838.453711                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            30.002590                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-63                    12      0.08%      0.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-127                   1      0.01%      0.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-191                  3      0.02%      0.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-255                  0      0.00%      0.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-319                  5      0.03%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::320-383                  1      0.01%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::384-447                  3      0.02%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::448-511                  4      0.03%      0.19% # Histogram of read transactions per sample period
system.Hmon.readTransHist::512-575                  0      0.00%      0.19% # Histogram of read transactions per sample period
system.Hmon.readTransHist::576-639                  4      0.03%      0.21% # Histogram of read transactions per sample period
system.Hmon.readTransHist::640-703                 10      0.07%      0.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::704-767                  6      0.04%      0.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::768-831                 52      0.34%      0.66% # Histogram of read transactions per sample period
system.Hmon.readTransHist::832-895              15259     99.34%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::896-959                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::960-1023                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1024-1087                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1088-1151                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1152-1215                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1216-1279                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                15360                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             15360                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             8.316341                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.451562                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                     8      0.05%      0.05% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                     6      0.04%      0.09% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                     2      0.01%      0.10% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                  4239     27.60%     27.70% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                  9539     62.10%     89.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                1336      8.70%     98.50% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                 225      1.46%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   3      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               15360                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    16367188                       # DTB read hits
system.cpu0.dtb.read_misses                         1                       # DTB read misses
system.cpu0.dtb.write_hits                    6578334                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                16367189                       # DTB read accesses
system.cpu0.dtb.write_accesses                6578334                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         22945522                       # DTB hits
system.cpu0.dtb.misses                              1                       # DTB misses
system.cpu0.dtb.accesses                     22945523                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    60547276                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                60547276                       # ITB inst accesses
system.cpu0.itb.hits                         60547276                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     60547276                       # DTB accesses
system.cpu0.numCycles                       307016157                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   54015407                       # Number of instructions committed
system.cpu0.committedOps                     57285434                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             55615852                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                    3272939                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1652386                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    55615852                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           86789975                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          45754021                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           220964034                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           21262999                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     22947029                       # number of memory refs
system.cpu0.num_load_insts                   16367752                       # Number of load instructions
system.cpu0.num_store_insts                   6579277                       # Number of store instructions
system.cpu0.num_idle_cycles              200915.286278                       # Number of idle cycles
system.cpu0.num_busy_cycles              306815241.713722                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999346                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000654                       # Percentage of idle cycles
system.cpu0.Branches                          4931210                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 34339570     59.94%     59.94% # Class of executed instruction
system.cpu0.op_class::IntMult                     637      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu0.op_class::MemRead                16367752     28.57%     88.52% # Class of executed instruction
system.cpu0.op_class::MemWrite                6579277     11.48%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  57287238                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      55                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1747                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           60777425                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1747                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         34789.596451                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        121096299                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       121096299                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     60545529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       60545529                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     60545529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        60545529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     60545529                       # number of overall hits
system.cpu0.icache.overall_hits::total       60545529                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1747                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1747                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1747                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1747                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1747                       # number of overall misses
system.cpu0.icache.overall_misses::total         1747                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     28258947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     28258947                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     28258947                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     28258947                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     28258947                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     28258947                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     60547276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     60547276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     60547276                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     60547276                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     60547276                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     60547276                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 16175.699485                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16175.699485                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 16175.699485                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16175.699485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 16175.699485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16175.699485                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1747                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1747                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1747                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1747                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     24725053                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24725053                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     24725053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24725053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     24725053                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24725053                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 14152.863766                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14152.863766                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 14152.863766                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14152.863766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 14152.863766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14152.863766                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               274                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements              458                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          198.548911                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19895362                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              458                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         43439.655022                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   198.548911                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.775582                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.775582                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42641076                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42641076                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     14755949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14755949                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      6561379                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6561379                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          219                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          219                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data          432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          360                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          360                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     21317328                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        21317328                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     21317547                       # number of overall hits
system.cpu0.dcache.overall_hits::total       21317547                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data          791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           31                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          224                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          252                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data         1156                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1156                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data         1187                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1187                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data      9766977                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9766977                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data      7425998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7425998                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      1291999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1291999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      7481000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7481000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data     17192975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     17192975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data     17192975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     17192975                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     14756740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14756740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      6561744                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6561744                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          250                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          250                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data          656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data          612                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          612                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     21318484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21318484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     21318734                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21318734                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.000054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000056                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000056                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.124000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.124000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.341463                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.341463                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.411765                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.411765                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.000054                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.000056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 12347.632111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12347.632111                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 20345.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20345.200000                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  5767.852679                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5767.852679                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 29686.507937                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 29686.507937                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 14872.815744                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14872.815744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 14484.393429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14484.393429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          281                       # number of writebacks
system.cpu0.dcache.writebacks::total              281                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           27                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data          791                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          791                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          365                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          365                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           31                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          197                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          197                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data         1156                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1156                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data         1187                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1187                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data      8169023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      8169023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data      6694002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6694002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       326501                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       326501                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data       580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      6979000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6979000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data     14863025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     14863025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data     15189526                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15189526                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data  67620999048                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total  67620999048                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data    664330500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    664330500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data  68285329548                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total  68285329548                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.124000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.124000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.300305                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.300305                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.000054                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.000056                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 10327.462705                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10327.462705                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 18339.731507                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18339.731507                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 10532.290323                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 10532.290323                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  2946.700508                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2946.700508                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 27694.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27694.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 12857.288062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12857.288062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 12796.567818                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12796.567818                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              2621                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    16368226                       # DTB read hits
system.cpu1.dtb.read_misses                         2                       # DTB read misses
system.cpu1.dtb.write_hits                    6577109                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                16368228                       # DTB read accesses
system.cpu1.dtb.write_accesses                6577109                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         22945335                       # DTB hits
system.cpu1.dtb.misses                              2                       # DTB misses
system.cpu1.dtb.accesses                     22945337                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    60548690                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                60548690                       # ITB inst accesses
system.cpu1.itb.hits                         60548690                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     60548690                       # DTB accesses
system.cpu1.numCycles                       306998601                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   54015726                       # Number of instructions committed
system.cpu1.committedOps                     57283965                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             55615472                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                    3273081                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1651592                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    55615472                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           86785261                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          45755042                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           220961646                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           21261975                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     22946562                       # number of memory refs
system.cpu1.num_load_insts                   16368660                       # Number of load instructions
system.cpu1.num_store_insts                   6577902                       # Number of store instructions
system.cpu1.num_idle_cycles              205028.988572                       # Number of idle cycles
system.cpu1.num_busy_cycles              306793572.011428                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999332                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000668                       # Percentage of idle cycles
system.cpu1.Branches                          4930419                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 34338288     59.94%     59.94% # Class of executed instruction
system.cpu1.op_class::IntMult                     590      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu1.op_class::MemRead                16368660     28.57%     88.52% # Class of executed instruction
system.cpu1.op_class::MemWrite                6577902     11.48%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  57285442                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1435                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           60759100                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1435                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         42340.836237                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        121098815                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       121098815                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     60547255                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       60547255                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     60547255                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        60547255                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     60547255                       # number of overall hits
system.cpu1.icache.overall_hits::total       60547255                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1435                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1435                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1435                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1435                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1435                       # number of overall misses
system.cpu1.icache.overall_misses::total         1435                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     23640971                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     23640971                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     23640971                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     23640971                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     23640971                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     23640971                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     60548690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     60548690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     60548690                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     60548690                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     60548690                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     60548690                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16474.544251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16474.544251                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16474.544251                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16474.544251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16474.544251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16474.544251                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1435                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1435                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1435                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1435                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1435                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1435                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     20749029                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20749029                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     20749029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20749029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     20749029                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20749029                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14459.253659                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14459.253659                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14459.253659                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14459.253659                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14459.253659                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14459.253659                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               235                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements              358                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          188.805874                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18139544                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              358                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         50669.117318                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   188.805874                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.737523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.737523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42639729                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42639729                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     14756865                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14756865                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      6560393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6560393                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          105                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     21317258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21317258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     21317363                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21317363                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data          719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          719                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          263                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          263                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           22                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          187                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data          982                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           982                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data         1004                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1004                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data      8071980                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      8071980                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data      3300999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3300999                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data       970500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       970500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      5158500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5158500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data     11372979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     11372979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data     11372979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     11372979                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     14757584                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14757584                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      6560656                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6560656                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          127                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          127                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data          508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     21318240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21318240                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     21318367                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21318367                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.000049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000040                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000040                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.173228                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.173228                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.362573                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362573                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.368110                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.368110                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.000046                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.000047                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 11226.675939                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11226.675939                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 12551.326996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12551.326996                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  5217.741935                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5217.741935                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 27585.561497                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27585.561497                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 11581.445010                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11581.445010                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 11327.668327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11327.668327                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          182                       # number of writebacks
system.cpu1.dcache.writebacks::total              182                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           22                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data          719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          719                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          164                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          164                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          187                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          187                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data          982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data         1004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1004                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data      6617020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      6617020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data      2774001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2774001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       249500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       249500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data       395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      4784500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4784500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data      9391021                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      9391021                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data      9640521                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      9640521                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data  67640338541                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total  67640338541                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data    662825500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    662825500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data  68303164041                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  68303164041                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.173228                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.173228                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.319688                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.319688                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.368110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.368110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.000046                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.000047                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data  9203.087622                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9203.087622                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 10547.532319                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10547.532319                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 11340.909091                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 11340.909091                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  2408.536585                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2408.536585                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 25585.561497                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 25585.561497                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data  9563.157841                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9563.157841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data  9602.112550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9602.112550                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              2575                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    16367682                       # DTB read hits
system.cpu2.dtb.read_misses                         5                       # DTB read misses
system.cpu2.dtb.write_hits                    6578819                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                16367687                       # DTB read accesses
system.cpu2.dtb.write_accesses                6578819                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         22946501                       # DTB hits
system.cpu2.dtb.misses                              5                       # DTB misses
system.cpu2.dtb.accesses                     22946506                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    60548320                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                60548320                       # ITB inst accesses
system.cpu2.itb.hits                         60548320                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     60548320                       # DTB accesses
system.cpu2.numCycles                       307025978                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   54016779                       # Number of instructions committed
system.cpu2.committedOps                     57287706                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             55617257                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    3273112                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1652814                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    55617257                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           86792395                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          45754672                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           220972057                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           21263027                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     22947819                       # number of memory refs
system.cpu2.num_load_insts                   16368274                       # Number of load instructions
system.cpu2.num_store_insts                   6579545                       # Number of store instructions
system.cpu2.num_idle_cycles              194066.712756                       # Number of idle cycles
system.cpu2.num_busy_cycles              306831911.287244                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999368                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000632                       # Percentage of idle cycles
system.cpu2.Branches                          4931826                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 34340880     59.94%     59.94% # Class of executed instruction
system.cpu2.op_class::IntMult                     642      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                24      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu2.op_class::MemRead                16368274     28.57%     88.52% # Class of executed instruction
system.cpu2.op_class::MemWrite                6579545     11.48%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  57289365                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      83                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1904                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           60736438                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1904                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         31899.389706                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        121098544                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       121098544                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     60546416                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       60546416                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     60546416                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        60546416                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     60546416                       # number of overall hits
system.cpu2.icache.overall_hits::total       60546416                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1904                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1904                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1904                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1904                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1904                       # number of overall misses
system.cpu2.icache.overall_misses::total         1904                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     30342457                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30342457                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     30342457                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30342457                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     30342457                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30342457                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     60548320                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     60548320                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     60548320                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     60548320                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     60548320                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     60548320                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 15936.164391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15936.164391                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 15936.164391                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15936.164391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 15936.164391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15936.164391                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1904                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1904                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1904                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1904                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1904                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1904                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     26499543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26499543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     26499543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26499543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     26499543                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26499543                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 13917.827206                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13917.827206                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 13917.827206                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13917.827206                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 13917.827206                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13917.827206                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               263                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements              482                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          226.239588                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4943576                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              482                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         10256.381743                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   226.239588                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.883748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         42643327                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        42643327                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     14756483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14756483                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      6561829                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6561829                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          162                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          162                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data          485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          409                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          409                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     21318312                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21318312                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     21318474                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21318474                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data          832                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          832                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          340                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           35                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          250                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          250                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          263                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          263                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data         1172                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1172                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data         1207                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1207                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data     10035981                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     10035981                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      4988496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4988496                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      1993998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1993998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      7563000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7563000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data        68500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        68500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data     15024477                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     15024477                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data     15024477                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     15024477                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     14757315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     14757315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      6562169                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6562169                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          197                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          197                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data          735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data          672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     21319484                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21319484                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     21319681                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21319681                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.000056                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000052                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.177665                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.177665                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.340136                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.340136                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.391369                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.391369                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.000055                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.000057                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 12062.477163                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12062.477163                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 14672.047059                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14672.047059                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  7975.992000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7975.992000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 28756.653992                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 28756.653992                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 12819.519625                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12819.519625                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 12447.785418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12447.785418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu2.dcache.writebacks::total              243                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data          832                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          832                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          340                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          340                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           35                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          218                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          218                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          263                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          263                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data         1172                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1172                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data         1207                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1207                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data      8354019                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8354019                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data      4306504                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4306504                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       473000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       473000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      1091002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1091002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      7039000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7039000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data     12660523                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     12660523                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data     13133523                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     13133523                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data  67616715046                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total  67616715046                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data    664328500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    664328500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data  68281043546                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total  68281043546                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.177665                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.177665                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.296599                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.296599                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.391369                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.391369                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.000055                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.000057                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 10040.888221                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10040.888221                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 12666.188235                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12666.188235                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 13514.285714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 13514.285714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  5004.596330                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5004.596330                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 26764.258555                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 26764.258555                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 10802.494027                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10802.494027                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 10881.129246                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10881.129246                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              2780                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    16368671                       # DTB read hits
system.cpu3.dtb.read_misses                        10                       # DTB read misses
system.cpu3.dtb.write_hits                    6577258                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                16368681                       # DTB read accesses
system.cpu3.dtb.write_accesses                6577258                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         22945929                       # DTB hits
system.cpu3.dtb.misses                             10                       # DTB misses
system.cpu3.dtb.accesses                     22945939                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    60550293                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                60550293                       # ITB inst accesses
system.cpu3.itb.hits                         60550293                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     60550293                       # DTB accesses
system.cpu3.numCycles                       307034503                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   54016823                       # Number of instructions committed
system.cpu3.committedOps                     57285040                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             55616245                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                    3273058                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1651441                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    55616245                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           86786559                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          45756007                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           220965646                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           21262709                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     22946972                       # number of memory refs
system.cpu3.num_load_insts                   16369085                       # Number of load instructions
system.cpu3.num_store_insts                   6577887                       # Number of store instructions
system.cpu3.num_idle_cycles              186617.221038                       # Number of idle cycles
system.cpu3.num_busy_cycles              306847885.778962                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999392                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000608                       # Percentage of idle cycles
system.cpu3.Branches                          4930307                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 34338761     59.94%     59.94% # Class of executed instruction
system.cpu3.op_class::IntMult                     595      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu3.op_class::MemRead                16369085     28.57%     88.52% # Class of executed instruction
system.cpu3.op_class::MemWrite                6577887     11.48%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  57286330                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1380                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           60718464                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1380                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         43998.886957                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        121101966                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       121101966                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     60548913                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       60548913                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     60548913                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        60548913                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     60548913                       # number of overall hits
system.cpu3.icache.overall_hits::total       60548913                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1380                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1380                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1380                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1380                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1380                       # number of overall misses
system.cpu3.icache.overall_misses::total         1380                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     23406468                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23406468                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     23406468                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23406468                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     23406468                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23406468                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     60550293                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     60550293                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     60550293                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     60550293                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     60550293                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     60550293                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000023                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000023                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16961.208696                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16961.208696                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16961.208696                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16961.208696                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16961.208696                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16961.208696                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1380                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1380                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1380                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1380                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1380                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1380                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     20619532                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     20619532                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     20619532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     20619532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     20619532                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     20619532                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14941.689855                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14941.689855                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14941.689855                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14941.689855                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14941.689855                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14941.689855                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               252                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements              384                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          199.136841                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           35819866                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              384                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         93280.901042                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   199.136841                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.777878                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.777878                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         42640871                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        42640871                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     14757101                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       14757101                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      6560453                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6560453                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           95                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           95                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data          411                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          411                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data          319                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     21317554                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21317554                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     21317649                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21317649                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data          768                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          768                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          304                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          304                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           29                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          210                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          221                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          221                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data         1072                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1072                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data         1101                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1101                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data      9180980                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      9180980                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data      4499998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4499998                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      1506492                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1506492                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      6046000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6046000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       118000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       118000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data     13680978                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     13680978                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data     13680978                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     13680978                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     14757869                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     14757869                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      6560757                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6560757                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          124                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          124                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data          621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data          540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     21318626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21318626                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     21318750                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21318750                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.000052                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000046                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.233871                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.233871                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.338164                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.338164                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.409259                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.409259                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.000050                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.000052                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 11954.401042                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11954.401042                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 14802.625000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14802.625000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  7173.771429                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7173.771429                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27357.466063                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27357.466063                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 12762.106343                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12762.106343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 12425.956403                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12425.956403                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          214                       # number of writebacks
system.cpu3.dcache.writebacks::total              214                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           25                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data          768                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          304                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          304                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           29                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          220                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          220                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data         1072                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1072                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data         1101                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data      7630018                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      7630018                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data      3891002                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3891002                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       324001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       324001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data       815507                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       815507                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      5614000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5614000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data     11521020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     11521020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data     11845021                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     11845021                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data  67643270537                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total  67643270537                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data    663573000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    663573000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data  68306843537                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  68306843537                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.233871                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.233871                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.297907                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.297907                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.000050                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.000052                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data  9934.919271                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9934.919271                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 12799.348684                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12799.348684                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 11172.448276                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 11172.448276                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  4408.145946                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4408.145946                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25518.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25518.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 10747.220149                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10747.220149                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 10758.420527                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10758.420527                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              2847                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    16368784                       # DTB read hits
system.cpu4.dtb.read_misses                        11                       # DTB read misses
system.cpu4.dtb.write_hits                    6577902                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                16368795                       # DTB read accesses
system.cpu4.dtb.write_accesses                6577902                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         22946686                       # DTB hits
system.cpu4.dtb.misses                             11                       # DTB misses
system.cpu4.dtb.accesses                     22946697                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    60553237                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                60553237                       # ITB inst accesses
system.cpu4.itb.hits                         60553237                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     60553237                       # DTB accesses
system.cpu4.numCycles                       307043169                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   54019869                       # Number of instructions committed
system.cpu4.committedOps                     57288796                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             55619349                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                    3273309                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      1652125                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    55619349                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           86791911                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          45757284                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           220978069                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           21264715                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     22948000                       # number of memory refs
system.cpu4.num_load_insts                   16369215                       # Number of load instructions
system.cpu4.num_store_insts                   6578785                       # Number of store instructions
system.cpu4.num_idle_cycles              180983.415761                       # Number of idle cycles
system.cpu4.num_busy_cycles              306862185.584239                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999411                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000589                       # Percentage of idle cycles
system.cpu4.Branches                          4931304                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 34341733     59.94%     59.94% # Class of executed instruction
system.cpu4.op_class::IntMult                     624      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu4.op_class::MemRead                16369215     28.57%     88.52% # Class of executed instruction
system.cpu4.op_class::MemWrite                6578785     11.48%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  57290359                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      72                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1435                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           60700055                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1435                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         42299.689895                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        121107909                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       121107909                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     60551802                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       60551802                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     60551802                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        60551802                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     60551802                       # number of overall hits
system.cpu4.icache.overall_hits::total       60551802                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1435                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1435                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1435                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1435                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1435                       # number of overall misses
system.cpu4.icache.overall_misses::total         1435                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     24403452                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     24403452                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     24403452                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     24403452                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     24403452                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     24403452                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     60553237                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     60553237                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     60553237                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     60553237                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     60553237                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     60553237                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000024                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000024                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 17005.889895                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17005.889895                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 17005.889895                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17005.889895                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 17005.889895                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17005.889895                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1435                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1435                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1435                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1435                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1435                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1435                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     21502548                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     21502548                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     21502548                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     21502548                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     21502548                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     21502548                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 14984.354007                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14984.354007                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 14984.354007                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14984.354007                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 14984.354007                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14984.354007                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               243                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements              420                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          213.462917                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              50100                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              420                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           119.285714                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   213.462917                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.833840                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.833840                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         42642684                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        42642684                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     14757266                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14757266                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      6561014                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6561014                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          104                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data          431                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          431                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data          355                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          355                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     21318280                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21318280                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     21318384                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21318384                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data          824                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          824                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          323                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           22                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          218                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          227                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data         1147                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1147                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data         1169                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1169                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data      9767467                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      9767467                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data      4796994                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4796994                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      1334995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      1334995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      6326000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      6326000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data     14564461                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     14564461                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data     14564461                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     14564461                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     14758090                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14758090                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      6561337                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6561337                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          126                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          126                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          582                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     21319427                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21319427                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     21319553                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21319553                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.000056                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000049                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000049                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.174603                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.174603                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.335901                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.335901                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.390034                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.390034                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.000054                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.000055                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 11853.722087                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 11853.722087                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 14851.374613                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 14851.374613                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  6123.830275                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  6123.830275                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 27867.841410                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 27867.841410                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 12697.873583                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 12697.873583                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 12458.905902                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 12458.905902                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          205                       # number of writebacks
system.cpu4.dcache.writebacks::total              205                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           18                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data          824                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          323                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           22                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data          200                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          200                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          227                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          227                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data         1147                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1147                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data         1169                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data      8097527                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      8097527                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data      4146006                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4146006                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       195500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       195500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data       743505                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       743505                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      5872000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      5872000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data     12243533                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     12243533                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data     12439033                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     12439033                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data  67637761549                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total  67637761549                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data    664453000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total    664453000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data  68302214549                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total  68302214549                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.174603                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.174603                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.308166                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.308166                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.390034                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.390034                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.000054                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.000055                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data  9827.095874                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  9827.095874                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 12835.931889                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12835.931889                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data  8886.363636                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  8886.363636                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  3717.525000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3717.525000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 25867.841410                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 25867.841410                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 10674.396687                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 10674.396687                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 10640.746792                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 10640.746792                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              2816                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    16368906                       # DTB read hits
system.cpu5.dtb.read_misses                        11                       # DTB read misses
system.cpu5.dtb.write_hits                    6578028                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                16368917                       # DTB read accesses
system.cpu5.dtb.write_accesses                6578028                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         22946934                       # DTB hits
system.cpu5.dtb.misses                             11                       # DTB misses
system.cpu5.dtb.accesses                     22946945                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    60554073                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                60554073                       # ITB inst accesses
system.cpu5.itb.hits                         60554073                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     60554073                       # DTB accesses
system.cpu5.numCycles                       307058629                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   54020608                       # Number of instructions committed
system.cpu5.committedOps                     57289736                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             55620117                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                    3273390                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      1652231                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    55620117                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           86793505                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          45757881                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           220981339                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           21264987                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     22948263                       # number of memory refs
system.cpu5.num_load_insts                   16369330                       # Number of load instructions
system.cpu5.num_store_insts                   6578933                       # Number of store instructions
system.cpu5.num_idle_cycles              177972.991738                       # Number of idle cycles
system.cpu5.num_busy_cycles              306880656.008262                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999420                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000580                       # Percentage of idle cycles
system.cpu5.Branches                          4931514                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 34342423     59.94%     59.94% # Class of executed instruction
system.cpu5.op_class::IntMult                     629      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu5.op_class::MemRead                16369330     28.57%     88.52% # Class of executed instruction
system.cpu5.op_class::MemWrite                6578933     11.48%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  57291317                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     104                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1443                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           60657119                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1443                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         42035.425502                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        121109589                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       121109589                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     60552630                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       60552630                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     60552630                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        60552630                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     60552630                       # number of overall hits
system.cpu5.icache.overall_hits::total       60552630                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1443                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1443                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1443                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1443                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1443                       # number of overall misses
system.cpu5.icache.overall_misses::total         1443                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     23941470                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     23941470                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     23941470                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     23941470                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     23941470                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     23941470                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     60554073                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     60554073                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     60554073                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     60554073                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     60554073                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     60554073                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000024                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000024                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 16591.455301                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16591.455301                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 16591.455301                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16591.455301                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 16591.455301                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16591.455301                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1443                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1443                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1443                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1443                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1443                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1443                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     21033530                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     21033530                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     21033530                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     21033530                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     21033530                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     21033530                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 14576.250866                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14576.250866                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 14576.250866                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14576.250866                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 14576.250866                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14576.250866                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               227                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements              432                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          194.493992                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1674778                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              432                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          3876.800926                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   194.493992                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.759742                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.759742                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         42643210                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        42643210                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     14757334                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14757334                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      6561112                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6561112                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          103                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          103                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          453                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          453                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          356                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          356                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     21318446                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21318446                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     21318549                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21318549                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data          845                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          845                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          331                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           26                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          230                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          240                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         1176                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1176                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         1202                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1202                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data      9751972                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      9751972                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data      5042499                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5042499                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      1554494                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      1554494                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      6837999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      6837999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data     14794471                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     14794471                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data     14794471                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     14794471                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     14758179                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14758179                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      6561443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6561443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          129                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          129                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data          596                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          596                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     21319622                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21319622                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     21319751                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21319751                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.000057                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000050                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000050                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.201550                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.201550                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.336750                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.336750                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.402685                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.402685                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.000055                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.000056                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 11540.795266                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 11540.795266                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 15234.135952                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 15234.135952                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  6758.669565                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  6758.669565                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 28491.662500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 28491.662500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 12580.332483                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 12580.332483                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 12308.212146                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 12308.212146                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          220                       # number of writebacks
system.cpu5.dcache.writebacks::total              220                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           24                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data          845                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          845                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          331                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           26                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data          206                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          206                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          240                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          240                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         1176                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1176                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         1202                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1202                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data      8044028                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      8044028                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data      4379501                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4379501                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       363000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       363000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data       783506                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       783506                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      6357001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      6357001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data     12423529                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     12423529                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data     12786529                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     12786529                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data  67637549052                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total  67637549052                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data    664645500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total    664645500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data  68302194552                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total  68302194552                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.201550                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.201550                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.301611                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.301611                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.402685                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.402685                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.000055                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.000056                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  9519.559763                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  9519.559763                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 13231.120846                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 13231.120846                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 13961.538462                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 13961.538462                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  3803.427184                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3803.427184                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 26487.504167                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 26487.504167                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 10564.225340                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 10564.225340                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 10637.711314                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 10637.711314                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              2793                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    16374761                       # DTB read hits
system.cpu6.dtb.read_misses                        22                       # DTB read misses
system.cpu6.dtb.write_hits                    6583015                       # DTB write hits
system.cpu6.dtb.write_misses                        2                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                16374783                       # DTB read accesses
system.cpu6.dtb.write_accesses                6583017                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         22957776                       # DTB hits
system.cpu6.dtb.misses                             24                       # DTB misses
system.cpu6.dtb.accesses                     22957800                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    60578155                       # ITB inst hits
system.cpu6.itb.inst_misses                         6                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                60578161                       # ITB inst accesses
system.cpu6.itb.hits                         60578155                       # DTB hits
system.cpu6.itb.misses                              6                       # DTB misses
system.cpu6.itb.accesses                     60578161                       # DTB accesses
system.cpu6.numCycles                       307187620                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   54044721                       # Number of instructions committed
system.cpu6.committedOps                     57317553                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             55646202                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                    3274670                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      1654643                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    55646202                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           86839903                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          45775815                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           221084962                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           21273654                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     22959790                       # number of memory refs
system.cpu6.num_load_insts                   16375405                       # Number of load instructions
system.cpu6.num_store_insts                   6584385                       # Number of store instructions
system.cpu6.num_idle_cycles              63514.673623                       # Number of idle cycles
system.cpu6.num_busy_cycles              307124105.326377                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999793                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000207                       # Percentage of idle cycles
system.cpu6.Branches                          4935154                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 34359397     59.94%     59.94% # Class of executed instruction
system.cpu6.op_class::IntMult                     681      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                16      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     59.94% # Class of executed instruction
system.cpu6.op_class::MemRead                16375405     28.57%     88.51% # Class of executed instruction
system.cpu6.op_class::MemWrite                6584385     11.49%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  57319884                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             1814                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           60624490                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1814                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         33420.336273                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        121158124                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       121158124                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     60576341                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       60576341                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     60576341                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        60576341                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     60576341                       # number of overall hits
system.cpu6.icache.overall_hits::total       60576341                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         1814                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1814                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         1814                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1814                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         1814                       # number of overall misses
system.cpu6.icache.overall_misses::total         1814                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     29882957                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     29882957                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     29882957                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     29882957                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     29882957                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     29882957                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     60578155                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     60578155                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     60578155                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     60578155                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     60578155                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     60578155                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000030                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000030                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 16473.515436                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16473.515436                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 16473.515436                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16473.515436                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 16473.515436                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16473.515436                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         1814                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1814                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         1814                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1814                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         1814                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1814                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     26220043                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     26220043                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     26220043                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     26220043                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     26220043                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     26220043                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 14454.268467                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 14454.268467                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 14454.268467                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 14454.268467                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 14454.268467                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 14454.268467                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               259                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements              553                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          235.859596                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              38746                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              553                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            70.065099                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   235.859596                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.921327                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.921327                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         42664960                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        42664960                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     14763004                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14763004                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      6566005                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6566005                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          178                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          178                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data          449                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          449                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data          437                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          437                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     21329009                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21329009                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     21329187                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21329187                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data          927                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          927                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data          356                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          356                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           36                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data          232                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          232                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data          238                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data         1283                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1283                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data         1319                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1319                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data     12632977                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     12632977                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data      6396997                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6396997                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data      1518500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      1518500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data      6657500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      6657500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data     19029974                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     19029974                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data     19029974                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     19029974                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     14763931                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14763931                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      6566361                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6566361                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          214                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data          681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data          675                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          675                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     21330292                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21330292                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     21330506                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21330506                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.000063                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000054                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000054                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.168224                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.168224                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.340675                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.340675                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.352593                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.352593                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.000060                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.000062                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 13627.806904                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 13627.806904                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 17969.092697                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 17969.092697                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data  6545.258621                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  6545.258621                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 27972.689076                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 27972.689076                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 14832.403741                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 14832.403741                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 14427.576952                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 14427.576952                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          250                       # number of writebacks
system.cpu6.dcache.writebacks::total              250                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           35                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data          927                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data          356                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           36                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data          197                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          197                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data          238                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          238                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data         1283                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1283                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data         1319                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1319                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data     10763017                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     10763017                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data      5682003                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5682003                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data       688500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       688500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data       441000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       441000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data      6181500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      6181500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data     16445020                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     16445020                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data     17133520                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     17133520                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data  67639523043                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total  67639523043                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data    664401502                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total    664401502                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data  68303924545                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total  68303924545                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.168224                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.168224                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.289280                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.289280                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.352593                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.352593                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.000060                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.000062                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 11610.590076                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 11610.590076                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 15960.682584                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 15960.682584                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data        19125                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        19125                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  2238.578680                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2238.578680                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 25972.689076                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 25972.689076                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 12817.630553                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 12817.630553                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 12989.780136                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 12989.780136                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              2861                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    16377701                       # DTB read hits
system.cpu7.dtb.read_misses                        18                       # DTB read misses
system.cpu7.dtb.write_hits                    6583831                       # DTB write hits
system.cpu7.dtb.write_misses                        3                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                16377719                       # DTB read accesses
system.cpu7.dtb.write_accesses                6583834                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         22961532                       # DTB hits
system.cpu7.dtb.misses                             21                       # DTB misses
system.cpu7.dtb.accesses                     22961553                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    60592519                       # ITB inst hits
system.cpu7.itb.inst_misses                         4                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                60592523                       # ITB inst accesses
system.cpu7.itb.hits                         60592519                       # DTB hits
system.cpu7.itb.misses                              4                       # DTB misses
system.cpu7.itb.accesses                     60592523                       # DTB accesses
system.cpu7.numCycles                       307203858                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   54057481                       # Number of instructions committed
system.cpu7.committedOps                     57333283                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             55658521                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                    3275095                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      1657148                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    55658521                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           86857920                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          45785582                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           221138987                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           21283072                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     22962991                       # number of memory refs
system.cpu7.num_load_insts                   16378374                       # Number of load instructions
system.cpu7.num_store_insts                   6584617                       # Number of store instructions
system.cpu7.num_idle_cycles               4527.019356                       # Number of idle cycles
system.cpu7.num_busy_cycles              307199330.980644                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999985                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000015                       # Percentage of idle cycles
system.cpu7.Branches                          4938396                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 34371440     59.95%     59.95% # Class of executed instruction
system.cpu7.op_class::IntMult                     637      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                27      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     59.95% # Class of executed instruction
system.cpu7.op_class::MemRead                16378374     28.57%     88.52% # Class of executed instruction
system.cpu7.op_class::MemWrite                6584617     11.48%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  57335096                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2008                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           60650552                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2008                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         30204.458167                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        121187046                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       121187046                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     60590511                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       60590511                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     60590511                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        60590511                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     60590511                       # number of overall hits
system.cpu7.icache.overall_hits::total       60590511                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         2008                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2008                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         2008                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2008                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         2008                       # number of overall misses
system.cpu7.icache.overall_misses::total         2008                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     33024964                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     33024964                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     33024964                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     33024964                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     33024964                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     33024964                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     60592519                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     60592519                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     60592519                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     60592519                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     60592519                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     60592519                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000033                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000033                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 16446.695219                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16446.695219                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 16446.695219                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16446.695219                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 16446.695219                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16446.695219                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         2008                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         2008                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         2008                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         2008                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         2008                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         2008                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     28980036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     28980036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     28980036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     28980036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     28980036                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     28980036                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 14432.288845                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14432.288845                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 14432.288845                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14432.288845                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 14432.288845                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14432.288845                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               276                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              582                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          248.209111                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           18066582                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              582                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         31042.237113                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   248.209111                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.969567                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.969567                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         42672124                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        42672124                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     14765714                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       14765714                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      6566708                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6566708                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          196                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          196                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          551                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          551                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          517                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          517                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     21332422                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21332422                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     21332618                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21332618                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          916                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          916                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          363                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          363                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           19                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data          227                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data          250                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          250                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data         1279                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1279                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data         1298                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1298                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     10652982                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     10652982                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      5501000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5501000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      1292000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      1292000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data      7166499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      7166499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     16153982                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     16153982                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     16153982                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     16153982                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     14766630                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     14766630                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      6567071                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6567071                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          767                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          767                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     21333701                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21333701                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     21333916                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21333916                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.000062                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000055                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000055                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.088372                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.088372                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.291774                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.291774                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.325945                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.325945                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.000060                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.000061                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 11629.893013                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 11629.893013                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 15154.269972                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 15154.269972                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data  5691.629956                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  5691.629956                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 28665.996000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 28665.996000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 12630.165754                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 12630.165754                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 12445.286595                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 12445.286595                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          364                       # number of writebacks
system.cpu7.dcache.writebacks::total              364                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           18                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          916                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          916                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          363                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           19                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data          209                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          209                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data          250                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          250                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data         1279                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1279                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data         1298                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1298                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      8805018                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      8805018                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      4775000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4775000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       291000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       291000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data      6665501                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      6665501                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     13580018                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     13580018                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     13871018                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     13871018                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data  67644381048                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total  67644381048                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data    664915000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total    664915000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data  68309296048                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total  68309296048                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.088372                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.088372                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.268638                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.268638                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.325945                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.325945                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.000060                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.000061                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data  9612.465066                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  9612.465066                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 13154.269972                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 13154.269972                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 15315.789474                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 15315.789474                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  2935.406699                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2935.406699                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 26662.004000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 26662.004000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 10617.684128                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 10617.684128                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 10686.454545                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 10686.454545                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              2716                       # Number of times sendTimingReq failed
sim_ticks.host 153601883000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -70268083.200000
system.mem_ctrls.total_actEnergy                       70375737.600000
system.pim_vault_ctrls.total_actEnergy                       -3925139904.000000
system.pim_vault_ctrls.total_actEnergy                       4590385430.400000
system.mem_ctrls.total_preEnergy                       -47403072.000000
system.mem_ctrls.total_preEnergy                       47475696.000000
system.pim_vault_ctrls.total_preEnergy                       -2647911840.000000
system.pim_vault_ctrls.total_preEnergy                       3096688584.000000
system.mem_ctrls.total_readEnergy                       -273616012.800000
system.mem_ctrls.total_readEnergy                       273843648.000000
system.pim_vault_ctrls.total_readEnergy                       -8965437811.199999
system.pim_vault_ctrls.total_readEnergy                       10614931891.200001
system.mem_ctrls.total_writeEnergy                       -120481136.640000
system.mem_ctrls.total_writeEnergy                       120783052.800000
system.pim_vault_ctrls.total_writeEnergy                       -334363438.080000
system.pim_vault_ctrls.total_writeEnergy                       335810810.880000
system.mem_ctrls.total_refreshEnergy                       -476709585100.800476
system.mem_ctrls.total_refreshEnergy                       518599816888.320251
system.pim_vault_ctrls.total_refreshEnergy                       -476709585100.800476
system.pim_vault_ctrls.total_refreshEnergy                       518599816888.320251
system.mem_ctrls.total_actBackEnergy                       -140284687685.760040
system.mem_ctrls.total_actBackEnergy                       152450294120.639984
system.pim_vault_ctrls.total_actBackEnergy                       -505757487340.801147
system.pim_vault_ctrls.total_actBackEnergy                       580582753899.839355
system.mem_ctrls.total_preBackEnergy                       -6589207895904.000000
system.mem_ctrls.total_preBackEnergy                       7168367770128.000000
system.pim_vault_ctrls.total_preBackEnergy                       -6268617720768.000000
system.pim_vault_ctrls.total_preBackEnergy                       6792812980848.000000
total_sim_seconds                       0.153602
system.cpu.totalNumCycles                       2456568515.000000
system.pim.totalNumCycles                       307203765.000000
system.cpu.totalIdleCycles                       1213626.309122
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       445009015.000000
system.pim.int_instructions                       39501893.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       39460130.000000
system.pim.branch_instructions                       4421300.000000
system.cpu.load_instructions                       130966095.000000
system.pim.load_instructions                       21895114.000000
system.cpu.store_instructions                       52641331.000000
system.pim.store_instructions                       4374131.000000
system.cpu.committed_instructions                       432207414.000000
system.pim.committed_instructions                       43920929.000000
system.cpu.int_regfile_reads                       694437429.000000
system.pim.int_regfile_reads                       76958465.000000
system.cpu.int_regfile_writes                       366096304.000000
system.pim.int_regfile_writes                       31507765.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       26188654.000000
system.pim.function_calls                       1132.000000
system.cpu.ialu_accesses                       445009015.000000
system.pim.ialu_accesses                       39501893.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       484472573.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       10.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       484472563.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       13166.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       118076338.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       52501538.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       183596300.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       85.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       6622.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       2645.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       52055381
system.mem_ctrls.total_reads                       57.000000
system.pim_vault_ctrls.total_reads                       3305896.000000
system.mem_ctrls.total_writes                       93.000000
system.pim_vault_ctrls.total_writes                       5904.000000
system.mem_ctrls.activations                       178.000000
system.pim_vault_ctrls.activations                       1099943.000000
system.mem_ctrls.total_readRowHits                       399.000000
system.pim_vault_ctrls.total_readRowHits                       2207259.000000
system.mem_ctrls.total_writeRowHits                       607.000000
system.pim_vault_ctrls.total_writeRowHits                       563.000000
