// Seed: 2824086494
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    input wire id_14,
    input tri0 id_15,
    input wand id_16,
    input wand id_17
);
  logic id_19;
  logic id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_15
  );
  assign modCall_1.id_0 = 0;
  logic id_22;
  parameter integer id_23 = 1;
  assign id_6 = 1'b0;
  logic id_24;
  assign id_20 = 1;
endmodule
