#ifndef _INCLUDE_EM_Z80_H
#define _INCLUDE_EM_Z80_H

// Change bus cycle ordering of EX (SP),HL
// #define T80

//#define MEMORY_MODELLING

//#define MEMORY_DEBUG

#define False 0
#define True  1

#define FAIL_NONE                 0
#define FAIL_ERROR                1
#define FAIL_MEMORY               2
#define FAIL_NOT_IMPLEMENTED      4
#define FAIL_IMPLEMENTATION_ERROR 8

#define CPU_DEFAULT               0
#define CPU_NMOS_ZILOG            1
#define CPU_NMOS_NEC              2
#define CPU_CMOS_ZILOG            3
#define CPU_CMOS_ST               4

typedef enum {
   TYPE_0,   // no params
   TYPE_1,   // {arg_reg}
   TYPE_2,   // {arg_reg} {arg_reg}
   TYPE_3,   // {arg_imm} {arg_reg}
   TYPE_4,   // {arg_reg} {arg_imm}
   TYPE_5,   // {arg_reg} {arg_dis}
   TYPE_6,   // {arg_reg} {arg_dis} {arg_imm}
   TYPE_7,   // {jump}
   TYPE_8    // {arg_dis}
} FormatType;

typedef struct Instr {
   int want_dis;
   int want_imm;
   int want_read;
   int want_write;
   int conditional;
   FormatType format;
   const char *mnemonic;
   void (*emulate)(struct Instr *);
   int count;
} InstrType;

extern InstrType z80_interrupt_int;
extern InstrType z80_interrupt_nmi;

InstrType *table_by_prefix(int prefix);
char *reg_by_prefix(int prefix);
char *z80_get_state(int verbosity);
void z80_init(int cpu_type, int default_im);
void z80_reset();
int z80_get_pc();
int z80_get_im();
void z80_increment_r();
int z80_halted();

#ifdef MEMORY_MODELLING
void z80_clear_mem_log();
void z80_dump_mem_log();
#else
#define z80_clear_mem_log(...)
#define z80_dump_mem_log(...)
#endif

#endif
