/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RF4CE_CPU_UART_H__
#define BCHP_RF4CE_CPU_UART_H__

/***************************************************************************
 *RF4CE_CPU_UART - UART Registers
 ***************************************************************************/
#define BCHP_RF4CE_CPU_UART_UARTDR               0x01452000 /* [RW] Data register (12 or 8 bits) */
#define BCHP_RF4CE_CPU_UART_UARTRSR              0x01452004 /* [RW] Receive status register/error clear register */
#define BCHP_RF4CE_CPU_UART_UARTFR               0x01452018 /* [RO] Flag register */
#define BCHP_RF4CE_CPU_UART_UARTILPR             0x01452020 /* [RW] IrDA low-power counter register */
#define BCHP_RF4CE_CPU_UART_UARTIBRD             0x01452024 /* [RW] Integer baud rate register */
#define BCHP_RF4CE_CPU_UART_UARTFBRD             0x01452028 /* [RW] Fractional baud rate register */
#define BCHP_RF4CE_CPU_UART_UARTLCR_H            0x0145202c /* [RW] Line control register */
#define BCHP_RF4CE_CPU_UART_UARTCR               0x01452030 /* [RW] Control register */
#define BCHP_RF4CE_CPU_UART_UARTIFLS             0x01452034 /* [RW] Interrupt FIFO level select register */
#define BCHP_RF4CE_CPU_UART_UARTIMSC             0x01452038 /* [RW] Interrupt mask set/clear register */
#define BCHP_RF4CE_CPU_UART_UARTRIS              0x0145203c /* [RO] Raw interrupt status register */
#define BCHP_RF4CE_CPU_UART_UARTMIS              0x01452040 /* [RO] Masked interrupt status register */
#define BCHP_RF4CE_CPU_UART_UARTICR              0x01452044 /* [WO] Interrupt clear register */
#define BCHP_RF4CE_CPU_UART_UARTDMACR            0x01452048 /* [RW] DMA control register */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID0        0x01452fe0 /* [RO] UARTPeriphID0 */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID1        0x01452fe4 /* [RO] UARTPeriphID1 */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID2        0x01452fe8 /* [RO] UARTPeriphID2 */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID3        0x01452fec /* [RO] UARTPeriphID3 */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID0         0x01452ff0 /* [RO] UARTPCellID0 */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID1         0x01452ff4 /* [RO] UARTPCellID1 */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID2         0x01452ff8 /* [RO] UARTPCellID2 */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID3         0x01452ffc /* [RO] UARTPCellID3 */

/***************************************************************************
 *UARTDR - Data register (12 or 8 bits)
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTDR :: reserved0 [31:12] */
#define BCHP_RF4CE_CPU_UART_UARTDR_reserved0_MASK                  0xfffff000
#define BCHP_RF4CE_CPU_UART_UARTDR_reserved0_SHIFT                 12

/* RF4CE_CPU_UART :: UARTDR :: UARTDR [11:00] */
#define BCHP_RF4CE_CPU_UART_UARTDR_UARTDR_MASK                     0x00000fff
#define BCHP_RF4CE_CPU_UART_UARTDR_UARTDR_SHIFT                    0
#define BCHP_RF4CE_CPU_UART_UARTDR_UARTDR_DEFAULT                  0x00000000

/***************************************************************************
 *UARTRSR - Receive status register/error clear register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTRSR :: reserved0 [31:04] */
#define BCHP_RF4CE_CPU_UART_UARTRSR_reserved0_MASK                 0xfffffff0
#define BCHP_RF4CE_CPU_UART_UARTRSR_reserved0_SHIFT                4

/* RF4CE_CPU_UART :: UARTRSR :: UARTRSR [03:00] */
#define BCHP_RF4CE_CPU_UART_UARTRSR_UARTRSR_MASK                   0x0000000f
#define BCHP_RF4CE_CPU_UART_UARTRSR_UARTRSR_SHIFT                  0
#define BCHP_RF4CE_CPU_UART_UARTRSR_UARTRSR_DEFAULT                0x00000000

/***************************************************************************
 *UARTFR - Flag register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTFR :: reserved0 [31:09] */
#define BCHP_RF4CE_CPU_UART_UARTFR_reserved0_MASK                  0xfffffe00
#define BCHP_RF4CE_CPU_UART_UARTFR_reserved0_SHIFT                 9

/* RF4CE_CPU_UART :: UARTFR :: UARTFR [08:00] */
#define BCHP_RF4CE_CPU_UART_UARTFR_UARTFR_MASK                     0x000001ff
#define BCHP_RF4CE_CPU_UART_UARTFR_UARTFR_SHIFT                    0
#define BCHP_RF4CE_CPU_UART_UARTFR_UARTFR_DEFAULT                  0x00000090

/***************************************************************************
 *UARTILPR - IrDA low-power counter register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTILPR :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTILPR_reserved0_MASK                0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTILPR_reserved0_SHIFT               8

/* RF4CE_CPU_UART :: UARTILPR :: UARTILPR [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTILPR_UARTILPR_MASK                 0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTILPR_UARTILPR_SHIFT                0
#define BCHP_RF4CE_CPU_UART_UARTILPR_UARTILPR_DEFAULT              0x00000000

/***************************************************************************
 *UARTIBRD - Integer baud rate register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTIBRD :: reserved0 [31:16] */
#define BCHP_RF4CE_CPU_UART_UARTIBRD_reserved0_MASK                0xffff0000
#define BCHP_RF4CE_CPU_UART_UARTIBRD_reserved0_SHIFT               16

/* RF4CE_CPU_UART :: UARTIBRD :: UARTIBRD [15:00] */
#define BCHP_RF4CE_CPU_UART_UARTIBRD_UARTIBRD_MASK                 0x0000ffff
#define BCHP_RF4CE_CPU_UART_UARTIBRD_UARTIBRD_SHIFT                0
#define BCHP_RF4CE_CPU_UART_UARTIBRD_UARTIBRD_DEFAULT              0x00000000

/***************************************************************************
 *UARTFBRD - Fractional baud rate register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTFBRD :: reserved0 [31:06] */
#define BCHP_RF4CE_CPU_UART_UARTFBRD_reserved0_MASK                0xffffffc0
#define BCHP_RF4CE_CPU_UART_UARTFBRD_reserved0_SHIFT               6

/* RF4CE_CPU_UART :: UARTFBRD :: UARTFBRD [05:00] */
#define BCHP_RF4CE_CPU_UART_UARTFBRD_UARTFBRD_MASK                 0x0000003f
#define BCHP_RF4CE_CPU_UART_UARTFBRD_UARTFBRD_SHIFT                0
#define BCHP_RF4CE_CPU_UART_UARTFBRD_UARTFBRD_DEFAULT              0x00000000

/***************************************************************************
 *UARTLCR_H - Line control register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTLCR_H :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTLCR_H_reserved0_MASK               0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTLCR_H_reserved0_SHIFT              8

/* RF4CE_CPU_UART :: UARTLCR_H :: UARTLCR_H [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTLCR_H_UARTLCR_H_MASK               0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTLCR_H_UARTLCR_H_SHIFT              0
#define BCHP_RF4CE_CPU_UART_UARTLCR_H_UARTLCR_H_DEFAULT            0x00000000

/***************************************************************************
 *UARTCR - Control register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTCR :: reserved0 [31:16] */
#define BCHP_RF4CE_CPU_UART_UARTCR_reserved0_MASK                  0xffff0000
#define BCHP_RF4CE_CPU_UART_UARTCR_reserved0_SHIFT                 16

/* RF4CE_CPU_UART :: UARTCR :: UARTCR [15:00] */
#define BCHP_RF4CE_CPU_UART_UARTCR_UARTCR_MASK                     0x0000ffff
#define BCHP_RF4CE_CPU_UART_UARTCR_UARTCR_SHIFT                    0
#define BCHP_RF4CE_CPU_UART_UARTCR_UARTCR_DEFAULT                  0x00000300

/***************************************************************************
 *UARTIFLS - Interrupt FIFO level select register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTIFLS :: reserved0 [31:06] */
#define BCHP_RF4CE_CPU_UART_UARTIFLS_reserved0_MASK                0xffffffc0
#define BCHP_RF4CE_CPU_UART_UARTIFLS_reserved0_SHIFT               6

/* RF4CE_CPU_UART :: UARTIFLS :: UARTIFLS [05:00] */
#define BCHP_RF4CE_CPU_UART_UARTIFLS_UARTIFLS_MASK                 0x0000003f
#define BCHP_RF4CE_CPU_UART_UARTIFLS_UARTIFLS_SHIFT                0
#define BCHP_RF4CE_CPU_UART_UARTIFLS_UARTIFLS_DEFAULT              0x00000012

/***************************************************************************
 *UARTIMSC - Interrupt mask set/clear register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTIMSC :: reserved0 [31:11] */
#define BCHP_RF4CE_CPU_UART_UARTIMSC_reserved0_MASK                0xfffff800
#define BCHP_RF4CE_CPU_UART_UARTIMSC_reserved0_SHIFT               11

/* RF4CE_CPU_UART :: UARTIMSC :: UARTIMSC [10:00] */
#define BCHP_RF4CE_CPU_UART_UARTIMSC_UARTIMSC_MASK                 0x000007ff
#define BCHP_RF4CE_CPU_UART_UARTIMSC_UARTIMSC_SHIFT                0
#define BCHP_RF4CE_CPU_UART_UARTIMSC_UARTIMSC_DEFAULT              0x00000000

/***************************************************************************
 *UARTRIS - Raw interrupt status register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTRIS :: reserved0 [31:11] */
#define BCHP_RF4CE_CPU_UART_UARTRIS_reserved0_MASK                 0xfffff800
#define BCHP_RF4CE_CPU_UART_UARTRIS_reserved0_SHIFT                11

/* RF4CE_CPU_UART :: UARTRIS :: UARTRIS [10:00] */
#define BCHP_RF4CE_CPU_UART_UARTRIS_UARTRIS_MASK                   0x000007ff
#define BCHP_RF4CE_CPU_UART_UARTRIS_UARTRIS_SHIFT                  0
#define BCHP_RF4CE_CPU_UART_UARTRIS_UARTRIS_DEFAULT                0x00000000

/***************************************************************************
 *UARTMIS - Masked interrupt status register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTMIS :: reserved0 [31:11] */
#define BCHP_RF4CE_CPU_UART_UARTMIS_reserved0_MASK                 0xfffff800
#define BCHP_RF4CE_CPU_UART_UARTMIS_reserved0_SHIFT                11

/* RF4CE_CPU_UART :: UARTMIS :: UARTMIS [10:00] */
#define BCHP_RF4CE_CPU_UART_UARTMIS_UARTMIS_MASK                   0x000007ff
#define BCHP_RF4CE_CPU_UART_UARTMIS_UARTMIS_SHIFT                  0
#define BCHP_RF4CE_CPU_UART_UARTMIS_UARTMIS_DEFAULT                0x00000000

/***************************************************************************
 *UARTICR - Interrupt clear register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTICR :: reserved0 [31:11] */
#define BCHP_RF4CE_CPU_UART_UARTICR_reserved0_MASK                 0xfffff800
#define BCHP_RF4CE_CPU_UART_UARTICR_reserved0_SHIFT                11

/* RF4CE_CPU_UART :: UARTICR :: UARTICR [10:00] */
#define BCHP_RF4CE_CPU_UART_UARTICR_UARTICR_MASK                   0x000007ff
#define BCHP_RF4CE_CPU_UART_UARTICR_UARTICR_SHIFT                  0

/***************************************************************************
 *UARTDMACR - DMA control register
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTDMACR :: reserved0 [31:03] */
#define BCHP_RF4CE_CPU_UART_UARTDMACR_reserved0_MASK               0xfffffff8
#define BCHP_RF4CE_CPU_UART_UARTDMACR_reserved0_SHIFT              3

/* RF4CE_CPU_UART :: UARTDMACR :: UARTDMACR [02:00] */
#define BCHP_RF4CE_CPU_UART_UARTDMACR_UARTDMACR_MASK               0x00000007
#define BCHP_RF4CE_CPU_UART_UARTDMACR_UARTDMACR_SHIFT              0
#define BCHP_RF4CE_CPU_UART_UARTDMACR_UARTDMACR_DEFAULT            0x00000000

/***************************************************************************
 *UARTPERIPHID0 - UARTPeriphID0
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPERIPHID0 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID0_reserved0_MASK           0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID0_reserved0_SHIFT          8

/* RF4CE_CPU_UART :: UARTPERIPHID0 :: UARTPERIPHID0 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID0_UARTPERIPHID0_MASK       0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID0_UARTPERIPHID0_SHIFT      0
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID0_UARTPERIPHID0_DEFAULT    0x00000011

/***************************************************************************
 *UARTPERIPHID1 - UARTPeriphID1
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPERIPHID1 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID1_reserved0_MASK           0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID1_reserved0_SHIFT          8

/* RF4CE_CPU_UART :: UARTPERIPHID1 :: UARTPERIPHID1 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID1_UARTPERIPHID1_MASK       0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID1_UARTPERIPHID1_SHIFT      0
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID1_UARTPERIPHID1_DEFAULT    0x00000010

/***************************************************************************
 *UARTPERIPHID2 - UARTPeriphID2
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPERIPHID2 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID2_reserved0_MASK           0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID2_reserved0_SHIFT          8

/* RF4CE_CPU_UART :: UARTPERIPHID2 :: UARTPERIPHID2 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID2_UARTPERIPHID2_MASK       0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID2_UARTPERIPHID2_SHIFT      0
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID2_UARTPERIPHID2_DEFAULT    0x00000014

/***************************************************************************
 *UARTPERIPHID3 - UARTPeriphID3
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPERIPHID3 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID3_reserved0_MASK           0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID3_reserved0_SHIFT          8

/* RF4CE_CPU_UART :: UARTPERIPHID3 :: UARTPERIPHID3 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID3_UARTPERIPHID3_MASK       0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID3_UARTPERIPHID3_SHIFT      0
#define BCHP_RF4CE_CPU_UART_UARTPERIPHID3_UARTPERIPHID3_DEFAULT    0x00000000

/***************************************************************************
 *UARTPCELLID0 - UARTPCellID0
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPCELLID0 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID0_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPCELLID0_reserved0_SHIFT           8

/* RF4CE_CPU_UART :: UARTPCELLID0 :: UARTPCELLID0 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID0_UARTPCELLID0_MASK         0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPCELLID0_UARTPCELLID0_SHIFT        0
#define BCHP_RF4CE_CPU_UART_UARTPCELLID0_UARTPCELLID0_DEFAULT      0x0000000d

/***************************************************************************
 *UARTPCELLID1 - UARTPCellID1
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPCELLID1 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID1_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPCELLID1_reserved0_SHIFT           8

/* RF4CE_CPU_UART :: UARTPCELLID1 :: UARTPCELLID1 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID1_UARTPCELLID1_MASK         0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPCELLID1_UARTPCELLID1_SHIFT        0
#define BCHP_RF4CE_CPU_UART_UARTPCELLID1_UARTPCELLID1_DEFAULT      0x000000f0

/***************************************************************************
 *UARTPCELLID2 - UARTPCellID2
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPCELLID2 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID2_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPCELLID2_reserved0_SHIFT           8

/* RF4CE_CPU_UART :: UARTPCELLID2 :: UARTPCELLID2 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID2_UARTPCELLID2_MASK         0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPCELLID2_UARTPCELLID2_SHIFT        0
#define BCHP_RF4CE_CPU_UART_UARTPCELLID2_UARTPCELLID2_DEFAULT      0x00000005

/***************************************************************************
 *UARTPCELLID3 - UARTPCellID3
 ***************************************************************************/
/* RF4CE_CPU_UART :: UARTPCELLID3 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID3_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_UART_UARTPCELLID3_reserved0_SHIFT           8

/* RF4CE_CPU_UART :: UARTPCELLID3 :: UARTPCELLID3 [07:00] */
#define BCHP_RF4CE_CPU_UART_UARTPCELLID3_UARTPCELLID3_MASK         0x000000ff
#define BCHP_RF4CE_CPU_UART_UARTPCELLID3_UARTPCELLID3_SHIFT        0
#define BCHP_RF4CE_CPU_UART_UARTPCELLID3_UARTPCELLID3_DEFAULT      0x000000b1

#endif /* #ifndef BCHP_RF4CE_CPU_UART_H__ */

/* End of File */
