$date
	Wed Oct 09 15:14:58 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exper1_1 $end
$scope module e1_2 $end
$var wire 1 ! a $end
$var wire 1 " a1 $end
$var wire 1 # a2 $end
$var wire 1 $ a_ $end
$var wire 1 % b $end
$var wire 1 & b1 $end
$var wire 1 ' b2 $end
$var wire 1 ( b_ $end
$var wire 1 ) c $end
$var wire 1 * c_ $end
$var wire 1 + out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
1)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#5
1(
0"
0%
#10
0(
1"
1%
#15
0"
1+
0$
1'
1!
#20
1"
0+
1$
0'
0!
#25
1+
1#
1*
0&
0)
#30
0+
0#
0*
1&
1)
#35
