IN = 1 OUT = 0 COMPARE = 0
IN = 0 OUT = 1 COMPARE = 1
IN = 1 OUT = 1 COMPARE = 0
IN = 1 OUT = 0 COMPARE = 0
IN = 0 OUT = 1 COMPARE = 0
IN = 1 OUT = 1 COMPARE = 0
IN = 1 OUT = 0 COMPARE = 0
IN = 0 OUT = 1 COMPARE = 0
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed

C:\Users\TAlars\Documents\vivado_projects_tests\fpgaTOspace\HLS\prbs_7_taps\solution1\sim\verilog>set PATH= 

C:\Users\TAlars\Documents\vivado_projects_tests\fpgaTOspace\HLS\prbs_7_taps\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_main_func_top glbl -Oenable_linking_all_libraries  -prj main_func.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s main_func -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_main_func_top glbl -Oenable_linking_all_libraries -prj main_func.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s main_func -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/main_func.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_main_func_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/main_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/main_func_first_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_first_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/main_func_second_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_func_second_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.main_func_first_func
Compiling module xil_defaultlib.main_func_second_func
Compiling module xil_defaultlib.main_func
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_main_func_top
Compiling module work.glbl
Built simulation snapshot main_func

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/main_func/xsim_script.tcl
# xsim {main_func} -view {{main_func_dataflow_ana.wcfg}} -tclbatch {main_func.tcl} -protoinst {main_func.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file main_func.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_main_func_top/AESL_inst_main_func/call_ret_second_func_fu_65/call_ret_second_func_fu_65_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_main_func_top/AESL_inst_main_func/out_func1_first_func_fu_58/out_func1_first_func_fu_58_activity
Time resolution is 1 ps
open_wave_config main_func_dataflow_ana.wcfg
source main_func.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_main_func_top/AESL_inst_main_func/compare -into $return_group -radix hex
## add_wave /apatb_main_func_top/AESL_inst_main_func/out_r -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_main_func_top/AESL_inst_main_func/in_r -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_main_func_top/AESL_inst_main_func/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_main_func_top/AESL_inst_main_func/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_main_func_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_main_func_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_main_func_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_main_func_top/LENGTH_compare -into $tb_portdepth_group -radix hex
## add_wave /apatb_main_func_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_main_func_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_main_func_top/compare -into $tb_return_group -radix hex
## add_wave /apatb_main_func_top/out_r -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_main_func_top/in_r -into $tb_return_group -radix hex
## save_wave_config main_func.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 29 [n/a] @ "125000"
// RTL Simulation : 1 / 29 [n/a] @ "145000"
// RTL Simulation : 2 / 29 [n/a] @ "155000"
// RTL Simulation : 3 / 29 [n/a] @ "165000"
// RTL Simulation : 4 / 29 [n/a] @ "175000"
// RTL Simulation : 5 / 29 [n/a] @ "185000"
// RTL Simulation : 6 / 29 [n/a] @ "195000"
// RTL Simulation : 7 / 29 [n/a] @ "205000"
// RTL Simulation : 8 / 29 [n/a] @ "215000"
// RTL Simulation : 9 / 29 [n/a] @ "225000"
// RTL Simulation : 10 / 29 [n/a] @ "235000"
// RTL Simulation : 11 / 29 [n/a] @ "245000"
// RTL Simulation : 12 / 29 [n/a] @ "255000"
// RTL Simulation : 13 / 29 [n/a] @ "265000"
// RTL Simulation : 14 / 29 [n/a] @ "275000"
// RTL Simulation : 15 / 29 [n/a] @ "285000"
// RTL Simulation : 16 / 29 [n/a] @ "295000"
// RTL Simulation : 17 / 29 [n/a] @ "305000"
// RTL Simulation : 18 / 29 [n/a] @ "315000"
// RTL Simulation : 19 / 29 [n/a] @ "325000"
// RTL Simulation : 20 / 29 [n/a] @ "335000"
// RTL Simulation : 21 / 29 [n/a] @ "345000"
// RTL Simulation : 22 / 29 [n/a] @ "355000"
// RTL Simulation : 23 / 29 [n/a] @ "365000"
// RTL Simulation : 24 / 29 [n/a] @ "375000"
// RTL Simulation : 25 / 29 [n/a] @ "385000"
// RTL Simulation : 26 / 29 [n/a] @ "395000"
// RTL Simulation : 27 / 29 [n/a] @ "405000"
// RTL Simulation : 28 / 29 [n/a] @ "415000"
// RTL Simulation : 29 / 29 [n/a] @ "425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 475 ns : File "C:/Users/TAlars/Documents/vivado_projects_tests/fpgaTOspace/HLS/prbs_7_taps/solution1/sim/verilog/main_func.autotb.v" Line 299
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct  9 09:39:20 2024...
IN = 1 OUT = 1 COMPARE = 1
IN = 1 OUT = 1 COMPARE = 1
IN = 1 OUT = 0 COMPARE = 0
IN = 0 OUT = 1 COMPARE = 0
IN = 1 OUT = 1 COMPARE = 0
IN = 1 OUT = 0 COMPARE = 0
IN = 0 OUT = 1 COMPARE = 0
IN = 1 OUT = 1 COMPARE = 0
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 0 COMPARE = 0
Test passed
IN = 0 OUT = 1 COMPARE = 0
Test passed
IN = 1 OUT = 1 COMPARE = 0
Test passed
