###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sun May 28 19:33:26 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                          0        0.000        0.000
Inverters                      176     1507.836      176.802
Integrated Clock Gates          31      197.978       21.678
Non-Integrated Clock Gates       0        0.000        0.000
Clock Logic                     37      102.674       32.840
All                            244     1808.489      231.320
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     23854.954
Leaf      46739.634
Total     70594.588
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      22217.840
Leaf       31082.226
Total      53300.066
-----------------------


Clock DAG capacitances:
=======================

------------------------------------------
Type     Gate        Wire        Total
------------------------------------------
Top         0.000       0.000        0.000
Trunk     217.652    2266.653     2484.304
Leaf     3798.404    4220.607     8019.011
Total    4016.055    6487.260    10503.316
------------------------------------------


Clock DAG sink capacitances:
============================

------------------------------------------------------------
Count    Total       Average    Std. Dev.    Min      Max
------------------------------------------------------------
5228     3784.056     0.724       0.734      0.000    10.000
------------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.075       1       0.054       0.000      0.054    0.054    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                        -
Trunk       0.137       1       0.082       0.000      0.082    0.082    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}                                        -
Trunk       0.138       1       0.037       0.000      0.037    0.037    {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}                                        -
Trunk       0.145      66       0.065       0.017      0.041    0.106    {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                       -
Trunk       0.177       5       0.105       0.044      0.062    0.171    {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}                                        -
Trunk       0.180       4       0.056       0.001      0.055    0.057    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
Trunk       0.184       4       0.149       0.032      0.113    0.179    {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}                                        -
Trunk       0.185       9       0.086       0.022      0.059    0.123    {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                        -
Trunk       0.209       3       0.070       0.012      0.056    0.078    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
Trunk       0.300      38       0.227       0.058      0.000    0.376    {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns}     {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
Leaf        0.110       4       0.082       0.018      0.069    0.109    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}                                        -
Leaf        0.130      12       0.101       0.012      0.077    0.114    {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}                                        -
Leaf        0.140       1       0.119       0.000      0.119    0.119    {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}                                        -
Leaf        0.145      39       0.086       0.016      0.041    0.108    {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
Leaf        0.180       2       0.100       0.002      0.099    0.101    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
Leaf        0.185      58       0.121       0.015      0.062    0.140    {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                       -
Leaf        0.300       2       0.278       0.014      0.268    0.288    {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}                                        -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
IBUFFX32_RVT    inverter      69      806.653
IBUFFX16_LVT    inverter     105      693.813
IBUFFX8_HVT     inverter       1        4.320
IBUFFX4_HVT     inverter       1        3.050
CGLNPRX8_LVT    icg            4       31.514
CGLPPRX8_LVT    icg            4       29.481
CGLPPRX2_LVT    icg            6       35.072
CGLNPRX2_LVT    icg            5       31.768
CGLPPRX2_HVT    icg           12       70.144
LSUPX8_LVT      logic          1       11.182
AO21X1_LVT      logic          3        7.624
AO21X1_RVT      logic          1        2.541
AO22X1_HVT      logic         32       81.326
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max       Max          Standard   Wire      Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length    Source-sink  cell area  cap       cap       
                               Cells  Fanout    Fanout  (um)      Resistance   (um^2)     (fF)      (fF)      
                                                                  (Ohms)                                      
-----------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK       2     0     11     1        4      100     647.246   10825.9      109.282    383.498   283.249  pclk
SDRAM_CLK     3     0    108    33       32      100    1115.19    20034.1      993.957   4184.145  2342.797  sdram_clk
SYS_2x_CLK   22     0     41     3       17      100     619.667    8866.64     562.421   1785.241  1364.586  sys_2x_clk
SYS_CLK       5     0     31     1        9      100     619.667    8866.64     360.630   1403.593  1201.047  I_CLOCKING/sys_clk_in_reg/Q
ate_clk      27     0    158    37       32      100    1115.19    20034.1     1608.732   5729.253  3971.883  ate_clk
-----------------------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK          0             0             0            0           0          0        394        0       0      0         0         0
SDRAM_CLK        0             0            34            0           0          0       1481     1375       4      0         0        34
SYS_2x_CLK       0             0             0            0           0          0       1868        0      60      0         0         0
SYS_CLK          0             0             0            0           0          0       1672        0      52      0         0         0
ate_clk          0             0             0            0           0          0       3715     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max       Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length    Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)      Resistance   (um^2)     (fF)      (fF)
                                                                         (Ohms)                            
-------------------------------------------------------------------------------------------------------------------
 31     0    176    37       32      1.8855    100    44.5932  1115.187   2003.405    1808.489   6487.260  4016.055
-------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            34            0           0          0       3747     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    2.432   203.084  1115.187  212.853
Source-sink manhattan distance (um)   2.584   198.411  1008.216  211.162
Source-sink resistance (Ohm)          3.579   287.838  2003.405  337.296
------------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.075       1       0.054       0.000      0.054    0.054    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                        -
Trunk       0.137       1       0.082       0.000      0.082    0.082    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}                                        -
Trunk       0.138       1       0.037       0.000      0.037    0.037    {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}                                        -
Trunk       0.145      66       0.065       0.017      0.041    0.106    {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                       -
Trunk       0.177       5       0.105       0.044      0.062    0.171    {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}                                        -
Trunk       0.180       4       0.056       0.001      0.055    0.057    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
Trunk       0.184       4       0.149       0.032      0.113    0.179    {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}                                        -
Trunk       0.185       9       0.086       0.022      0.059    0.123    {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                        -
Trunk       0.209       3       0.070       0.012      0.056    0.078    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
Trunk       0.300      37       0.233       0.045      0.137    0.376    {5 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns}     {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
Leaf        0.110       4       0.082       0.018      0.069    0.109    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}                                        -
Leaf        0.130      12       0.101       0.012      0.077    0.114    {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}                                        -
Leaf        0.140       1       0.119       0.000      0.119    0.119    {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}                                        -
Leaf        0.145      39       0.086       0.016      0.041    0.108    {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
Leaf        0.180       2       0.100       0.002      0.099    0.101    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
Leaf        0.185      58       0.121       0.015      0.062    0.140    {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                       -
Leaf        0.300       2       0.278       0.014      0.268    0.288    {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}                                        -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
PCI_CLK             0                 0               0             0            0
SDRAM_CLK           0                 0               0             0            2
SYS_2x_CLK          0                 0               0             0            0
SYS_CLK             0                 0               0             0            0
ate_clk             0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            2
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 2 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 2 violating pins:
=====================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------
Half corner              Violation  Slew    Slew      Dont   Ideal  Target    Pin
                         amount     target  achieved  touch  net?   source    
                                                      net?                    
-------------------------------------------------------------------------------------------------------------
worst_corner:setup.late    0.076    0.300    0.376    N      N      explicit  CTS_cmf_inv_02332/A
worst_corner:setup.late    0.076    0.300    0.376    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
-------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK     worst_corner:setup.early     0.128          0.110         0.126          0.136      ignored          -      ignored          -
PCI_CLK     worst_corner:setup.late      0.139          0.117         0.128          0.139      explicit      0.300     explicit      0.300
PCI_CLK     best_corner:hold.early       0.044          0.044         0.032          0.031      ignored          -      ignored          -
PCI_CLK     best_corner:hold.late        0.046          0.046         0.032          0.031      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.early     0.179          0.165         0.336          0.295      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.late      0.182          0.165         0.376          0.319      explicit      0.300     explicit     *0.300
SDRAM_CLK   best_corner:hold.early       0.101          0.101         0.151          0.152      ignored          -      ignored          -
SDRAM_CLK   best_corner:hold.late        0.101          0.101         0.165          0.165      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.early     0.259          0.183         0.152          0.174      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.late      0.288          0.191         0.173          0.174      explicit      0.300     explicit      0.300
SYS_2x_CLK  best_corner:hold.early       0.096          0.058         0.033          0.038      ignored          -      ignored          -
SYS_2x_CLK  best_corner:hold.late        0.102          0.059         0.033          0.038      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.early     0.259          0.183         0.152          0.174      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.late      0.288          0.191         0.152          0.174      explicit      0.300     explicit      0.300
SYS_CLK     best_corner:hold.early       0.096          0.050         0.033          0.038      ignored          -      ignored          -
SYS_CLK     best_corner:hold.late        0.102          0.053         0.033          0.038      ignored          -      ignored          -
ate_clk     worst_corner:setup.early     0.259          0.183         0.336          0.295      ignored          -      ignored          -
ate_clk     worst_corner:setup.late      0.288          0.191         0.376          0.319      explicit      0.300     explicit     *0.300
ate_clk     best_corner:hold.early       0.101          0.101         0.151          0.152      ignored          -      ignored          -
ate_clk     best_corner:hold.late        0.102          0.101         0.165          0.165      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.076        0.000        -17.159       -6.711       0.038       0.038       0.054       0.076
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

----------------------------------------------
Driving node                     Overslew (ns)
----------------------------------------------
I_SDRAM_TOP/I_SDRAM_IF/U13010        0.076
A1e6c8                               0.000
----------------------------------------------

Top Underslews:

---------------------------------------------------------------------------
Driving node                                                 Underslew (ns)
---------------------------------------------------------------------------
SYS_2x_CLK                                                       -0.163
PCI_CLK                                                          -0.161
SDRAM_CLK                                                        -0.157
I_CLOCKING/occ_int1/U1                                           -0.153
ate_clk                                                          -0.141
occ_int2/U1                                                      -0.133
occ_int2/U2                                                      -0.132
occ_int2/U3                                                      -0.127
CTS_ccl_a_inv_00408                                              -0.126
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch        -0.125
---------------------------------------------------------------------------

