vendor_name = ModelSim
source_file = 1, /home/morgan/git/IL2203/Lab1/full_adder.vhd
source_file = 1, /home/morgan/git/IL2203/Lab1/ripple_carry_adder.vhd
source_file = 1, /home/morgan/git/IL2203/Lab1/test_ripple_carry_adder.vhd
source_file = 1, /home/morgan/git/IL2203/Lab1/db/Lab1.cbx.xml
source_file = 1, /home/morgan/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/morgan/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/morgan/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/morgan/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder
instance = comp, \a~I\, a, full_adder, 1
instance = comp, \b~I\, b, full_adder, 1
instance = comp, \cin~I\, cin, full_adder, 1
instance = comp, \sum~0\, sum~0, full_adder, 1
instance = comp, \cout~0\, cout~0, full_adder, 1
instance = comp, \sum~I\, sum, full_adder, 1
instance = comp, \cout~I\, cout, full_adder, 1
