{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732405315159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732405315162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 18:41:54 2024 " "Processing started: Sat Nov 23 18:41:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732405315162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732405315162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newscore -c newscore " "Command: quartus_map --read_settings_files=on --write_settings_files=off newscore -c newscore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732405315162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732405315766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732405315766 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "newscore.v(43) " "Verilog HDL information at newscore.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "newscore.v" "" { Text "//VSRV2/C.Homes\$/mathu134/Documents/ece241/project/newscore/newscore.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732405322540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newscore.v 2 2 " "Found 2 design units, including 2 entities, in source file newscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 newscore " "Found entity 1: newscore" {  } { { "newscore.v" "" { Text "//VSRV2/C.Homes\$/mathu134/Documents/ece241/project/newscore/newscore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732405322586 ""} { "Info" "ISGN_ENTITY_NAME" "2 scunt " "Found entity 2: scunt" {  } { { "newscore.v" "" { Text "//VSRV2/C.Homes\$/mathu134/Documents/ece241/project/newscore/newscore.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732405322586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732405322586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 newscore_tb " "Found entity 1: newscore_tb" {  } { { "testbench.v" "" { Text "//VSRV2/C.Homes\$/mathu134/Documents/ece241/project/newscore/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732405322758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732405322758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "newscore " "Elaborating entity \"newscore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732405322826 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/ece241/project/newscore/db/newscore.(0).cnf.cdb.wrk " "Can't find database file /ece241/project/newscore/db/newscore.(0).cnf.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732405322873 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/ece241/project/newscore/db/newscore.(0).cnf.cdb.wrk " "Can't find database file /ece241/project/newscore/db/newscore.(0).cnf.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732405323853 ""}
