

================================================================
== Vivado HLS Report for 'exp_16_8_s'
================================================================
* Date:           Mon Jan  7 16:14:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.650|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      2|       0|    279|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      61|     32|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        0|      -|     401|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     462|    407|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |exp_x_msb_2_m_1_tabl_U  |exp_16_8_s_exp_x_g8j  |        0|  25|  13|    32|   25|     1|          800|
    |exp_x_msb_1_table_U     |exp_16_8_s_exp_x_hbi  |        0|  25|  13|    32|   25|     1|          800|
    |f_x_lsb_table_U         |exp_16_8_s_f_x_lsfYi  |        0|  11|   6|    32|   11|     1|          352|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                      |        0|  61|  32|    96|   61|     3|         1952|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |r_V_3_fu_340_p2              |     *    |      1|  0|  47|          25|          18|
    |r_V_4_fu_399_p2              |     *    |      1|  0|  47|          25|          25|
    |p_Val2_2_fu_428_p2           |     +    |      0|  0|  32|          25|          25|
    |p_Val2_6_fu_378_p2           |     +    |      0|  0|  27|          20|          20|
    |p_Val2_s_fu_388_p2           |     +    |      0|  0|  32|          25|          25|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_247_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_241_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_s_fu_235_p2              |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_313_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_295_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_307_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp4_fu_301_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp5_fu_481_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp6_fu_487_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_493_p2              |    or    |      0|  0|   2|           1|           1|
    |ap_return                    |  select  |      0|  0|  16|           1|          15|
    |p_Val2_3_fu_442_p3           |  select  |      0|  0|  22|           1|          22|
    |p_cast_fu_420_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |not_1_fu_201_p2              |    xor   |      0|  0|   2|           1|           1|
    |not_2_fu_215_p2              |    xor   |      0|  0|   2|           1|           1|
    |not_3_fu_229_p2              |    xor   |      0|  0|   2|           1|           1|
    |not_Result_s_fu_415_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_s_fu_187_p2              |    xor   |      0|  0|   2|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      2|  0| 279|         154|         184|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |f_x_lsb_V_reg_549                 |  11|   0|   11|          0|
    |f_x_lsb_V_reg_549_pp0_iter2_reg   |  11|   0|   11|          0|
    |p_Result_s_reg_523                |   4|   0|    4|          0|
    |p_Result_s_reg_523_pp0_iter1_reg  |   4|   0|    4|          0|
    |p_Val2_10_reg_576                 |  25|   0|   25|          0|
    |p_Val2_10_reg_576_pp0_iter4_reg   |  25|   0|   25|          0|
    |p_Val2_1_reg_582                  |  25|   0|   25|          0|
    |p_Val2_4_reg_561                  |  19|   0|   19|          0|
    |p_Val2_8_reg_555                  |  25|   0|   25|          0|
    |p_Val2_8_reg_555_pp0_iter2_reg    |  25|   0|   25|          0|
    |p_Val2_s_reg_571                  |  25|   0|   25|          0|
    |sel_tmp_reg_544                   |   1|   0|    1|          0|
    |tmp_13_reg_517                    |   1|   0|    1|          0|
    |tmp_18_reg_528                    |   2|   0|    2|          0|
    |sel_tmp_reg_544                   |  64|  32|    1|          0|
    |tmp_13_reg_517                    |  64|  32|    1|          0|
    |tmp_18_reg_528                    |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 401|  96|  213|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  exp<16, 8>  | return value |
|ap_return  | out |   16| ap_ctrl_hs |  exp<16, 8>  | return value |
|x_V        |  in |   16|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

