
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.93

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.20    1.52    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.52    0.00    1.85 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.46    0.46   library removal time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: memory[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 v _733_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _733_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _094_ (net)
                  0.06    0.00    0.39 v memory[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ memory[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.20    1.52    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.52    0.00    1.85 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.48    9.52   library recovery time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.07    0.29    0.56    0.56 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fill_level[2] (net)
                  0.29    0.00    0.56 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.07    0.28    0.22    0.77 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.28    0.00    0.77 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     6    0.07    0.53    0.37    1.14 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _154_ (net)
                  0.53    0.00    1.14 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.10    0.22    0.13    1.28 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _395_ (net)
                  0.22    0.00    1.28 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.30    1.58 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _391_ (net)
                  0.17    0.00    1.58 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.03    0.16    0.13    1.71 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.16    0.00    1.71 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.37    2.08 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.14    0.00    2.08 v _812_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.21    2.28 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _378_ (net)
                  0.08    0.00    2.28 v _813_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.27    0.21    2.49 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _379_ (net)
                  0.27    0.00    2.49 ^ _814_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.26    2.75 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _380_ (net)
                  0.07    0.00    2.75 v _815_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    2.95 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    2.95 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.95   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.20    1.52    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.52    0.00    1.85 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.48    9.52   library recovery time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.07    0.29    0.56    0.56 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fill_level[2] (net)
                  0.29    0.00    0.56 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.07    0.28    0.22    0.77 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.28    0.00    0.77 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     6    0.07    0.53    0.37    1.14 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _154_ (net)
                  0.53    0.00    1.14 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.10    0.22    0.13    1.28 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _395_ (net)
                  0.22    0.00    1.28 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.30    1.58 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _391_ (net)
                  0.17    0.00    1.58 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.03    0.16    0.13    1.71 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.16    0.00    1.71 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.37    2.08 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.14    0.00    2.08 v _812_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.21    2.28 v _812_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _378_ (net)
                  0.08    0.00    2.28 v _813_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.27    0.21    2.49 ^ _813_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _379_ (net)
                  0.27    0.00    2.49 ^ _814_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.26    2.75 v _814_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _380_ (net)
                  0.07    0.00    2.75 v _815_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    2.95 v _815_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    2.95 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.95   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.65e-02   4.69e-03   8.80e-08   3.12e-02  46.7%
Combinational          2.60e-02   9.54e-03   9.72e-08   3.56e-02  53.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.26e-02   1.42e-02   1.85e-07   6.68e-02 100.0%
                          78.7%      21.3%       0.0%
