# system info dds on 2019.10.10.09:48:08
system_info:
name,value
DEVICE,5AGXMA7G4F31C4
DEVICE_FAMILY,Arria V
GENERATION_ID,1570689924
#
#
# Files generated for dds on 2019.10.10.09:48:08
files:
filepath,kind,attributes,module,is_top
simulation/dds.v,VERILOG,,dds,true
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cordic_axor_1p_lpm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cordic_axor_1p_lpm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/dop_reg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/dop_reg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cord_seg_sel.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cord_seg_sel.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cord_init.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cord_init.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cord_2c.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cord_2c.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cord_fs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cord_fs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cordic_zxor_1p_lpm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cordic_zxor_1p_lpm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/asj_crd_par.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/asj_crd_par.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/mentor/cordic_sxor_1p_lpm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/aldec/cordic_sxor_1p_lpm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_nco_ii_0,false
simulation/submodules/dds_nco_ii_0.v,VERILOG,,dds_nco_ii_0,false
simulation/submodules/dds_nco_ii_0_tb.vhd,OTHER,,dds_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,dds_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,dds_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,dds_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dds.nco_ii_0,dds_nco_ii_0
