{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528166494987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528166494992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  4 23:41:34 2018 " "Processing started: Mon Jun  4 23:41:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528166494992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166494992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coffee_machine -c coffee_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off coffee_machine -c coffee_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166494992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528166495287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528166495287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa registradora/zbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caixa registradora/zbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zbuffer-rt1 " "Found design unit 1: zbuffer-rt1" {  } { { "caixa registradora/zbuffer.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/zbuffer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503620 ""} { "Info" "ISGN_ENTITY_NAME" "1 zbuffer " "Found entity 1: zbuffer" {  } { { "caixa registradora/zbuffer.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/zbuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa registradora/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caixa registradora/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-structural " "Found design unit 1: register_bank-structural" {  } { { "caixa registradora/register_bank.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/register_bank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503621 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "caixa registradora/register_bank.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/register_bank.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa registradora/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caixa registradora/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "caixa registradora/reg.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503623 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "caixa registradora/reg.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa registradora/dec3_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caixa registradora/dec3_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3_to_8-rt1 " "Found design unit 1: dec3_to_8-rt1" {  } { { "caixa registradora/dec3_to_8.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/dec3_to_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503624 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3_to_8 " "Found entity 1: dec3_to_8" {  } { { "caixa registradora/dec3_to_8.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa registradora/dec3_to_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503624 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" UC.vhd(28) " "VHDL syntax error at UC.vhd(28) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" UC.vhd(43) " "VHDL syntax error at UC.vhd(43) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" UC.vhd(56) " "VHDL syntax error at UC.vhd(56) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" UC.vhd(91) " "VHDL syntax error at UC.vhd(91) near text \":\";  expecting \")\", or \",\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" UC.vhd(101) " "VHDL syntax error at UC.vhd(101) near text \":\";  expecting \")\", or \",\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"proximo_estado\";  expecting \"then\" UC.vhd(115) " "VHDL syntax error at UC.vhd(115) near text \"proximo_estado\";  expecting \"then\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" UC.vhd(117) " "VHDL syntax error at UC.vhd(117) near text \"if\";  expecting \"case\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"proximo_estado\";  expecting \"then\" UC.vhd(121) " "VHDL syntax error at UC.vhd(121) near text \"proximo_estado\";  expecting \"then\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" UC.vhd(123) " "VHDL syntax error at UC.vhd(123) near text \"if\";  expecting \"case\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" UC.vhd(139) " "VHDL syntax error at UC.vhd(139) near text \"process\";  expecting \"case\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503625 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement UC.vhd(180) " "VHDL syntax error at UC.vhd(180) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503626 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" UC.vhd(182) " "VHDL syntax error at UC.vhd(182) near text \"if\";  expecting \"case\"" {  } { { "UC/UC.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/UC/UC.vhd" 182 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.vhd 0 0 " "Found 0 design units, including 0 entities, in source file UC/UC.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503626 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" kbd_alphanum_board.vhd(11) " "VHDL syntax error at kbd_alphanum_board.vhd(11) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "teclado/kbd_alphanum_board.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbd_alphanum_board.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503626 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" kbd_alphanum_board.vhd(22) " "VHDL syntax error at kbd_alphanum_board.vhd(22) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "teclado/kbd_alphanum_board.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbd_alphanum_board.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503626 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"begin\", or a declaration statement kbd_alphanum_board.vhd(29) " "VHDL syntax error at kbd_alphanum_board.vhd(29) near text \"port\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "teclado/kbd_alphanum_board.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbd_alphanum_board.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503627 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "kbd_alphanum_board kbd_alphanum_board.vhd(73) " "VHDL syntax error at kbd_alphanum_board.vhd(73): name used in construct must match previously specified name \"kbd_alphanum_board\"" {  } { { "teclado/kbd_alphanum_board.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbd_alphanum_board.vhd" 73 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528166503651 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "kbd_alphanum_board kbd_alphanum_board.vhd(4) " "Ignored construct kbd_alphanum_board at kbd_alphanum_board.vhd(4) due to previous errors" {  } { { "teclado/kbd_alphanum_board.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbd_alphanum_board.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1528166503651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado/kbd_alphanum_board.vhd 0 0 " "Found 0 design units, including 0 entities, in source file teclado/kbd_alphanum_board.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503652 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" teclado.vhd(11) " "VHDL syntax error at teclado.vhd(11) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "teclado/teclado.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/teclado.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado/teclado.vhd 0 0 " "Found 0 design units, including 0 entities, in source file teclado/teclado.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "teclado/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503656 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "teclado/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado/kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado/kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "teclado/kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503658 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "teclado/kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/teclado/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503658 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/clk_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528166503658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503658 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" bico_cafe.vhd(9) " "VHDL syntax error at bico_cafe.vhd(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "bicos/bico_cafe.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/bicos/bico_cafe.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bicos/bico_cafe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bicos/bico_cafe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503660 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" contador.vhd(9) " "VHDL syntax error at contador.vhd(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "contador.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/contador.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503660 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"std_logic\";  expecting \":\", or \",\" contador.vhd(15) " "VHDL syntax error at contador.vhd(15) near text \"std_logic\";  expecting \":\", or \",\"" {  } { { "contador.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/contador.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" caixa-registradora.vhd(9) " "VHDL syntax error at caixa-registradora.vhd(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_cents caixa-registradora.vhd(14) " "VHDL syntax error at caixa-registradora.vhd(14): _cents is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 14 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"10\";  expecting an identifier caixa-registradora.vhd(15) " "VHDL syntax error at caixa-registradora.vhd(15) near text \"10\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_cents caixa-registradora.vhd(15) " "VHDL syntax error at caixa-registradora.vhd(15): _cents is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 15 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"25\";  expecting an identifier caixa-registradora.vhd(16) " "VHDL syntax error at caixa-registradora.vhd(16) near text \"25\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_cents caixa-registradora.vhd(16) " "VHDL syntax error at caixa-registradora.vhd(16): _cents is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 16 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"50\";  expecting an identifier caixa-registradora.vhd(17) " "VHDL syntax error at caixa-registradora.vhd(17) near text \"50\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_cents caixa-registradora.vhd(17) " "VHDL syntax error at caixa-registradora.vhd(17): _cents is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 17 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting an identifier caixa-registradora.vhd(18) " "VHDL syntax error at caixa-registradora.vhd(18) near text \"1\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_real caixa-registradora.vhd(18) " "VHDL syntax error at caixa-registradora.vhd(18): _real is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 18 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"2\";  expecting an identifier caixa-registradora.vhd(19) " "VHDL syntax error at caixa-registradora.vhd(19) near text \"2\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_real caixa-registradora.vhd(19) " "VHDL syntax error at caixa-registradora.vhd(19): _real is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 19 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"5\";  expecting an identifier caixa-registradora.vhd(20) " "VHDL syntax error at caixa-registradora.vhd(20) near text \"5\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_real caixa-registradora.vhd(20) " "VHDL syntax error at caixa-registradora.vhd(20): _real is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 20 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"10\";  expecting an identifier caixa-registradora.vhd(21) " "VHDL syntax error at caixa-registradora.vhd(21) near text \"10\";  expecting an identifier" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_real caixa-registradora.vhd(21) " "VHDL syntax error at caixa-registradora.vhd(21): _real is an illegal identifier in VHDL" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 21 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" caixa-registradora.vhd(24) " "VHDL syntax error at caixa-registradora.vhd(24) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" caixa-registradora.vhd(28) " "VHDL syntax error at caixa-registradora.vhd(28) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "caixa-registradora.vhd" "" { Text "/home/ec2016/ra183303/Documents/sircuitos/lab10/lab10meu/CAFe/caixa-registradora.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa-registradora.vhd 0 0 " "Found 0 design units, including 0 entities, in source file caixa-registradora.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503662 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 39 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 39 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1133 " "Peak virtual memory: 1133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528166503809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  4 23:41:43 2018 " "Processing ended: Mon Jun  4 23:41:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528166503809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528166503809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528166503809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528166503809 ""}
