// Seed: 4264438143
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output wor id_2,
    output wire id_3
    , id_5
);
  assign id_5 = -1;
  wire id_6;
  ;
  assign module_1.id_9 = 0;
  assign id_0 = -1 && id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_4 = 32'd74
) (
    output wire id_0,
    input tri _id_1,
    output tri id_2,
    input tri0 id_3,
    output wire _id_4,
    input wand id_5,
    input wand id_6,
    input wand id_7,
    input supply0 id_8
    , id_13,
    output supply1 id_9,
    input wand id_10,
    output wand id_11
);
  logic [~  id_4 : id_1] id_14;
  ;
  wire id_15;
  assign id_13[-1] = id_7 == 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_2
  );
  initial
    if (-1'b0)
      #1
        if (1) begin : LABEL_0
          id_14 <= "";
        end
endmodule
