{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479450294736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479450294737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 00:24:54 2016 " "Processing started: Fri Nov 18 00:24:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479450294737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479450294737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479450294737 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1479450294814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479450294967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479450295029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479450295029 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_87o1 " "Entity dcfifo_87o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295501 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295501 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1479450295501 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1479450295501 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1479450295512 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port KEY\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port KEY\[0\] is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk\} -max 3 \[all_inputs\] " "set_output_delay -clock \{clk\} -max 3 \[all_inputs\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295514 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295514 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port CLOCK_50 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port CLOCK_50 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port KEY\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port KEY\[2\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port KEY\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port KEY\[3\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port KEY\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port KEY\[1\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[10\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[10\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[2\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[9\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[9\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[1\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[14\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[14\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[6\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[13\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[13\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[5\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[12\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[12\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[4\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[3\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[11\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[11\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[15\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[15\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[7\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[0\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[8\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[8\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port CLOCK_27 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port CLOCK_27 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port EXT_CLOCK is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port EXT_CLOCK is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[16\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[16\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port SW\[17\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port SW\[17\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port UART_RXD is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port UART_RXD is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port IRDA_RXD is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port IRDA_RXD is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port OTG_INT0 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port OTG_INT0 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port OTG_INT1 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port OTG_INT1 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ0 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ0 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ1 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ1 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TDI is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TDI is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TCK is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TCK is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TCS is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TCS is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port PS2_DAT is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port PS2_DAT is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port PS2_CLK is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port PS2_CLK is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port ENET_INT is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port ENET_INT is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port AUD_ADCDAT is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port AUD_ADCDAT is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[0\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[1\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[2\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[3\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[4\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[5\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[6\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[7\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_HS is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_HS is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 75 Positional argument <targets> with value \[all_inputs\]: Port TD_VS is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(75): Positional argument <targets> with value \[all_inputs\]: Port TD_VS is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295516 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port KEY\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port KEY\[0\] is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk\} -min 2 \[all_inputs\] " "set_output_delay -clock \{clk\} -min 2 \[all_inputs\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port CLOCK_50 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port CLOCK_50 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port KEY\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port KEY\[2\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port KEY\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port KEY\[3\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port KEY\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port KEY\[1\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[10\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[10\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[2\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[9\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[9\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[1\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[14\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[14\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295517 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[6\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[13\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[13\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[5\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[12\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[12\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[4\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[3\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[11\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[11\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[15\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[15\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[7\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[0\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[8\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[8\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port CLOCK_27 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port CLOCK_27 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port EXT_CLOCK is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port EXT_CLOCK is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[16\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[16\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port SW\[17\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port SW\[17\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port UART_RXD is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port UART_RXD is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port IRDA_RXD is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port IRDA_RXD is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port OTG_INT0 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port OTG_INT0 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port OTG_INT1 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port OTG_INT1 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ0 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ0 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ1 is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port OTG_DREQ1 is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TDI is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TDI is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TCK is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TCK is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TCS is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TCS is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port PS2_DAT is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port PS2_DAT is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port PS2_CLK is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port PS2_CLK is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port ENET_INT is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port ENET_INT is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port AUD_ADCDAT is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port AUD_ADCDAT is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[0\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[1\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[2\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[3\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[4\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[5\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[6\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_DATA\[7\] is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_HS is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_HS is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 76 Positional argument <targets> with value \[all_inputs\]: Port TD_VS is not an output port. " "Assignment set_output_delay is accepted but has some problems at DE2_CCD.out.sdc(76): Positional argument <targets> with value \[all_inputs\]: Port TD_VS is not an output port." {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD/DE2_CCD.out.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1479450295519 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ychu26/ece385-final/de2_ccd/db/ip/nois/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ychu26/ece385-final/de2_ccd/db/ip/nois/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1479450295523 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Frame_Cont\[1\] GPIO_1\[10\] " "Register CCD_Capture:u3\|Frame_Cont\[1\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450295535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450295535 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Reset_Delay:u2\|oRST_1 CLOCK_50 " "Register Reset_Delay:u2\|oRST_1 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450295536 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450295536 "|DE2_CCD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450295536 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450295536 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450295536 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450295536 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295544 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295544 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450295544 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clkx2 " "Virtual clock clkx2 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1479450295545 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1479450295545 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1479450295562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450295563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450295578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450295583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450295587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450295591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450295596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1479450295631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1479450295661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1479450296455 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Frame_Cont\[1\] GPIO_1\[10\] " "Register CCD_Capture:u3\|Frame_Cont\[1\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296571 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296571 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Reset_Delay:u2\|oRST_1 CLOCK_50 " "Register Reset_Delay:u2\|oRST_1 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296571 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296571 "|DE2_CCD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296571 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296571 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296571 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296571 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450296575 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450296575 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450296575 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clkx2 " "Virtual clock clkx2 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1479450296575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296638 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1479450296663 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Frame_Cont\[1\] GPIO_1\[10\] " "Register CCD_Capture:u3\|Frame_Cont\[1\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296972 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Reset_Delay:u2\|oRST_1 CLOCK_50 " "Register Reset_Delay:u2\|oRST_1 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296972 "|DE2_CCD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296972 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1479450296973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1479450296973 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450296976 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450296976 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1479450296976 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clkx2 " "Virtual clock clkx2 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1479450296976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450296999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479450297003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479450297672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479450297674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "811 " "Peak virtual memory: 811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479450297828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 00:24:57 2016 " "Processing ended: Fri Nov 18 00:24:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479450297828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479450297828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479450297828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479450297828 ""}
