# RTL Design Using Verilog With SKY130 Technology
![1](https://user-images.githubusercontent.com/64180927/165375376-94d67619-5b34-45b4-8a59-cec5eb493610.png)
### This is a report that is submitted as an evaluation for the 5 day workshop 
## Index 

- [RTL Design Using Verilog With SKY130 Technology](#heading)
  * [About This Workshop ](#sub-heading) 
  
- [Day 1 : Introduction to Verilog RTL design and Synthesis ](#heading1)
  * [ Introduction to open-source simulator iverilog](#sub-heading1)
    + [Sub-Part 1 :   Introduction to iverilog design test bench](#sub-sub-heading1)
  
<a name="heading"/>

## RTL Design Using Verilog With SKY130 Technology 

<a name="sub-heading"/>

###  About This Workshop  
The main aim of this workshop is to have a good understanding of how RTL Design and Synthesis is done in Industry 

<a name="heading1"/>

## Day 1 : Introduction to Verilog RTL design and Synthesis 

<a name="sub-heading1"/>

### Introduction to open-source simulator iverilog

<a name="sub-sub-heading1"/>

####  Introduction to iverilog design test bench
