[Function: main]
[BB 0x1a40590]
  %1 = alloca i32, align 4
  %2 = alloca i64, align 8
  %3 = alloca i64, align 8
  store i32 0, i32* %1, align 4
[Caller:   %4 = call i32 @pthread_create(i64* %2, %union.pthread_attr_t* null, i8* (i8*)* @P0, i8* null) #4]
[Callee: pthread_create]
[Caller:   %5 = call i32 @pthread_create(i64* %3, %union.pthread_attr_t* null, i8* (i8*)* @P1, i8* null) #4]
[Callee: pthread_create]
[Caller:   call void (...) @__VERIFIER_atomic_begin()]
[Callee: __VERIFIER_atomic_begin]
  %6 = load i32, i32* @__unbuffered_cnt, align 4
  %7 = icmp eq i32 %6, 2
  %8 = zext i1 %7 to i8
  store i8 %8, i8* @"main$tmp_guard0", align 1
[Caller:   call void (...) @__VERIFIER_atomic_end()]
[Callee: __VERIFIER_atomic_end]
  %9 = load i8, i8* @"main$tmp_guard0", align 1
  %10 = trunc i8 %9 to i1
  %11 = zext i1 %10 to i32
[Caller:   call void @__VERIFIER_assume(i32 %11)]
[Callee: __VERIFIER_assume]
[Caller:   call void (...) @__VERIFIER_atomic_begin()]
[Callee: __VERIFIER_atomic_begin]
  %12 = load i8, i8* @"y$w_buff0_used", align 1
  %13 = trunc i8 %12 to i1
  br i1 %13, label %14, label %19
Successor: 0x1a41620
Successor: 0x1a41670
[BB 0x1a41620]
  %15 = load i8, i8* @"y$r_buff0_thd0", align 1
  %16 = trunc i8 %15 to i1
  br i1 %16, label %17, label %19
Successor: 0x1a41850
Successor: 0x1a41670
[BB 0x1a41670]
  %20 = load i8, i8* @"y$w_buff1_used", align 1
  %21 = trunc i8 %20 to i1
  br i1 %21, label %22, label %27
Successor: 0x1a41b60
Successor: 0x1a41bb0
[BB 0x1a41850]
  %18 = load i32, i32* @"y$w_buff0", align 4
  br label %31
Successor: 0x1a419c0
[BB 0x1a41b60]
  %23 = load i8, i8* @"y$r_buff1_thd0", align 1
  %24 = trunc i8 %23 to i1
  br i1 %24, label %25, label %27
Successor: 0x1a41d90
Successor: 0x1a41bb0
[BB 0x1a41bb0]
  %28 = load i32, i32* @y, align 4
  br label %29
Successor: 0x1a41f00
[BB 0x1a419c0]
  %32 = phi i32 [ %18, %17 ], [ %30, %29 ]
  store i32 %32, i32* @y, align 4
  %33 = load i8, i8* @"y$w_buff0_used", align 1
  %34 = trunc i8 %33 to i1
  br i1 %34, label %35, label %39
Successor: 0x1a42350
Successor: 0x1a423a0
[BB 0x1a41d90]
  %26 = load i32, i32* @"y$w_buff1", align 4
  br label %29
Successor: 0x1a41f00
[BB 0x1a41f00]
  %30 = phi i32 [ %26, %25 ], [ %28, %27 ]
  br label %31
Successor: 0x1a419c0
[BB 0x1a42350]
  %36 = load i8, i8* @"y$r_buff0_thd0", align 1
  %37 = trunc i8 %36 to i1
  br i1 %37, label %38, label %39
Successor: 0x1a42580
Successor: 0x1a423a0
[BB 0x1a423a0]
  %40 = load i8, i8* @"y$w_buff0_used", align 1
  %41 = trunc i8 %40 to i1
  %42 = zext i1 %41 to i32
  br label %43
Successor: 0x1a42680
[BB 0x1a42580]
  br label %43
Successor: 0x1a42680
[BB 0x1a42680]
  %44 = phi i32 [ 0, %38 ], [ %42, %39 ]
  %45 = icmp ne i32 %44, 0
  %46 = zext i1 %45 to i8
  store i8 %46, i8* @"y$w_buff0_used", align 1
  %47 = load i8, i8* @"y$w_buff0_used", align 1
  %48 = trunc i8 %47 to i1
  br i1 %48, label %49, label %52
Successor: 0x1a42c20
Successor: 0x1a42c70
[BB 0x1a42c20]
  %50 = load i8, i8* @"y$r_buff0_thd0", align 1
  %51 = trunc i8 %50 to i1
  br i1 %51, label %58, label %52
Successor: 0x1a42e50
Successor: 0x1a42c70
[BB 0x1a42c70]
  %53 = load i8, i8* @"y$w_buff1_used", align 1
  %54 = trunc i8 %53 to i1
  br i1 %54, label %55, label %59
Successor: 0x1a43030
Successor: 0x1a43080
[BB 0x1a42e50]
  br label %63
Successor: 0x1a43310
[BB 0x1a43030]
  %56 = load i8, i8* @"y$r_buff1_thd0", align 1
  %57 = trunc i8 %56 to i1
  br i1 %57, label %58, label %59
Successor: 0x1a42e50
Successor: 0x1a43080
[BB 0x1a43080]
  %60 = load i8, i8* @"y$w_buff1_used", align 1
  %61 = trunc i8 %60 to i1
  %62 = zext i1 %61 to i32
  br label %63
Successor: 0x1a43310
[BB 0x1a43310]
  %64 = phi i32 [ 0, %58 ], [ %62, %59 ]
  %65 = icmp ne i32 %64, 0
  %66 = zext i1 %65 to i8
  store i8 %66, i8* @"y$w_buff1_used", align 1
  %67 = load i8, i8* @"y$w_buff0_used", align 1
  %68 = trunc i8 %67 to i1
  br i1 %68, label %69, label %73
Successor: 0x1a438b0
Successor: 0x1a43900
[BB 0x1a438b0]
  %70 = load i8, i8* @"y$r_buff0_thd0", align 1
  %71 = trunc i8 %70 to i1
  br i1 %71, label %72, label %73
Successor: 0x1a43ae0
Successor: 0x1a43900
[BB 0x1a43900]
  %74 = load i8, i8* @"y$r_buff0_thd0", align 1
  %75 = trunc i8 %74 to i1
  %76 = zext i1 %75 to i32
  br label %77
Successor: 0x1a43be0
[BB 0x1a43ae0]
  br label %77
Successor: 0x1a43be0
[BB 0x1a43be0]
  %78 = phi i32 [ 0, %72 ], [ %76, %73 ]
  %79 = icmp ne i32 %78, 0
  %80 = zext i1 %79 to i8
  store i8 %80, i8* @"y$r_buff0_thd0", align 1
  %81 = load i8, i8* @"y$w_buff0_used", align 1
  %82 = trunc i8 %81 to i1
  br i1 %82, label %83, label %86
Successor: 0x1a44180
Successor: 0x1a441d0
[BB 0x1a44180]
  %84 = load i8, i8* @"y$r_buff0_thd0", align 1
  %85 = trunc i8 %84 to i1
  br i1 %85, label %92, label %86
Successor: 0x1a443b0
Successor: 0x1a441d0
[BB 0x1a441d0]
  %87 = load i8, i8* @"y$w_buff1_used", align 1
  %88 = trunc i8 %87 to i1
  br i1 %88, label %89, label %93
Successor: 0x1a44590
Successor: 0x1a445e0
[BB 0x1a443b0]
  br label %97
Successor: 0x1a44870
[BB 0x1a44590]
  %90 = load i8, i8* @"y$r_buff1_thd0", align 1
  %91 = trunc i8 %90 to i1
  br i1 %91, label %92, label %93
Successor: 0x1a443b0
Successor: 0x1a445e0
[BB 0x1a445e0]
  %94 = load i8, i8* @"y$r_buff1_thd0", align 1
  %95 = trunc i8 %94 to i1
  %96 = zext i1 %95 to i32
  br label %97
Successor: 0x1a44870
[BB 0x1a44870]
  %98 = phi i32 [ 0, %92 ], [ %96, %93 ]
  %99 = icmp ne i32 %98, 0
  %100 = zext i1 %99 to i8
  store i8 %100, i8* @"y$r_buff1_thd0", align 1
[Caller:   call void (...) @__VERIFIER_atomic_end()]
[Callee: __VERIFIER_atomic_end]
[Caller:   call void (...) @__VERIFIER_atomic_begin()]
[Callee: __VERIFIER_atomic_begin]
[Caller:   %101 = call i8* @__VERIFIER_nondet_pointer()]
[Callee: __VERIFIER_nondet_pointer]
  %102 = icmp ne i8* %101, null
  %103 = zext i1 %102 to i8
  store i8 %103, i8* @"weak$$choice0", align 1
[Caller:   %104 = call i8* @__VERIFIER_nondet_pointer()]
[Callee: __VERIFIER_nondet_pointer]
  %105 = icmp ne i8* %104, null
  %106 = zext i1 %105 to i8
  store i8 %106, i8* @"weak$$choice2", align 1
  %107 = load i8, i8* @"weak$$choice2", align 1
  %108 = trunc i8 %107 to i1
  %109 = zext i1 %108 to i8
  store i8 %109, i8* @"y$flush_delayed", align 1
  %110 = load i32, i32* @y, align 4
  store i32 %110, i32* @"y$mem_tmp", align 4
  %111 = load i8, i8* @"y$w_buff0_used", align 1
  %112 = trunc i8 %111 to i1
  br i1 %112, label %113, label %125
Successor: 0x1a45750
Successor: 0x1a457a0
[BB 0x1a45750]
  %114 = load i8, i8* @"y$r_buff0_thd0", align 1
  %115 = trunc i8 %114 to i1
  br i1 %115, label %119, label %116
Successor: 0x1a45980
Successor: 0x1a459d0
[BB 0x1a457a0]
  %126 = load i32, i32* @y, align 4
  br label %139
Successor: 0x1a46090
[BB 0x1a45980]
  %120 = load i8, i8* @"y$r_buff0_thd0", align 1
  %121 = trunc i8 %120 to i1
  br i1 %121, label %127, label %122
Successor: 0x1a45d40
Successor: 0x1a45d90
[BB 0x1a459d0]
  %117 = load i8, i8* @"y$w_buff1_used", align 1
  %118 = trunc i8 %117 to i1
  br i1 %118, label %119, label %125
Successor: 0x1a45980
Successor: 0x1a457a0
[BB 0x1a46090]
  %140 = phi i32 [ %126, %125 ], [ %138, %137 ]
  store i32 %140, i32* @y, align 4
  %141 = load i8, i8* @"weak$$choice2", align 1
  %142 = trunc i8 %141 to i1
  br i1 %142, label %143, label %145
Successor: 0x1a472c0
Successor: 0x1a47310
[BB 0x1a45d40]
  %128 = load i8, i8* @"y$w_buff0_used", align 1
  %129 = trunc i8 %128 to i1
  br i1 %129, label %130, label %135
Successor: 0x1a46a40
Successor: 0x1a46a90
[BB 0x1a45d90]
  %123 = load i8, i8* @"y$r_buff1_thd0", align 1
  %124 = trunc i8 %123 to i1
  br i1 %124, label %127, label %125
Successor: 0x1a45d40
Successor: 0x1a457a0
[BB 0x1a472c0]
  %144 = load i32, i32* @"y$w_buff0", align 4
  br label %176
Successor: 0x1a47480
[BB 0x1a47310]
  %146 = load i8, i8* @"y$w_buff0_used", align 1
  %147 = trunc i8 %146 to i1
  br i1 %147, label %148, label %160
Successor: 0x1a47620
Successor: 0x1a47670
[BB 0x1a46a40]
  %131 = load i8, i8* @"y$r_buff0_thd0", align 1
  %132 = trunc i8 %131 to i1
  br i1 %132, label %133, label %135
Successor: 0x1a46c70
Successor: 0x1a46a90
[BB 0x1a46a90]
  %136 = load i32, i32* @"y$w_buff1", align 4
  br label %137
Successor: 0x1a46de0
[BB 0x1a47480]
  %177 = phi i32 [ %144, %143 ], [ %175, %174 ]
  store i32 %177, i32* @"y$w_buff0", align 4
  %178 = load i8, i8* @"weak$$choice2", align 1
  %179 = trunc i8 %178 to i1
  br i1 %179, label %180, label %182
Successor: 0x1a48ae0
Successor: 0x1a48b30
[BB 0x1a47620]
  %149 = load i8, i8* @"y$r_buff0_thd0", align 1
  %150 = trunc i8 %149 to i1
  br i1 %150, label %154, label %151
Successor: 0x1a47850
Successor: 0x1a478a0
[BB 0x1a47670]
  %161 = load i32, i32* @"y$w_buff0", align 4
  br label %174
Successor: 0x1a47fa0
[BB 0x1a46c70]
  %134 = load i32, i32* @"y$w_buff0", align 4
  br label %137
Successor: 0x1a46de0
[BB 0x1a46de0]
  %138 = phi i32 [ %134, %133 ], [ %136, %135 ]
  br label %139
Successor: 0x1a46090
[BB 0x1a48ae0]
  %181 = load i32, i32* @"y$w_buff1", align 4
  br label %213
Successor: 0x1a48ca0
[BB 0x1a48b30]
  %183 = load i8, i8* @"y$w_buff0_used", align 1
  %184 = trunc i8 %183 to i1
  br i1 %184, label %185, label %197
Successor: 0x1a48e40
Successor: 0x1a48e90
[BB 0x1a47850]
  %155 = load i8, i8* @"y$r_buff0_thd0", align 1
  %156 = trunc i8 %155 to i1
  br i1 %156, label %162, label %157
Successor: 0x1a47c50
Successor: 0x1a47ca0
[BB 0x1a478a0]
  %152 = load i8, i8* @"y$w_buff1_used", align 1
  %153 = trunc i8 %152 to i1
  br i1 %153, label %154, label %160
Successor: 0x1a47850
Successor: 0x1a47670
[BB 0x1a47fa0]
  %175 = phi i32 [ %161, %160 ], [ %173, %172 ]
  br label %176
Successor: 0x1a47480
[BB 0x1a48ca0]
  %214 = phi i32 [ %181, %180 ], [ %212, %211 ]
  store i32 %214, i32* @"y$w_buff1", align 4
  %215 = load i8, i8* @"weak$$choice2", align 1
  %216 = trunc i8 %215 to i1
  br i1 %216, label %217, label %221
Successor: 0x1a4a2c0
Successor: 0x1a4a310
[BB 0x1a48e40]
  %186 = load i8, i8* @"y$r_buff0_thd0", align 1
  %187 = trunc i8 %186 to i1
  br i1 %187, label %191, label %188
Successor: 0x1a49070
Successor: 0x1a490c0
[BB 0x1a48e90]
  %198 = load i32, i32* @"y$w_buff1", align 4
  br label %211
Successor: 0x1a49780
[BB 0x1a47c50]
  %163 = load i8, i8* @"y$w_buff0_used", align 1
  %164 = trunc i8 %163 to i1
  br i1 %164, label %165, label %170
Successor: 0x1a48140
Successor: 0x1a48190
[BB 0x1a47ca0]
  %158 = load i8, i8* @"y$r_buff1_thd0", align 1
  %159 = trunc i8 %158 to i1
  br i1 %159, label %162, label %160
Successor: 0x1a47c50
Successor: 0x1a47670
[BB 0x1a4a2c0]
  %218 = load i8, i8* @"y$w_buff0_used", align 1
  %219 = trunc i8 %218 to i1
  %220 = zext i1 %219 to i32
  br label %255
Successor: 0x1a4a560
[BB 0x1a4a310]
  %222 = load i8, i8* @"y$w_buff0_used", align 1
  %223 = trunc i8 %222 to i1
  br i1 %223, label %224, label %236
Successor: 0x1a4a700
Successor: 0x1a4a750
[BB 0x1a49070]
  %192 = load i8, i8* @"y$r_buff0_thd0", align 1
  %193 = trunc i8 %192 to i1
  br i1 %193, label %199, label %194
Successor: 0x1a49430
Successor: 0x1a49480
[BB 0x1a490c0]
  %189 = load i8, i8* @"y$w_buff1_used", align 1
  %190 = trunc i8 %189 to i1
  br i1 %190, label %191, label %197
Successor: 0x1a49070
Successor: 0x1a48e90
[BB 0x1a49780]
  %212 = phi i32 [ %198, %197 ], [ %210, %209 ]
  br label %213
Successor: 0x1a48ca0
[BB 0x1a48140]
  %166 = load i8, i8* @"y$r_buff0_thd0", align 1
  %167 = trunc i8 %166 to i1
  br i1 %167, label %168, label %170
Successor: 0x1a48370
Successor: 0x1a48190
[BB 0x1a48190]
  %171 = load i32, i32* @"y$w_buff0", align 4
  br label %172
Successor: 0x1a484e0
[BB 0x1a4a560]
  %256 = phi i32 [ %220, %217 ], [ %254, %253 ]
  %257 = icmp ne i32 %256, 0
  %258 = zext i1 %257 to i8
  store i8 %258, i8* @"y$w_buff0_used", align 1
  %259 = load i8, i8* @"weak$$choice2", align 1
  %260 = trunc i8 %259 to i1
  br i1 %260, label %261, label %265
Successor: 0x1a46430
Successor: 0x1a46480
[BB 0x1a4a700]
  %225 = load i8, i8* @"y$r_buff0_thd0", align 1
  %226 = trunc i8 %225 to i1
  br i1 %226, label %230, label %227
Successor: 0x1a4a930
Successor: 0x1a4a980
[BB 0x1a4a750]
  %237 = load i8, i8* @"y$w_buff0_used", align 1
  %238 = trunc i8 %237 to i1
  %239 = zext i1 %238 to i32
  br label %253
Successor: 0x1a4b120
[BB 0x1a49430]
  %200 = load i8, i8* @"y$w_buff0_used", align 1
  %201 = trunc i8 %200 to i1
  br i1 %201, label %202, label %207
Successor: 0x1a49920
Successor: 0x1a49970
[BB 0x1a49480]
  %195 = load i8, i8* @"y$r_buff1_thd0", align 1
  %196 = trunc i8 %195 to i1
  br i1 %196, label %199, label %197
Successor: 0x1a49430
Successor: 0x1a48e90
[BB 0x1a48370]
  %169 = load i32, i32* @"y$w_buff0", align 4
  br label %172
Successor: 0x1a484e0
[BB 0x1a484e0]
  %173 = phi i32 [ %169, %168 ], [ %171, %170 ]
  br label %174
Successor: 0x1a47fa0
[BB 0x1a46430]
  %262 = load i8, i8* @"y$w_buff1_used", align 1
  %263 = trunc i8 %262 to i1
  %264 = zext i1 %263 to i32
  br label %296
Successor: 0x1a466d0
[BB 0x1a46480]
  %266 = load i8, i8* @"y$w_buff0_used", align 1
  %267 = trunc i8 %266 to i1
  br i1 %267, label %268, label %280
Successor: 0x1a46870
Successor: 0x1a468c0
[BB 0x1a4a930]
  %231 = load i8, i8* @"y$r_buff0_thd0", align 1
  %232 = trunc i8 %231 to i1
  br i1 %232, label %240, label %233
Successor: 0x1a4acf0
Successor: 0x1a4ad40
[BB 0x1a4a980]
  %228 = load i8, i8* @"y$w_buff1_used", align 1
  %229 = trunc i8 %228 to i1
  br i1 %229, label %230, label %236
Successor: 0x1a4a930
Successor: 0x1a4a750
[BB 0x1a4b120]
  %254 = phi i32 [ %239, %236 ], [ %252, %251 ]
  br label %255
Successor: 0x1a4a560
[BB 0x1a49920]
  %203 = load i8, i8* @"y$r_buff0_thd0", align 1
  %204 = trunc i8 %203 to i1
  br i1 %204, label %205, label %207
Successor: 0x1a49b50
Successor: 0x1a49970
[BB 0x1a49970]
  %208 = load i32, i32* @"y$w_buff1", align 4
  br label %209
Successor: 0x1a49cc0
[BB 0x1a466d0]
  %297 = phi i32 [ %264, %261 ], [ %295, %294 ]
  %298 = icmp ne i32 %297, 0
  %299 = zext i1 %298 to i8
  store i8 %299, i8* @"y$w_buff1_used", align 1
  %300 = load i8, i8* @"weak$$choice2", align 1
  %301 = trunc i8 %300 to i1
  br i1 %301, label %302, label %306
Successor: 0x1a4df00
Successor: 0x1a4df50
[BB 0x1a46870]
  %269 = load i8, i8* @"y$r_buff0_thd0", align 1
  %270 = trunc i8 %269 to i1
  br i1 %270, label %274, label %271
Successor: 0x1a4cc50
Successor: 0x1a4cca0
[BB 0x1a468c0]
  %281 = load i8, i8* @"y$w_buff1_used", align 1
  %282 = trunc i8 %281 to i1
  %283 = zext i1 %282 to i32
  br label %294
Successor: 0x1a4d440
[BB 0x1a4acf0]
  %241 = load i8, i8* @"y$w_buff0_used", align 1
  %242 = trunc i8 %241 to i1
  br i1 %242, label %243, label %247
Successor: 0x1a4b2c0
Successor: 0x1a4b310
[BB 0x1a4ad40]
  %234 = load i8, i8* @"y$r_buff1_thd0", align 1
  %235 = trunc i8 %234 to i1
  br i1 %235, label %240, label %236
Successor: 0x1a4acf0
Successor: 0x1a4a750
[BB 0x1a49b50]
  %206 = load i32, i32* @"y$w_buff1", align 4
  br label %209
Successor: 0x1a49cc0
[BB 0x1a49cc0]
  %210 = phi i32 [ %206, %205 ], [ %208, %207 ]
  br label %211
Successor: 0x1a49780
[BB 0x1a4df00]
  %303 = load i8, i8* @"y$r_buff0_thd0", align 1
  %304 = trunc i8 %303 to i1
  %305 = zext i1 %304 to i32
  br label %340
Successor: 0x1a4e1a0
[BB 0x1a4df50]
  %307 = load i8, i8* @"y$w_buff0_used", align 1
  %308 = trunc i8 %307 to i1
  br i1 %308, label %309, label %321
Successor: 0x1a4e340
Successor: 0x1a4e390
[BB 0x1a4cc50]
  %275 = load i8, i8* @"y$r_buff0_thd0", align 1
  %276 = trunc i8 %275 to i1
  br i1 %276, label %284, label %277
Successor: 0x1a4d010
Successor: 0x1a4d060
[BB 0x1a4cca0]
  %272 = load i8, i8* @"y$w_buff1_used", align 1
  %273 = trunc i8 %272 to i1
  br i1 %273, label %274, label %280
Successor: 0x1a4cc50
Successor: 0x1a468c0
[BB 0x1a4d440]
  %295 = phi i32 [ %283, %280 ], [ %293, %290 ]
  br label %296
Successor: 0x1a466d0
[BB 0x1a4b2c0]
  %244 = load i8, i8* @"y$r_buff0_thd0", align 1
  %245 = trunc i8 %244 to i1
  br i1 %245, label %246, label %247
Successor: 0x1a4b4f0
Successor: 0x1a4b310
[BB 0x1a4b310]
  %248 = load i8, i8* @"y$w_buff0_used", align 1
  %249 = trunc i8 %248 to i1
  %250 = zext i1 %249 to i32
  br label %251
Successor: 0x1a4b5f0
[BB 0x1a4e1a0]
  %341 = phi i32 [ %305, %302 ], [ %339, %338 ]
  %342 = icmp ne i32 %341, 0
  %343 = zext i1 %342 to i8
  store i8 %343, i8* @"y$r_buff0_thd0", align 1
  %344 = load i8, i8* @"weak$$choice2", align 1
  %345 = trunc i8 %344 to i1
  br i1 %345, label %346, label %350
Successor: 0x1a4fa10
Successor: 0x1a4fa60
[BB 0x1a4e340]
  %310 = load i8, i8* @"y$r_buff0_thd0", align 1
  %311 = trunc i8 %310 to i1
  br i1 %311, label %315, label %312
Successor: 0x1a4e570
Successor: 0x1a4e5c0
[BB 0x1a4e390]
  %322 = load i8, i8* @"y$r_buff0_thd0", align 1
  %323 = trunc i8 %322 to i1
  %324 = zext i1 %323 to i32
  br label %338
Successor: 0x1a4ed60
[BB 0x1a4d010]
  %285 = load i8, i8* @"y$w_buff0_used", align 1
  %286 = trunc i8 %285 to i1
  br i1 %286, label %287, label %290
Successor: 0x1a4d5e0
Successor: 0x1a4d630
[BB 0x1a4d060]
  %278 = load i8, i8* @"y$r_buff1_thd0", align 1
  %279 = trunc i8 %278 to i1
  br i1 %279, label %284, label %280
Successor: 0x1a4d010
Successor: 0x1a468c0
[BB 0x1a4b4f0]
  br label %251
Successor: 0x1a4b5f0
[BB 0x1a4b5f0]
  %252 = phi i32 [ 0, %246 ], [ %250, %247 ]
  br label %253
Successor: 0x1a4b120
[BB 0x1a4fa10]
  %347 = load i8, i8* @"y$r_buff1_thd0", align 1
  %348 = trunc i8 %347 to i1
  %349 = zext i1 %348 to i32
  br label %381
Successor: 0x1a4fcb0
[BB 0x1a4fa60]
  %351 = load i8, i8* @"y$w_buff0_used", align 1
  %352 = trunc i8 %351 to i1
  br i1 %352, label %353, label %365
Successor: 0x1a4fe50
Successor: 0x1a4fea0
[BB 0x1a4e570]
  %316 = load i8, i8* @"y$r_buff0_thd0", align 1
  %317 = trunc i8 %316 to i1
  br i1 %317, label %325, label %318
Successor: 0x1a4e930
Successor: 0x1a4e980
[BB 0x1a4e5c0]
  %313 = load i8, i8* @"y$w_buff1_used", align 1
  %314 = trunc i8 %313 to i1
  br i1 %314, label %315, label %321
Successor: 0x1a4e570
Successor: 0x1a4e390
[BB 0x1a4ed60]
  %339 = phi i32 [ %324, %321 ], [ %337, %336 ]
  br label %340
Successor: 0x1a4e1a0
[BB 0x1a4d5e0]
  %288 = load i8, i8* @"y$r_buff0_thd0", align 1
  %289 = trunc i8 %288 to i1
  br label %290
Successor: 0x1a4d630
[BB 0x1a4d630]
  %291 = phi i1 [ false, %284 ], [ %289, %287 ]
  %292 = zext i1 %291 to i64
  %293 = select i1 %291, i32 0, i32 0
  br label %294
Successor: 0x1a4d440
[BB 0x1a4fcb0]
  %382 = phi i32 [ %349, %346 ], [ %380, %379 ]
  %383 = icmp ne i32 %382, 0
  %384 = zext i1 %383 to i8
  store i8 %384, i8* @"y$r_buff1_thd0", align 1
  %385 = load i32, i32* @y, align 4
  %386 = icmp eq i32 %385, 2
  br i1 %386, label %387, label %393
Successor: 0x1a51350
Successor: 0x1a513a0
[BB 0x1a4fe50]
  %354 = load i8, i8* @"y$r_buff0_thd0", align 1
  %355 = trunc i8 %354 to i1
  br i1 %355, label %359, label %356
Successor: 0x1a50080
Successor: 0x1a500d0
[BB 0x1a4fea0]
  %366 = load i8, i8* @"y$r_buff1_thd0", align 1
  %367 = trunc i8 %366 to i1
  %368 = zext i1 %367 to i32
  br label %379
Successor: 0x1a50870
[BB 0x1a4e930]
  %326 = load i8, i8* @"y$w_buff0_used", align 1
  %327 = trunc i8 %326 to i1
  br i1 %327, label %328, label %332
Successor: 0x1a4ef00
Successor: 0x1a4ef50
[BB 0x1a4e980]
  %319 = load i8, i8* @"y$r_buff1_thd0", align 1
  %320 = trunc i8 %319 to i1
  br i1 %320, label %325, label %321
Successor: 0x1a4e930
Successor: 0x1a4e390
[BB 0x1a51350]
  %388 = load i32, i32* @__unbuffered_p1_EAX, align 4
  %389 = icmp eq i32 %388, 1
  br i1 %389, label %390, label %393
Successor: 0x1a515a0
Successor: 0x1a513a0
[BB 0x1a513a0]
  %394 = phi i1 [ false, %387 ], [ false, %381 ], [ %392, %390 ]
  %395 = xor i1 %394, true
  %396 = zext i1 %395 to i8
  store i8 %396, i8* @"main$tmp_guard1", align 1
  %397 = load i8, i8* @"y$flush_delayed", align 1
  %398 = trunc i8 %397 to i1
  br i1 %398, label %399, label %401
Successor: 0x1a51b50
Successor: 0x1a51ba0
[BB 0x1a50080]
  %360 = load i8, i8* @"y$r_buff0_thd0", align 1
  %361 = trunc i8 %360 to i1
  br i1 %361, label %369, label %362
Successor: 0x1a50440
Successor: 0x1a50490
[BB 0x1a500d0]
  %357 = load i8, i8* @"y$w_buff1_used", align 1
  %358 = trunc i8 %357 to i1
  br i1 %358, label %359, label %365
Successor: 0x1a50080
Successor: 0x1a4fea0
[BB 0x1a50870]
  %380 = phi i32 [ %368, %365 ], [ %378, %375 ]
  br label %381
Successor: 0x1a4fcb0
[BB 0x1a4ef00]
  %329 = load i8, i8* @"y$r_buff0_thd0", align 1
  %330 = trunc i8 %329 to i1
  br i1 %330, label %331, label %332
Successor: 0x1a4f130
Successor: 0x1a4ef50
[BB 0x1a4ef50]
  %333 = load i8, i8* @"y$r_buff0_thd0", align 1
  %334 = trunc i8 %333 to i1
  %335 = zext i1 %334 to i32
  br label %336
Successor: 0x1a4f230
[BB 0x1a515a0]
  %391 = load i32, i32* @__unbuffered_p1_EBX, align 4
  %392 = icmp eq i32 %391, 0
  br label %393
Successor: 0x1a513a0
[BB 0x1a51b50]
  %400 = load i32, i32* @"y$mem_tmp", align 4
  br label %403
Successor: 0x1a51d10
[BB 0x1a51ba0]
  %402 = load i32, i32* @y, align 4
  br label %403
Successor: 0x1a51d10
[BB 0x1a50440]
  %370 = load i8, i8* @"y$w_buff0_used", align 1
  %371 = trunc i8 %370 to i1
  br i1 %371, label %372, label %375
Successor: 0x1a50a10
Successor: 0x1a50a60
[BB 0x1a50490]
  %363 = load i8, i8* @"y$r_buff1_thd0", align 1
  %364 = trunc i8 %363 to i1
  br i1 %364, label %369, label %365
Successor: 0x1a50440
Successor: 0x1a4fea0
[BB 0x1a4f130]
  br label %336
Successor: 0x1a4f230
[BB 0x1a4f230]
  %337 = phi i32 [ 0, %331 ], [ %335, %332 ]
  br label %338
Successor: 0x1a4ed60
[BB 0x1a51d10]
  %404 = phi i32 [ %400, %399 ], [ %402, %401 ]
  store i32 %404, i32* @y, align 4
  store i8 0, i8* @"y$flush_delayed", align 1
[Caller:   call void (...) @__VERIFIER_atomic_end()]
[Callee: __VERIFIER_atomic_end]
  %405 = load i8, i8* @"main$tmp_guard1", align 1
  %406 = trunc i8 %405 to i1
  %407 = zext i1 %406 to i32
[Caller:   call void @__VERIFIER_assert(i32 %407)]
[Callee: __VERIFIER_assert]
  ret i32 0
[BB 0x1a50a10]
  %373 = load i8, i8* @"y$r_buff0_thd0", align 1
  %374 = trunc i8 %373 to i1
  br label %375
Successor: 0x1a50a60
[BB 0x1a50a60]
  %376 = phi i1 [ false, %369 ], [ %374, %372 ]
  %377 = zext i1 %376 to i64
  %378 = select i1 %376, i32 0, i32 0
  br label %379
Successor: 0x1a50870
[Function: pthread_create]
[Function: pthread_create]
[Function: __VERIFIER_atomic_begin]
[Function: __VERIFIER_atomic_end]
[Function: __VERIFIER_assume]
[Function: __VERIFIER_atomic_begin]
[Function: __VERIFIER_atomic_end]
[Function: __VERIFIER_atomic_begin]
[Function: __VERIFIER_nondet_pointer]
[Function: __VERIFIER_nondet_pointer]
[Function: __VERIFIER_atomic_end]
[Function: __VERIFIER_assert]
[BB 0x1a34e20]
  %2 = alloca i32, align 4
  store i32 %0, i32* %2, align 4
  %3 = load i32, i32* %2, align 4
  %4 = icmp ne i32 %3, 0
  br i1 %4, label %7, label %5
Successor: 0x1a35010
Successor: 0x1a35060
[BB 0x1a35010]
  ret void
[BB 0x1a35060]
  br label %6
Successor: 0x1a351a0
[BB 0x1a351a0]
[Caller:   call void (...) @__VERIFIER_error() #4]
[Callee: __VERIFIER_error]
  unreachable
[Function: __VERIFIER_error]
