<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_mphy_serial_rx_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_mphy_serial_rx_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_mphy_serial_rx_if')">svt_mphy_serial_rx_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_mphy_serial_rx_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_mphy_serial_rx_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_193856"  onclick="showContent('inst_tag_193856')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[0]</a></td>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193856_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_193857"  onclick="showContent('inst_tag_193857')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[1]</a></td>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193857_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_193858"  onclick="showContent('inst_tag_193858')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[2]</a></td>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193858_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_193859"  onclick="showContent('inst_tag_193859')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[3]</a></td>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193859_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_193856'>
<hr>
<a name="inst_tag_193856"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_193856" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[0]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193856_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"> 36.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193857'>
<hr>
<a name="inst_tag_193857"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_193857" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[1]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193857_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"> 36.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193858'>
<hr>
<a name="inst_tag_193858"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_193858" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[2]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193858_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"> 36.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193859'>
<hr>
<a name="inst_tag_193859"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_193859" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[3]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"><a href="mod2219.html#inst_tag_193859_Line" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.84</td>
<td class="s3 cl rt"> 36.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_mphy_serial_rx_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2219.html" >svt_mphy_serial_rx_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>19</td><td>7</td><td>36.84</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>273</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>383</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>388</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>597</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>272                       initial begin
<span style="margin-left:8px;"></span>273        1/1              rcvd_data = 'h0;
<span style="margin-left:8px;"></span>274        1/1              rcvd_8bit_data = 'h0;
<span style="margin-left:8px;"></span>275        1/1              rcvd_rd_value = 'b0;
<span style="margin-left:8px;"></span>276                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>277                         rxclock_ls = 0;
<span style="margin-left:8px;"></span>278                         rx_mode = 1'b1; 
<span style="margin-left:8px;"></span>279                     `endif
<span style="margin-left:8px;"></span>280                       end
<span style="margin-left:8px;"></span>281                     
<span style="margin-left:8px;"></span>282                     `endif
<span style="margin-left:8px;"></span>283                     /** @endcond  */
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>286                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>287                       clocking rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>288                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>289                         input rx_dp;
<span style="margin-left:8px;"></span>290                         input rx_dn;
<span style="margin-left:8px;"></span>291                       endclocking
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>294                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>295                       clocking monitor_rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>296                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>297                         input rx_dp;
<span style="margin-left:8px;"></span>298                         input rx_dn;
<span style="margin-left:8px;"></span>299                       endclocking
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>302                       /**
<span style="margin-left:8px;"></span>303                        * Clocking block that defines MPHY VIP RX's debug signal
<span style="margin-left:8px;"></span>304                        * synchronization and directionality.
<span style="margin-left:8px;"></span>305                        */
<span style="margin-left:8px;"></span>306                       clocking mrx_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>307                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>308                         output                                            fsm_state;
<span style="margin-left:8px;"></span>309                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>310                         output                                            rcvd_data;
<span style="margin-left:8px;"></span>311                         output                                            rcvd_8bit_data;
<span style="margin-left:8px;"></span>312                         output                                            rcvd_rd_value;
<span style="margin-left:8px;"></span>313                       endclocking
<span style="margin-left:8px;"></span>314                       
<span style="margin-left:8px;"></span>315                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>316                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>317                       /**
<span style="margin-left:8px;"></span>318                        * Clocking block that defines MPHY VIP Monitor RX's debug signal
<span style="margin-left:8px;"></span>319                        * synchronization and directionality.
<span style="margin-left:8px;"></span>320                        */
<span style="margin-left:8px;"></span>321                       clocking mrx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>322                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>323                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>324                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>325                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>326                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>327                       endclocking
<span style="margin-left:8px;"></span>328                     `endif
<span style="margin-left:8px;"></span>329                       
<span style="margin-left:8px;"></span>330                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>331                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>332                       modport rx_port(clocking rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>335                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>336                       modport monitor_rx_port(clocking monitor_rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>337                     
<span style="margin-left:8px;"></span>338                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>339                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>340                       clocking rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>341                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>342                         input rx_dp;
<span style="margin-left:8px;"></span>343                         input rx_dn;
<span style="margin-left:8px;"></span>344                       endclocking
<span style="margin-left:8px;"></span>345                     
<span style="margin-left:8px;"></span>346                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>347                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>348                       clocking monitor_rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>349                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>350                         input rx_dp;
<span style="margin-left:8px;"></span>351                         input rx_dn;
<span style="margin-left:8px;"></span>352                       endclocking
<span style="margin-left:8px;"></span>353                     
<span style="margin-left:8px;"></span>354                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>355                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>356                       modport rx_pwm_port(clocking rx_pwm_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>360                       modport monitor_rx_pwm_port(clocking monitor_rx_pwm_cb, input rx_dp, input rx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>361                     
<span style="margin-left:8px;"></span>362                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>363                       /** Modport used to connect VIP MPHY M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>364                       modport mrx_debug_port(clocking mrx_debug_cb);
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>367                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>368                       /** Modport used to connect VIP MPHY Monitor M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>369                       modport mrx_mon_debug_port(clocking mrx_mon_debug_cb);
<span style="margin-left:8px;"></span>370                     `endif
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                     `ifdef SVT_MPHY_ENABLE_DIFZ
<span style="margin-left:8px;"></span>373                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>374                       /** 
<span style="margin-left:8px;"></span>375                        * enable the weak pulldown on DP/DN lines to drive DIF_Z 
<span style="margin-left:8px;"></span>376                        * disable the weak pulldown and maintain the state of lines in high impedence
<span style="margin-left:8px;"></span>377                        */
<span style="margin-left:8px;"></span>378                       assign (weak0, weak1) rx_dp = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>379                       assign (weak0, weak1) rx_dn = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>380                     `endif     
<span style="margin-left:8px;"></span>381                     
<span style="margin-left:8px;"></span>382                       initial begin
<span style="margin-left:8px;"></span>383        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>384        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>385        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>386                       end
<span style="margin-left:8px;"></span>387                       always begin
<span style="margin-left:8px;"></span>388        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>389        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>390        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>391        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>392        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>393        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>394        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>395                       end
<span style="margin-left:8px;"></span>396                     
<span style="margin-left:8px;"></span>397                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>398                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>399                     
<span style="margin-left:8px;"></span>400                       always begin
<span style="margin-left:8px;"></span>401                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>402                         rxclock_ls = 1'b1; 
<span style="margin-left:8px;"></span>403                         #pos_period; 
<span style="margin-left:8px;"></span>404                         rxclock_ls = 1'b0; 
<span style="margin-left:8px;"></span>405                         #neg_period;
<span style="margin-left:8px;"></span>406                     
<span style="margin-left:8px;"></span>407                       end
<span style="margin-left:8px;"></span>408                     
<span style="margin-left:8px;"></span>409                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>410                       always begin
<span style="margin-left:8px;"></span>411                         @(rxclock_ls or rxclock_hs or rx_mode);
<span style="margin-left:8px;"></span>412                           clk = rx_mode ? rxclock_ls : rxclock_hs;
<span style="margin-left:8px;"></span>413                       end
<span style="margin-left:8px;"></span>414                     `endif
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>417                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>418                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>419                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>420                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>421                     
<span style="margin-left:8px;"></span>422                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>423                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>424                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>425                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>426                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>427                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>428                       wire rec_clk_valid;      // Output asserted when rxclock_hs is valid
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>431                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>432                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>433                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>434                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>435                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>436                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>437                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>438                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>439                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>440                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>441                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                       reg  refclk;
<span style="margin-left:8px;"></span>444                       /** @endcond  */
<span style="margin-left:8px;"></span>445                     
<span style="margin-left:8px;"></span>446                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>447                       initial begin
<span style="margin-left:8px;"></span>448                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>449                         pos_period = clock_period/2;
<span style="margin-left:8px;"></span>450                         neg_period = clock_period/2;
<span style="margin-left:8px;"></span>451                         refclk = 1;
<span style="margin-left:8px;"></span>452                     //    #(clock_period); // No clock edge at T=0
<span style="margin-left:8px;"></span>453                         forever begin
<span style="margin-left:8px;"></span>454                           refclk = ~refclk;
<span style="margin-left:8px;"></span>455                           #(clock_period/8);
<span style="margin-left:8px;"></span>456                           refclk = ~refclk;
<span style="margin-left:8px;"></span>457                           #(clock_period/8);
<span style="margin-left:8px;"></span>458                           refclk = ~refclk;
<span style="margin-left:8px;"></span>459                           #(clock_period/8);
<span style="margin-left:8px;"></span>460                           refclk = ~refclk;
<span style="margin-left:8px;"></span>461                           #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>462                           refclk = ~refclk;
<span style="margin-left:8px;"></span>463                           #(clock_period/8);
<span style="margin-left:8px;"></span>464                           refclk = ~refclk;
<span style="margin-left:8px;"></span>465                           #(clock_period/8);
<span style="margin-left:8px;"></span>466                           refclk = ~refclk;
<span style="margin-left:8px;"></span>467                           #(clock_period/8);
<span style="margin-left:8px;"></span>468                           refclk = ~refclk;
<span style="margin-left:8px;"></span>469                           #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>470                         end
<span style="margin-left:8px;"></span>471                       end
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                     
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       assign data_in = ((rx_dp === 1'bz) || (rx_dp === 1'bx)) ? 1'b0 : rx_dp;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>480                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>483                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? rxclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>484                     
<span style="margin-left:8px;"></span>485                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>486                       assign rxclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>489                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>490                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>491                     
<span style="margin-left:8px;"></span>492                       // Phase detection
<span style="margin-left:8px;"></span>493                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>494                     
<span style="margin-left:8px;"></span>495                       // Clock extraction
<span style="margin-left:8px;"></span>496                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>497                     
<span style="margin-left:8px;"></span>498                       // Clock valid condition
<span style="margin-left:8px;"></span>499                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>500                     
<span style="margin-left:8px;"></span>501                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>502                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>503                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>504                       // Initialize all registers
<span style="margin-left:8px;"></span>505                       initial begin
<span style="margin-left:8px;"></span>506                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>507                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>508                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>509                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>510                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>511                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>512                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>513                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>514                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>515                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>516                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>517                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>518                       end
<span style="margin-left:8px;"></span>519                     
<span style="margin-left:8px;"></span>520                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>521                       initial begin
<span style="margin-left:8px;"></span>522                         @(posedge refclk);
<span style="margin-left:8px;"></span>523                         @(posedge refclk);
<span style="margin-left:8px;"></span>524                         pll_reset = 0;
<span style="margin-left:8px;"></span>525                       end
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                       // Generation of control signals
<span style="margin-left:8px;"></span>528                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>529                         data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>530                         data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>531                         data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>532                         data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>533                         extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>534                       end
<span style="margin-left:8px;"></span>535                     
<span style="margin-left:8px;"></span>536                       // Generation of feedback
<span style="margin-left:8px;"></span>537                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>538                         if (pll_reset) begin
<span style="margin-left:8px;"></span>539                           feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>540                         end
<span style="margin-left:8px;"></span>541                         else begin
<span style="margin-left:8px;"></span>542                           feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>543                         end
<span style="margin-left:8px;"></span>544                       end
<span style="margin-left:8px;"></span>545                     
<span style="margin-left:8px;"></span>546                       // Generation of clock
<span style="margin-left:8px;"></span>547                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>548                         if (pll_reset) begin
<span style="margin-left:8px;"></span>549                           pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>550                         end
<span style="margin-left:8px;"></span>551                         else begin
<span style="margin-left:8px;"></span>552                           pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>553                         end
<span style="margin-left:8px;"></span>554                       end
<span style="margin-left:8px;"></span>555                     
<span style="margin-left:8px;"></span>556                       // Generation of recovered clock
<span style="margin-left:8px;"></span>557                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>558                         if (pll_reset) begin
<span style="margin-left:8px;"></span>559                           pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>560                         end
<span style="margin-left:8px;"></span>561                         else begin
<span style="margin-left:8px;"></span>562                           pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>563                         end
<span style="margin-left:8px;"></span>564                       end
<span style="margin-left:8px;"></span>565                     
<span style="margin-left:8px;"></span>566                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>567                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>568                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>569                     
<span style="margin-left:8px;"></span>570                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>571                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>572                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>573                       always @ (refclk) begin
<span style="margin-left:8px;"></span>574                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>575                           clk4x = refclk;
<span style="margin-left:8px;"></span>576                         end else begin
<span style="margin-left:8px;"></span>577                           vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>578                         end
<span style="margin-left:8px;"></span>579                       end
<span style="margin-left:8px;"></span>580                     
<span style="margin-left:8px;"></span>581                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>582                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>583                       end
<span style="margin-left:8px;"></span>584                     
<span style="margin-left:8px;"></span>585                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>586                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>587                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>588                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>589                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>590                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                       end
<span style="margin-left:8px;"></span>593                     `endif
<span style="margin-left:8px;"></span>594                     `endif
<span style="margin-left:8px;"></span>595                     
<span style="margin-left:8px;"></span>596                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1190639928_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">597        <span onclick="var macroSpan=$(this).next('#macro_-1190639928_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-1190639928_597" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>597.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>597.3                    
<span style="margin-left:8px;"></span>597.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>597.6                     endfunction 
<span style="margin-left:8px;"></span>597.7                   `else 
<span style="margin-left:8px;"></span>597.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.9                        
<span style="margin-left:8px;"></span>597.10                    endfunction 
<span style="margin-left:8px;"></span>597.11                  `endif 
<span style="margin-left:8px;"></span>597.12                    string full_name; 
<span style="margin-left:8px;"></span>597.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>597.14                   
<span style="margin-left:8px;"></span>597.15                     
<span style="margin-left:8px;"></span>597.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>597.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>597.18                    endfunction 
<span style="margin-left:8px;"></span>597.19                   
<span style="margin-left:8px;"></span>597.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.21                    initial begin 
<span style="margin-left:8px;"></span>597.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.23                       
<span style="margin-left:8px;"></span>597.24                       
<span style="margin-left:8px;"></span>597.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>597.26                  `endif 
<span style="margin-left:8px;"></span>597.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>597.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>597.29                       
<span style="margin-left:8px;"></span>597.30                       
<span style="margin-left:8px;"></span>597.31                       
<span style="margin-left:8px;"></span>597.32                       
<span style="margin-left:8px;"></span>597.33                       
<span style="margin-left:8px;"></span>597.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>597.35                  `endif 
<span style="margin-left:8px;"></span>597.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>597.38                  `else 
<span style="margin-left:8px;"></span>597.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>597.40                  `endif 
<span style="margin-left:8px;"></span>597.41                    end 
<span style="margin-left:8px;"></span>597.42                  `endif</span></pre>
</div>
<div name='inst_tag_193856'>
<a name="inst_tag_193856_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_193856" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[0]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>19</td><td>7</td><td>36.84</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>273</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>383</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>388</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>597</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>272                       initial begin
<span style="margin-left:8px;"></span>273        1/1              rcvd_data = 'h0;
<span style="margin-left:8px;"></span>274        1/1              rcvd_8bit_data = 'h0;
<span style="margin-left:8px;"></span>275        1/1              rcvd_rd_value = 'b0;
<span style="margin-left:8px;"></span>276                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>277                         rxclock_ls = 0;
<span style="margin-left:8px;"></span>278                         rx_mode = 1'b1; 
<span style="margin-left:8px;"></span>279                     `endif
<span style="margin-left:8px;"></span>280                       end
<span style="margin-left:8px;"></span>281                     
<span style="margin-left:8px;"></span>282                     `endif
<span style="margin-left:8px;"></span>283                     /** @endcond  */
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>286                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>287                       clocking rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>288                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>289                         input rx_dp;
<span style="margin-left:8px;"></span>290                         input rx_dn;
<span style="margin-left:8px;"></span>291                       endclocking
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>294                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>295                       clocking monitor_rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>296                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>297                         input rx_dp;
<span style="margin-left:8px;"></span>298                         input rx_dn;
<span style="margin-left:8px;"></span>299                       endclocking
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>302                       /**
<span style="margin-left:8px;"></span>303                        * Clocking block that defines MPHY VIP RX's debug signal
<span style="margin-left:8px;"></span>304                        * synchronization and directionality.
<span style="margin-left:8px;"></span>305                        */
<span style="margin-left:8px;"></span>306                       clocking mrx_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>307                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>308                         output                                            fsm_state;
<span style="margin-left:8px;"></span>309                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>310                         output                                            rcvd_data;
<span style="margin-left:8px;"></span>311                         output                                            rcvd_8bit_data;
<span style="margin-left:8px;"></span>312                         output                                            rcvd_rd_value;
<span style="margin-left:8px;"></span>313                       endclocking
<span style="margin-left:8px;"></span>314                       
<span style="margin-left:8px;"></span>315                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>316                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>317                       /**
<span style="margin-left:8px;"></span>318                        * Clocking block that defines MPHY VIP Monitor RX's debug signal
<span style="margin-left:8px;"></span>319                        * synchronization and directionality.
<span style="margin-left:8px;"></span>320                        */
<span style="margin-left:8px;"></span>321                       clocking mrx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>322                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>323                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>324                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>325                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>326                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>327                       endclocking
<span style="margin-left:8px;"></span>328                     `endif
<span style="margin-left:8px;"></span>329                       
<span style="margin-left:8px;"></span>330                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>331                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>332                       modport rx_port(clocking rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>335                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>336                       modport monitor_rx_port(clocking monitor_rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>337                     
<span style="margin-left:8px;"></span>338                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>339                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>340                       clocking rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>341                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>342                         input rx_dp;
<span style="margin-left:8px;"></span>343                         input rx_dn;
<span style="margin-left:8px;"></span>344                       endclocking
<span style="margin-left:8px;"></span>345                     
<span style="margin-left:8px;"></span>346                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>347                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>348                       clocking monitor_rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>349                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>350                         input rx_dp;
<span style="margin-left:8px;"></span>351                         input rx_dn;
<span style="margin-left:8px;"></span>352                       endclocking
<span style="margin-left:8px;"></span>353                     
<span style="margin-left:8px;"></span>354                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>355                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>356                       modport rx_pwm_port(clocking rx_pwm_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>360                       modport monitor_rx_pwm_port(clocking monitor_rx_pwm_cb, input rx_dp, input rx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>361                     
<span style="margin-left:8px;"></span>362                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>363                       /** Modport used to connect VIP MPHY M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>364                       modport mrx_debug_port(clocking mrx_debug_cb);
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>367                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>368                       /** Modport used to connect VIP MPHY Monitor M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>369                       modport mrx_mon_debug_port(clocking mrx_mon_debug_cb);
<span style="margin-left:8px;"></span>370                     `endif
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                     `ifdef SVT_MPHY_ENABLE_DIFZ
<span style="margin-left:8px;"></span>373                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>374                       /** 
<span style="margin-left:8px;"></span>375                        * enable the weak pulldown on DP/DN lines to drive DIF_Z 
<span style="margin-left:8px;"></span>376                        * disable the weak pulldown and maintain the state of lines in high impedence
<span style="margin-left:8px;"></span>377                        */
<span style="margin-left:8px;"></span>378                       assign (weak0, weak1) rx_dp = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>379                       assign (weak0, weak1) rx_dn = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>380                     `endif     
<span style="margin-left:8px;"></span>381                     
<span style="margin-left:8px;"></span>382                       initial begin
<span style="margin-left:8px;"></span>383        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>384        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>385        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>386                       end
<span style="margin-left:8px;"></span>387                       always begin
<span style="margin-left:8px;"></span>388        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>389        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>390        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>391        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>392        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>393        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>394        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>395                       end
<span style="margin-left:8px;"></span>396                     
<span style="margin-left:8px;"></span>397                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>398                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>399                     
<span style="margin-left:8px;"></span>400                       always begin
<span style="margin-left:8px;"></span>401                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>402                         rxclock_ls = 1'b1; 
<span style="margin-left:8px;"></span>403                         #pos_period; 
<span style="margin-left:8px;"></span>404                         rxclock_ls = 1'b0; 
<span style="margin-left:8px;"></span>405                         #neg_period;
<span style="margin-left:8px;"></span>406                     
<span style="margin-left:8px;"></span>407                       end
<span style="margin-left:8px;"></span>408                     
<span style="margin-left:8px;"></span>409                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>410                       always begin
<span style="margin-left:8px;"></span>411                         @(rxclock_ls or rxclock_hs or rx_mode);
<span style="margin-left:8px;"></span>412                           clk = rx_mode ? rxclock_ls : rxclock_hs;
<span style="margin-left:8px;"></span>413                       end
<span style="margin-left:8px;"></span>414                     `endif
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>417                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>418                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>419                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>420                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>421                     
<span style="margin-left:8px;"></span>422                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>423                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>424                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>425                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>426                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>427                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>428                       wire rec_clk_valid;      // Output asserted when rxclock_hs is valid
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>431                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>432                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>433                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>434                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>435                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>436                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>437                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>438                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>439                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>440                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>441                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                       reg  refclk;
<span style="margin-left:8px;"></span>444                       /** @endcond  */
<span style="margin-left:8px;"></span>445                     
<span style="margin-left:8px;"></span>446                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>447                       initial begin
<span style="margin-left:8px;"></span>448                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>449                         pos_period = clock_period/2;
<span style="margin-left:8px;"></span>450                         neg_period = clock_period/2;
<span style="margin-left:8px;"></span>451                         refclk = 1;
<span style="margin-left:8px;"></span>452                     //    #(clock_period); // No clock edge at T=0
<span style="margin-left:8px;"></span>453                         forever begin
<span style="margin-left:8px;"></span>454                           refclk = ~refclk;
<span style="margin-left:8px;"></span>455                           #(clock_period/8);
<span style="margin-left:8px;"></span>456                           refclk = ~refclk;
<span style="margin-left:8px;"></span>457                           #(clock_period/8);
<span style="margin-left:8px;"></span>458                           refclk = ~refclk;
<span style="margin-left:8px;"></span>459                           #(clock_period/8);
<span style="margin-left:8px;"></span>460                           refclk = ~refclk;
<span style="margin-left:8px;"></span>461                           #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>462                           refclk = ~refclk;
<span style="margin-left:8px;"></span>463                           #(clock_period/8);
<span style="margin-left:8px;"></span>464                           refclk = ~refclk;
<span style="margin-left:8px;"></span>465                           #(clock_period/8);
<span style="margin-left:8px;"></span>466                           refclk = ~refclk;
<span style="margin-left:8px;"></span>467                           #(clock_period/8);
<span style="margin-left:8px;"></span>468                           refclk = ~refclk;
<span style="margin-left:8px;"></span>469                           #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>470                         end
<span style="margin-left:8px;"></span>471                       end
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                     
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       assign data_in = ((rx_dp === 1'bz) || (rx_dp === 1'bx)) ? 1'b0 : rx_dp;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>480                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>483                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? rxclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>484                     
<span style="margin-left:8px;"></span>485                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>486                       assign rxclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>489                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>490                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>491                     
<span style="margin-left:8px;"></span>492                       // Phase detection
<span style="margin-left:8px;"></span>493                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>494                     
<span style="margin-left:8px;"></span>495                       // Clock extraction
<span style="margin-left:8px;"></span>496                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>497                     
<span style="margin-left:8px;"></span>498                       // Clock valid condition
<span style="margin-left:8px;"></span>499                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>500                     
<span style="margin-left:8px;"></span>501                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>502                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>503                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>504                       // Initialize all registers
<span style="margin-left:8px;"></span>505                       initial begin
<span style="margin-left:8px;"></span>506                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>507                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>508                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>509                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>510                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>511                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>512                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>513                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>514                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>515                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>516                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>517                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>518                       end
<span style="margin-left:8px;"></span>519                     
<span style="margin-left:8px;"></span>520                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>521                       initial begin
<span style="margin-left:8px;"></span>522                         @(posedge refclk);
<span style="margin-left:8px;"></span>523                         @(posedge refclk);
<span style="margin-left:8px;"></span>524                         pll_reset = 0;
<span style="margin-left:8px;"></span>525                       end
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                       // Generation of control signals
<span style="margin-left:8px;"></span>528                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>529                         data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>530                         data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>531                         data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>532                         data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>533                         extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>534                       end
<span style="margin-left:8px;"></span>535                     
<span style="margin-left:8px;"></span>536                       // Generation of feedback
<span style="margin-left:8px;"></span>537                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>538                         if (pll_reset) begin
<span style="margin-left:8px;"></span>539                           feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>540                         end
<span style="margin-left:8px;"></span>541                         else begin
<span style="margin-left:8px;"></span>542                           feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>543                         end
<span style="margin-left:8px;"></span>544                       end
<span style="margin-left:8px;"></span>545                     
<span style="margin-left:8px;"></span>546                       // Generation of clock
<span style="margin-left:8px;"></span>547                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>548                         if (pll_reset) begin
<span style="margin-left:8px;"></span>549                           pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>550                         end
<span style="margin-left:8px;"></span>551                         else begin
<span style="margin-left:8px;"></span>552                           pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>553                         end
<span style="margin-left:8px;"></span>554                       end
<span style="margin-left:8px;"></span>555                     
<span style="margin-left:8px;"></span>556                       // Generation of recovered clock
<span style="margin-left:8px;"></span>557                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>558                         if (pll_reset) begin
<span style="margin-left:8px;"></span>559                           pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>560                         end
<span style="margin-left:8px;"></span>561                         else begin
<span style="margin-left:8px;"></span>562                           pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>563                         end
<span style="margin-left:8px;"></span>564                       end
<span style="margin-left:8px;"></span>565                     
<span style="margin-left:8px;"></span>566                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>567                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>568                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>569                     
<span style="margin-left:8px;"></span>570                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>571                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>572                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>573                       always @ (refclk) begin
<span style="margin-left:8px;"></span>574                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>575                           clk4x = refclk;
<span style="margin-left:8px;"></span>576                         end else begin
<span style="margin-left:8px;"></span>577                           vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>578                         end
<span style="margin-left:8px;"></span>579                       end
<span style="margin-left:8px;"></span>580                     
<span style="margin-left:8px;"></span>581                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>582                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>583                       end
<span style="margin-left:8px;"></span>584                     
<span style="margin-left:8px;"></span>585                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>586                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>587                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>588                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>589                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>590                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                       end
<span style="margin-left:8px;"></span>593                     `endif
<span style="margin-left:8px;"></span>594                     `endif
<span style="margin-left:8px;"></span>595                     
<span style="margin-left:8px;"></span>596                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_2029365105_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">597        <span onclick="var macroSpan=$(this).next('#macro_2029365105_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_2029365105_597" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>597.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>597.3                    
<span style="margin-left:8px;"></span>597.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>597.6                     endfunction 
<span style="margin-left:8px;"></span>597.7                   `else 
<span style="margin-left:8px;"></span>597.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.9                        
<span style="margin-left:8px;"></span>597.10                    endfunction 
<span style="margin-left:8px;"></span>597.11                  `endif 
<span style="margin-left:8px;"></span>597.12                    string full_name; 
<span style="margin-left:8px;"></span>597.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>597.14                   
<span style="margin-left:8px;"></span>597.15                     
<span style="margin-left:8px;"></span>597.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>597.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>597.18                    endfunction 
<span style="margin-left:8px;"></span>597.19                   
<span style="margin-left:8px;"></span>597.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.21                    initial begin 
<span style="margin-left:8px;"></span>597.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.23                       
<span style="margin-left:8px;"></span>597.24                       
<span style="margin-left:8px;"></span>597.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>597.26                  `endif 
<span style="margin-left:8px;"></span>597.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>597.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>597.29                       
<span style="margin-left:8px;"></span>597.30                       
<span style="margin-left:8px;"></span>597.31                       
<span style="margin-left:8px;"></span>597.32                       
<span style="margin-left:8px;"></span>597.33                       
<span style="margin-left:8px;"></span>597.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>597.35                  `endif 
<span style="margin-left:8px;"></span>597.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>597.38                  `else 
<span style="margin-left:8px;"></span>597.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>597.40                  `endif 
<span style="margin-left:8px;"></span>597.41                    end 
<span style="margin-left:8px;"></span>597.42                  `endif</span></pre>
</div>
<div name='inst_tag_193857'>
<a name="inst_tag_193857_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_193857" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[1]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>19</td><td>7</td><td>36.84</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>273</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>383</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>388</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>597</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>272                       initial begin
<span style="margin-left:8px;"></span>273        1/1              rcvd_data = 'h0;
<span style="margin-left:8px;"></span>274        1/1              rcvd_8bit_data = 'h0;
<span style="margin-left:8px;"></span>275        1/1              rcvd_rd_value = 'b0;
<span style="margin-left:8px;"></span>276                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>277                         rxclock_ls = 0;
<span style="margin-left:8px;"></span>278                         rx_mode = 1'b1; 
<span style="margin-left:8px;"></span>279                     `endif
<span style="margin-left:8px;"></span>280                       end
<span style="margin-left:8px;"></span>281                     
<span style="margin-left:8px;"></span>282                     `endif
<span style="margin-left:8px;"></span>283                     /** @endcond  */
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>286                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>287                       clocking rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>288                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>289                         input rx_dp;
<span style="margin-left:8px;"></span>290                         input rx_dn;
<span style="margin-left:8px;"></span>291                       endclocking
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>294                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>295                       clocking monitor_rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>296                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>297                         input rx_dp;
<span style="margin-left:8px;"></span>298                         input rx_dn;
<span style="margin-left:8px;"></span>299                       endclocking
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>302                       /**
<span style="margin-left:8px;"></span>303                        * Clocking block that defines MPHY VIP RX's debug signal
<span style="margin-left:8px;"></span>304                        * synchronization and directionality.
<span style="margin-left:8px;"></span>305                        */
<span style="margin-left:8px;"></span>306                       clocking mrx_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>307                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>308                         output                                            fsm_state;
<span style="margin-left:8px;"></span>309                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>310                         output                                            rcvd_data;
<span style="margin-left:8px;"></span>311                         output                                            rcvd_8bit_data;
<span style="margin-left:8px;"></span>312                         output                                            rcvd_rd_value;
<span style="margin-left:8px;"></span>313                       endclocking
<span style="margin-left:8px;"></span>314                       
<span style="margin-left:8px;"></span>315                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>316                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>317                       /**
<span style="margin-left:8px;"></span>318                        * Clocking block that defines MPHY VIP Monitor RX's debug signal
<span style="margin-left:8px;"></span>319                        * synchronization and directionality.
<span style="margin-left:8px;"></span>320                        */
<span style="margin-left:8px;"></span>321                       clocking mrx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>322                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>323                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>324                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>325                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>326                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>327                       endclocking
<span style="margin-left:8px;"></span>328                     `endif
<span style="margin-left:8px;"></span>329                       
<span style="margin-left:8px;"></span>330                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>331                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>332                       modport rx_port(clocking rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>335                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>336                       modport monitor_rx_port(clocking monitor_rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>337                     
<span style="margin-left:8px;"></span>338                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>339                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>340                       clocking rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>341                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>342                         input rx_dp;
<span style="margin-left:8px;"></span>343                         input rx_dn;
<span style="margin-left:8px;"></span>344                       endclocking
<span style="margin-left:8px;"></span>345                     
<span style="margin-left:8px;"></span>346                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>347                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>348                       clocking monitor_rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>349                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>350                         input rx_dp;
<span style="margin-left:8px;"></span>351                         input rx_dn;
<span style="margin-left:8px;"></span>352                       endclocking
<span style="margin-left:8px;"></span>353                     
<span style="margin-left:8px;"></span>354                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>355                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>356                       modport rx_pwm_port(clocking rx_pwm_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>360                       modport monitor_rx_pwm_port(clocking monitor_rx_pwm_cb, input rx_dp, input rx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>361                     
<span style="margin-left:8px;"></span>362                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>363                       /** Modport used to connect VIP MPHY M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>364                       modport mrx_debug_port(clocking mrx_debug_cb);
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>367                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>368                       /** Modport used to connect VIP MPHY Monitor M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>369                       modport mrx_mon_debug_port(clocking mrx_mon_debug_cb);
<span style="margin-left:8px;"></span>370                     `endif
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                     `ifdef SVT_MPHY_ENABLE_DIFZ
<span style="margin-left:8px;"></span>373                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>374                       /** 
<span style="margin-left:8px;"></span>375                        * enable the weak pulldown on DP/DN lines to drive DIF_Z 
<span style="margin-left:8px;"></span>376                        * disable the weak pulldown and maintain the state of lines in high impedence
<span style="margin-left:8px;"></span>377                        */
<span style="margin-left:8px;"></span>378                       assign (weak0, weak1) rx_dp = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>379                       assign (weak0, weak1) rx_dn = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>380                     `endif     
<span style="margin-left:8px;"></span>381                     
<span style="margin-left:8px;"></span>382                       initial begin
<span style="margin-left:8px;"></span>383        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>384        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>385        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>386                       end
<span style="margin-left:8px;"></span>387                       always begin
<span style="margin-left:8px;"></span>388        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>389        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>390        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>391        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>392        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>393        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>394        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>395                       end
<span style="margin-left:8px;"></span>396                     
<span style="margin-left:8px;"></span>397                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>398                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>399                     
<span style="margin-left:8px;"></span>400                       always begin
<span style="margin-left:8px;"></span>401                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>402                         rxclock_ls = 1'b1; 
<span style="margin-left:8px;"></span>403                         #pos_period; 
<span style="margin-left:8px;"></span>404                         rxclock_ls = 1'b0; 
<span style="margin-left:8px;"></span>405                         #neg_period;
<span style="margin-left:8px;"></span>406                     
<span style="margin-left:8px;"></span>407                       end
<span style="margin-left:8px;"></span>408                     
<span style="margin-left:8px;"></span>409                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>410                       always begin
<span style="margin-left:8px;"></span>411                         @(rxclock_ls or rxclock_hs or rx_mode);
<span style="margin-left:8px;"></span>412                           clk = rx_mode ? rxclock_ls : rxclock_hs;
<span style="margin-left:8px;"></span>413                       end
<span style="margin-left:8px;"></span>414                     `endif
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>417                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>418                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>419                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>420                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>421                     
<span style="margin-left:8px;"></span>422                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>423                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>424                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>425                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>426                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>427                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>428                       wire rec_clk_valid;      // Output asserted when rxclock_hs is valid
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>431                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>432                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>433                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>434                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>435                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>436                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>437                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>438                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>439                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>440                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>441                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                       reg  refclk;
<span style="margin-left:8px;"></span>444                       /** @endcond  */
<span style="margin-left:8px;"></span>445                     
<span style="margin-left:8px;"></span>446                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>447                       initial begin
<span style="margin-left:8px;"></span>448                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>449                         pos_period = clock_period/2;
<span style="margin-left:8px;"></span>450                         neg_period = clock_period/2;
<span style="margin-left:8px;"></span>451                         refclk = 1;
<span style="margin-left:8px;"></span>452                     //    #(clock_period); // No clock edge at T=0
<span style="margin-left:8px;"></span>453                         forever begin
<span style="margin-left:8px;"></span>454                           refclk = ~refclk;
<span style="margin-left:8px;"></span>455                           #(clock_period/8);
<span style="margin-left:8px;"></span>456                           refclk = ~refclk;
<span style="margin-left:8px;"></span>457                           #(clock_period/8);
<span style="margin-left:8px;"></span>458                           refclk = ~refclk;
<span style="margin-left:8px;"></span>459                           #(clock_period/8);
<span style="margin-left:8px;"></span>460                           refclk = ~refclk;
<span style="margin-left:8px;"></span>461                           #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>462                           refclk = ~refclk;
<span style="margin-left:8px;"></span>463                           #(clock_period/8);
<span style="margin-left:8px;"></span>464                           refclk = ~refclk;
<span style="margin-left:8px;"></span>465                           #(clock_period/8);
<span style="margin-left:8px;"></span>466                           refclk = ~refclk;
<span style="margin-left:8px;"></span>467                           #(clock_period/8);
<span style="margin-left:8px;"></span>468                           refclk = ~refclk;
<span style="margin-left:8px;"></span>469                           #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>470                         end
<span style="margin-left:8px;"></span>471                       end
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                     
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       assign data_in = ((rx_dp === 1'bz) || (rx_dp === 1'bx)) ? 1'b0 : rx_dp;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>480                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>483                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? rxclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>484                     
<span style="margin-left:8px;"></span>485                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>486                       assign rxclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>489                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>490                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>491                     
<span style="margin-left:8px;"></span>492                       // Phase detection
<span style="margin-left:8px;"></span>493                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>494                     
<span style="margin-left:8px;"></span>495                       // Clock extraction
<span style="margin-left:8px;"></span>496                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>497                     
<span style="margin-left:8px;"></span>498                       // Clock valid condition
<span style="margin-left:8px;"></span>499                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>500                     
<span style="margin-left:8px;"></span>501                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>502                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>503                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>504                       // Initialize all registers
<span style="margin-left:8px;"></span>505                       initial begin
<span style="margin-left:8px;"></span>506                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>507                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>508                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>509                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>510                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>511                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>512                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>513                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>514                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>515                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>516                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>517                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>518                       end
<span style="margin-left:8px;"></span>519                     
<span style="margin-left:8px;"></span>520                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>521                       initial begin
<span style="margin-left:8px;"></span>522                         @(posedge refclk);
<span style="margin-left:8px;"></span>523                         @(posedge refclk);
<span style="margin-left:8px;"></span>524                         pll_reset = 0;
<span style="margin-left:8px;"></span>525                       end
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                       // Generation of control signals
<span style="margin-left:8px;"></span>528                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>529                         data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>530                         data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>531                         data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>532                         data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>533                         extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>534                       end
<span style="margin-left:8px;"></span>535                     
<span style="margin-left:8px;"></span>536                       // Generation of feedback
<span style="margin-left:8px;"></span>537                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>538                         if (pll_reset) begin
<span style="margin-left:8px;"></span>539                           feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>540                         end
<span style="margin-left:8px;"></span>541                         else begin
<span style="margin-left:8px;"></span>542                           feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>543                         end
<span style="margin-left:8px;"></span>544                       end
<span style="margin-left:8px;"></span>545                     
<span style="margin-left:8px;"></span>546                       // Generation of clock
<span style="margin-left:8px;"></span>547                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>548                         if (pll_reset) begin
<span style="margin-left:8px;"></span>549                           pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>550                         end
<span style="margin-left:8px;"></span>551                         else begin
<span style="margin-left:8px;"></span>552                           pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>553                         end
<span style="margin-left:8px;"></span>554                       end
<span style="margin-left:8px;"></span>555                     
<span style="margin-left:8px;"></span>556                       // Generation of recovered clock
<span style="margin-left:8px;"></span>557                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>558                         if (pll_reset) begin
<span style="margin-left:8px;"></span>559                           pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>560                         end
<span style="margin-left:8px;"></span>561                         else begin
<span style="margin-left:8px;"></span>562                           pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>563                         end
<span style="margin-left:8px;"></span>564                       end
<span style="margin-left:8px;"></span>565                     
<span style="margin-left:8px;"></span>566                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>567                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>568                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>569                     
<span style="margin-left:8px;"></span>570                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>571                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>572                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>573                       always @ (refclk) begin
<span style="margin-left:8px;"></span>574                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>575                           clk4x = refclk;
<span style="margin-left:8px;"></span>576                         end else begin
<span style="margin-left:8px;"></span>577                           vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>578                         end
<span style="margin-left:8px;"></span>579                       end
<span style="margin-left:8px;"></span>580                     
<span style="margin-left:8px;"></span>581                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>582                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>583                       end
<span style="margin-left:8px;"></span>584                     
<span style="margin-left:8px;"></span>585                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>586                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>587                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>588                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>589                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>590                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                       end
<span style="margin-left:8px;"></span>593                     `endif
<span style="margin-left:8px;"></span>594                     `endif
<span style="margin-left:8px;"></span>595                     
<span style="margin-left:8px;"></span>596                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_1620540880_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">597        <span onclick="var macroSpan=$(this).next('#macro_1620540880_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_1620540880_597" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>597.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>597.3                    
<span style="margin-left:8px;"></span>597.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>597.6                     endfunction 
<span style="margin-left:8px;"></span>597.7                   `else 
<span style="margin-left:8px;"></span>597.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.9                        
<span style="margin-left:8px;"></span>597.10                    endfunction 
<span style="margin-left:8px;"></span>597.11                  `endif 
<span style="margin-left:8px;"></span>597.12                    string full_name; 
<span style="margin-left:8px;"></span>597.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>597.14                   
<span style="margin-left:8px;"></span>597.15                     
<span style="margin-left:8px;"></span>597.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>597.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>597.18                    endfunction 
<span style="margin-left:8px;"></span>597.19                   
<span style="margin-left:8px;"></span>597.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.21                    initial begin 
<span style="margin-left:8px;"></span>597.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.23                       
<span style="margin-left:8px;"></span>597.24                       
<span style="margin-left:8px;"></span>597.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>597.26                  `endif 
<span style="margin-left:8px;"></span>597.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>597.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>597.29                       
<span style="margin-left:8px;"></span>597.30                       
<span style="margin-left:8px;"></span>597.31                       
<span style="margin-left:8px;"></span>597.32                       
<span style="margin-left:8px;"></span>597.33                       
<span style="margin-left:8px;"></span>597.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>597.35                  `endif 
<span style="margin-left:8px;"></span>597.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>597.38                  `else 
<span style="margin-left:8px;"></span>597.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>597.40                  `endif 
<span style="margin-left:8px;"></span>597.41                    end 
<span style="margin-left:8px;"></span>597.42                  `endif</span></pre>
</div>
<div name='inst_tag_193858'>
<a name="inst_tag_193858_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_193858" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[2]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>19</td><td>7</td><td>36.84</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>273</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>383</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>388</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>597</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>272                       initial begin
<span style="margin-left:8px;"></span>273        1/1              rcvd_data = 'h0;
<span style="margin-left:8px;"></span>274        1/1              rcvd_8bit_data = 'h0;
<span style="margin-left:8px;"></span>275        1/1              rcvd_rd_value = 'b0;
<span style="margin-left:8px;"></span>276                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>277                         rxclock_ls = 0;
<span style="margin-left:8px;"></span>278                         rx_mode = 1'b1; 
<span style="margin-left:8px;"></span>279                     `endif
<span style="margin-left:8px;"></span>280                       end
<span style="margin-left:8px;"></span>281                     
<span style="margin-left:8px;"></span>282                     `endif
<span style="margin-left:8px;"></span>283                     /** @endcond  */
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>286                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>287                       clocking rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>288                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>289                         input rx_dp;
<span style="margin-left:8px;"></span>290                         input rx_dn;
<span style="margin-left:8px;"></span>291                       endclocking
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>294                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>295                       clocking monitor_rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>296                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>297                         input rx_dp;
<span style="margin-left:8px;"></span>298                         input rx_dn;
<span style="margin-left:8px;"></span>299                       endclocking
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>302                       /**
<span style="margin-left:8px;"></span>303                        * Clocking block that defines MPHY VIP RX's debug signal
<span style="margin-left:8px;"></span>304                        * synchronization and directionality.
<span style="margin-left:8px;"></span>305                        */
<span style="margin-left:8px;"></span>306                       clocking mrx_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>307                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>308                         output                                            fsm_state;
<span style="margin-left:8px;"></span>309                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>310                         output                                            rcvd_data;
<span style="margin-left:8px;"></span>311                         output                                            rcvd_8bit_data;
<span style="margin-left:8px;"></span>312                         output                                            rcvd_rd_value;
<span style="margin-left:8px;"></span>313                       endclocking
<span style="margin-left:8px;"></span>314                       
<span style="margin-left:8px;"></span>315                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>316                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>317                       /**
<span style="margin-left:8px;"></span>318                        * Clocking block that defines MPHY VIP Monitor RX's debug signal
<span style="margin-left:8px;"></span>319                        * synchronization and directionality.
<span style="margin-left:8px;"></span>320                        */
<span style="margin-left:8px;"></span>321                       clocking mrx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>322                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>323                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>324                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>325                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>326                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>327                       endclocking
<span style="margin-left:8px;"></span>328                     `endif
<span style="margin-left:8px;"></span>329                       
<span style="margin-left:8px;"></span>330                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>331                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>332                       modport rx_port(clocking rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>335                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>336                       modport monitor_rx_port(clocking monitor_rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>337                     
<span style="margin-left:8px;"></span>338                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>339                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>340                       clocking rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>341                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>342                         input rx_dp;
<span style="margin-left:8px;"></span>343                         input rx_dn;
<span style="margin-left:8px;"></span>344                       endclocking
<span style="margin-left:8px;"></span>345                     
<span style="margin-left:8px;"></span>346                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>347                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>348                       clocking monitor_rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>349                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>350                         input rx_dp;
<span style="margin-left:8px;"></span>351                         input rx_dn;
<span style="margin-left:8px;"></span>352                       endclocking
<span style="margin-left:8px;"></span>353                     
<span style="margin-left:8px;"></span>354                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>355                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>356                       modport rx_pwm_port(clocking rx_pwm_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>360                       modport monitor_rx_pwm_port(clocking monitor_rx_pwm_cb, input rx_dp, input rx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>361                     
<span style="margin-left:8px;"></span>362                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>363                       /** Modport used to connect VIP MPHY M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>364                       modport mrx_debug_port(clocking mrx_debug_cb);
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>367                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>368                       /** Modport used to connect VIP MPHY Monitor M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>369                       modport mrx_mon_debug_port(clocking mrx_mon_debug_cb);
<span style="margin-left:8px;"></span>370                     `endif
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                     `ifdef SVT_MPHY_ENABLE_DIFZ
<span style="margin-left:8px;"></span>373                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>374                       /** 
<span style="margin-left:8px;"></span>375                        * enable the weak pulldown on DP/DN lines to drive DIF_Z 
<span style="margin-left:8px;"></span>376                        * disable the weak pulldown and maintain the state of lines in high impedence
<span style="margin-left:8px;"></span>377                        */
<span style="margin-left:8px;"></span>378                       assign (weak0, weak1) rx_dp = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>379                       assign (weak0, weak1) rx_dn = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>380                     `endif     
<span style="margin-left:8px;"></span>381                     
<span style="margin-left:8px;"></span>382                       initial begin
<span style="margin-left:8px;"></span>383        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>384        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>385        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>386                       end
<span style="margin-left:8px;"></span>387                       always begin
<span style="margin-left:8px;"></span>388        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>389        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>390        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>391        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>392        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>393        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>394        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>395                       end
<span style="margin-left:8px;"></span>396                     
<span style="margin-left:8px;"></span>397                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>398                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>399                     
<span style="margin-left:8px;"></span>400                       always begin
<span style="margin-left:8px;"></span>401                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>402                         rxclock_ls = 1'b1; 
<span style="margin-left:8px;"></span>403                         #pos_period; 
<span style="margin-left:8px;"></span>404                         rxclock_ls = 1'b0; 
<span style="margin-left:8px;"></span>405                         #neg_period;
<span style="margin-left:8px;"></span>406                     
<span style="margin-left:8px;"></span>407                       end
<span style="margin-left:8px;"></span>408                     
<span style="margin-left:8px;"></span>409                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>410                       always begin
<span style="margin-left:8px;"></span>411                         @(rxclock_ls or rxclock_hs or rx_mode);
<span style="margin-left:8px;"></span>412                           clk = rx_mode ? rxclock_ls : rxclock_hs;
<span style="margin-left:8px;"></span>413                       end
<span style="margin-left:8px;"></span>414                     `endif
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>417                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>418                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>419                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>420                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>421                     
<span style="margin-left:8px;"></span>422                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>423                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>424                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>425                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>426                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>427                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>428                       wire rec_clk_valid;      // Output asserted when rxclock_hs is valid
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>431                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>432                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>433                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>434                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>435                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>436                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>437                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>438                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>439                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>440                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>441                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                       reg  refclk;
<span style="margin-left:8px;"></span>444                       /** @endcond  */
<span style="margin-left:8px;"></span>445                     
<span style="margin-left:8px;"></span>446                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>447                       initial begin
<span style="margin-left:8px;"></span>448                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>449                         pos_period = clock_period/2;
<span style="margin-left:8px;"></span>450                         neg_period = clock_period/2;
<span style="margin-left:8px;"></span>451                         refclk = 1;
<span style="margin-left:8px;"></span>452                     //    #(clock_period); // No clock edge at T=0
<span style="margin-left:8px;"></span>453                         forever begin
<span style="margin-left:8px;"></span>454                           refclk = ~refclk;
<span style="margin-left:8px;"></span>455                           #(clock_period/8);
<span style="margin-left:8px;"></span>456                           refclk = ~refclk;
<span style="margin-left:8px;"></span>457                           #(clock_period/8);
<span style="margin-left:8px;"></span>458                           refclk = ~refclk;
<span style="margin-left:8px;"></span>459                           #(clock_period/8);
<span style="margin-left:8px;"></span>460                           refclk = ~refclk;
<span style="margin-left:8px;"></span>461                           #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>462                           refclk = ~refclk;
<span style="margin-left:8px;"></span>463                           #(clock_period/8);
<span style="margin-left:8px;"></span>464                           refclk = ~refclk;
<span style="margin-left:8px;"></span>465                           #(clock_period/8);
<span style="margin-left:8px;"></span>466                           refclk = ~refclk;
<span style="margin-left:8px;"></span>467                           #(clock_period/8);
<span style="margin-left:8px;"></span>468                           refclk = ~refclk;
<span style="margin-left:8px;"></span>469                           #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>470                         end
<span style="margin-left:8px;"></span>471                       end
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                     
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       assign data_in = ((rx_dp === 1'bz) || (rx_dp === 1'bx)) ? 1'b0 : rx_dp;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>480                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>483                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? rxclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>484                     
<span style="margin-left:8px;"></span>485                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>486                       assign rxclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>489                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>490                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>491                     
<span style="margin-left:8px;"></span>492                       // Phase detection
<span style="margin-left:8px;"></span>493                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>494                     
<span style="margin-left:8px;"></span>495                       // Clock extraction
<span style="margin-left:8px;"></span>496                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>497                     
<span style="margin-left:8px;"></span>498                       // Clock valid condition
<span style="margin-left:8px;"></span>499                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>500                     
<span style="margin-left:8px;"></span>501                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>502                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>503                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>504                       // Initialize all registers
<span style="margin-left:8px;"></span>505                       initial begin
<span style="margin-left:8px;"></span>506                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>507                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>508                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>509                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>510                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>511                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>512                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>513                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>514                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>515                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>516                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>517                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>518                       end
<span style="margin-left:8px;"></span>519                     
<span style="margin-left:8px;"></span>520                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>521                       initial begin
<span style="margin-left:8px;"></span>522                         @(posedge refclk);
<span style="margin-left:8px;"></span>523                         @(posedge refclk);
<span style="margin-left:8px;"></span>524                         pll_reset = 0;
<span style="margin-left:8px;"></span>525                       end
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                       // Generation of control signals
<span style="margin-left:8px;"></span>528                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>529                         data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>530                         data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>531                         data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>532                         data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>533                         extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>534                       end
<span style="margin-left:8px;"></span>535                     
<span style="margin-left:8px;"></span>536                       // Generation of feedback
<span style="margin-left:8px;"></span>537                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>538                         if (pll_reset) begin
<span style="margin-left:8px;"></span>539                           feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>540                         end
<span style="margin-left:8px;"></span>541                         else begin
<span style="margin-left:8px;"></span>542                           feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>543                         end
<span style="margin-left:8px;"></span>544                       end
<span style="margin-left:8px;"></span>545                     
<span style="margin-left:8px;"></span>546                       // Generation of clock
<span style="margin-left:8px;"></span>547                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>548                         if (pll_reset) begin
<span style="margin-left:8px;"></span>549                           pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>550                         end
<span style="margin-left:8px;"></span>551                         else begin
<span style="margin-left:8px;"></span>552                           pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>553                         end
<span style="margin-left:8px;"></span>554                       end
<span style="margin-left:8px;"></span>555                     
<span style="margin-left:8px;"></span>556                       // Generation of recovered clock
<span style="margin-left:8px;"></span>557                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>558                         if (pll_reset) begin
<span style="margin-left:8px;"></span>559                           pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>560                         end
<span style="margin-left:8px;"></span>561                         else begin
<span style="margin-left:8px;"></span>562                           pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>563                         end
<span style="margin-left:8px;"></span>564                       end
<span style="margin-left:8px;"></span>565                     
<span style="margin-left:8px;"></span>566                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>567                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>568                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>569                     
<span style="margin-left:8px;"></span>570                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>571                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>572                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>573                       always @ (refclk) begin
<span style="margin-left:8px;"></span>574                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>575                           clk4x = refclk;
<span style="margin-left:8px;"></span>576                         end else begin
<span style="margin-left:8px;"></span>577                           vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>578                         end
<span style="margin-left:8px;"></span>579                       end
<span style="margin-left:8px;"></span>580                     
<span style="margin-left:8px;"></span>581                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>582                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>583                       end
<span style="margin-left:8px;"></span>584                     
<span style="margin-left:8px;"></span>585                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>586                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>587                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>588                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>589                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>590                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                       end
<span style="margin-left:8px;"></span>593                     `endif
<span style="margin-left:8px;"></span>594                     `endif
<span style="margin-left:8px;"></span>595                     
<span style="margin-left:8px;"></span>596                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_1211716655_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">597        <span onclick="var macroSpan=$(this).next('#macro_1211716655_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_1211716655_597" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>597.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>597.3                    
<span style="margin-left:8px;"></span>597.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>597.6                     endfunction 
<span style="margin-left:8px;"></span>597.7                   `else 
<span style="margin-left:8px;"></span>597.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.9                        
<span style="margin-left:8px;"></span>597.10                    endfunction 
<span style="margin-left:8px;"></span>597.11                  `endif 
<span style="margin-left:8px;"></span>597.12                    string full_name; 
<span style="margin-left:8px;"></span>597.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>597.14                   
<span style="margin-left:8px;"></span>597.15                     
<span style="margin-left:8px;"></span>597.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>597.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>597.18                    endfunction 
<span style="margin-left:8px;"></span>597.19                   
<span style="margin-left:8px;"></span>597.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.21                    initial begin 
<span style="margin-left:8px;"></span>597.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.23                       
<span style="margin-left:8px;"></span>597.24                       
<span style="margin-left:8px;"></span>597.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>597.26                  `endif 
<span style="margin-left:8px;"></span>597.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>597.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>597.29                       
<span style="margin-left:8px;"></span>597.30                       
<span style="margin-left:8px;"></span>597.31                       
<span style="margin-left:8px;"></span>597.32                       
<span style="margin-left:8px;"></span>597.33                       
<span style="margin-left:8px;"></span>597.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>597.35                  `endif 
<span style="margin-left:8px;"></span>597.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>597.38                  `else 
<span style="margin-left:8px;"></span>597.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>597.40                  `endif 
<span style="margin-left:8px;"></span>597.41                    end 
<span style="margin-left:8px;"></span>597.42                  `endif</span></pre>
</div>
<div name='inst_tag_193859'>
<a name="inst_tag_193859_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_193859" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mrx_serial_if[3]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>19</td><td>7</td><td>36.84</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>273</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>383</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>388</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>597</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>272                       initial begin
<span style="margin-left:8px;"></span>273        1/1              rcvd_data = 'h0;
<span style="margin-left:8px;"></span>274        1/1              rcvd_8bit_data = 'h0;
<span style="margin-left:8px;"></span>275        1/1              rcvd_rd_value = 'b0;
<span style="margin-left:8px;"></span>276                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>277                         rxclock_ls = 0;
<span style="margin-left:8px;"></span>278                         rx_mode = 1'b1; 
<span style="margin-left:8px;"></span>279                     `endif
<span style="margin-left:8px;"></span>280                       end
<span style="margin-left:8px;"></span>281                     
<span style="margin-left:8px;"></span>282                     `endif
<span style="margin-left:8px;"></span>283                     /** @endcond  */
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>286                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>287                       clocking rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>288                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>289                         input rx_dp;
<span style="margin-left:8px;"></span>290                         input rx_dn;
<span style="margin-left:8px;"></span>291                       endclocking
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>294                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>295                       clocking monitor_rx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>296                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>297                         input rx_dp;
<span style="margin-left:8px;"></span>298                         input rx_dn;
<span style="margin-left:8px;"></span>299                       endclocking
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>302                       /**
<span style="margin-left:8px;"></span>303                        * Clocking block that defines MPHY VIP RX's debug signal
<span style="margin-left:8px;"></span>304                        * synchronization and directionality.
<span style="margin-left:8px;"></span>305                        */
<span style="margin-left:8px;"></span>306                       clocking mrx_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>307                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>308                         output                                            fsm_state;
<span style="margin-left:8px;"></span>309                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>310                         output                                            rcvd_data;
<span style="margin-left:8px;"></span>311                         output                                            rcvd_8bit_data;
<span style="margin-left:8px;"></span>312                         output                                            rcvd_rd_value;
<span style="margin-left:8px;"></span>313                       endclocking
<span style="margin-left:8px;"></span>314                       
<span style="margin-left:8px;"></span>315                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>316                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>317                       /**
<span style="margin-left:8px;"></span>318                        * Clocking block that defines MPHY VIP Monitor RX's debug signal
<span style="margin-left:8px;"></span>319                        * synchronization and directionality.
<span style="margin-left:8px;"></span>320                        */
<span style="margin-left:8px;"></span>321                       clocking mrx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>322                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>323                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>324                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>325                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>326                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>327                       endclocking
<span style="margin-left:8px;"></span>328                     `endif
<span style="margin-left:8px;"></span>329                       
<span style="margin-left:8px;"></span>330                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>331                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>332                       modport rx_port(clocking rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>335                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>336                       modport monitor_rx_port(clocking monitor_rx_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>337                     
<span style="margin-left:8px;"></span>338                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>339                       /** Clocking block that defines VIP DRIVER's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>340                       clocking rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>341                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>342                         input rx_dp;
<span style="margin-left:8px;"></span>343                         input rx_dn;
<span style="margin-left:8px;"></span>344                       endclocking
<span style="margin-left:8px;"></span>345                     
<span style="margin-left:8px;"></span>346                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>347                       /** Clocking block that defines VIP MONITOR's serial RX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>348                       clocking monitor_rx_pwm_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>349                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>350                         input rx_dp;
<span style="margin-left:8px;"></span>351                         input rx_dn;
<span style="margin-left:8px;"></span>352                       endclocking
<span style="margin-left:8px;"></span>353                     
<span style="margin-left:8px;"></span>354                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>355                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>356                       modport rx_pwm_port(clocking rx_pwm_cb, input rx_dp, input rx_dn);
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>360                       modport monitor_rx_pwm_port(clocking monitor_rx_pwm_cb, input rx_dp, input rx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>361                     
<span style="margin-left:8px;"></span>362                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>363                       /** Modport used to connect VIP MPHY M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>364                       modport mrx_debug_port(clocking mrx_debug_cb);
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>367                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>368                       /** Modport used to connect VIP MPHY Monitor M-RX to debug interface signals. */
<span style="margin-left:8px;"></span>369                       modport mrx_mon_debug_port(clocking mrx_mon_debug_cb);
<span style="margin-left:8px;"></span>370                     `endif
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                     `ifdef SVT_MPHY_ENABLE_DIFZ
<span style="margin-left:8px;"></span>373                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>374                       /** 
<span style="margin-left:8px;"></span>375                        * enable the weak pulldown on DP/DN lines to drive DIF_Z 
<span style="margin-left:8px;"></span>376                        * disable the weak pulldown and maintain the state of lines in high impedence
<span style="margin-left:8px;"></span>377                        */
<span style="margin-left:8px;"></span>378                       assign (weak0, weak1) rx_dp = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>379                       assign (weak0, weak1) rx_dn = (drive_difz) ? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>380                     `endif     
<span style="margin-left:8px;"></span>381                     
<span style="margin-left:8px;"></span>382                       initial begin
<span style="margin-left:8px;"></span>383        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>384        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>385        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>386                       end
<span style="margin-left:8px;"></span>387                       always begin
<span style="margin-left:8px;"></span>388        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>389        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>390        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>391        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>392        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>393        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>394        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>395                       end
<span style="margin-left:8px;"></span>396                     
<span style="margin-left:8px;"></span>397                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>398                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>399                     
<span style="margin-left:8px;"></span>400                       always begin
<span style="margin-left:8px;"></span>401                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>402                         rxclock_ls = 1'b1; 
<span style="margin-left:8px;"></span>403                         #pos_period; 
<span style="margin-left:8px;"></span>404                         rxclock_ls = 1'b0; 
<span style="margin-left:8px;"></span>405                         #neg_period;
<span style="margin-left:8px;"></span>406                     
<span style="margin-left:8px;"></span>407                       end
<span style="margin-left:8px;"></span>408                     
<span style="margin-left:8px;"></span>409                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>410                       always begin
<span style="margin-left:8px;"></span>411                         @(rxclock_ls or rxclock_hs or rx_mode);
<span style="margin-left:8px;"></span>412                           clk = rx_mode ? rxclock_ls : rxclock_hs;
<span style="margin-left:8px;"></span>413                       end
<span style="margin-left:8px;"></span>414                     `endif
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>417                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>418                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>419                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>420                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>421                     
<span style="margin-left:8px;"></span>422                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>423                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>424                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>425                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>426                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>427                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>428                       wire rec_clk_valid;      // Output asserted when rxclock_hs is valid
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>431                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>432                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>433                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>434                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>435                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>436                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>437                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>438                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>439                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>440                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>441                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                       reg  refclk;
<span style="margin-left:8px;"></span>444                       /** @endcond  */
<span style="margin-left:8px;"></span>445                     
<span style="margin-left:8px;"></span>446                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>447                       initial begin
<span style="margin-left:8px;"></span>448                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>449                         pos_period = clock_period/2;
<span style="margin-left:8px;"></span>450                         neg_period = clock_period/2;
<span style="margin-left:8px;"></span>451                         refclk = 1;
<span style="margin-left:8px;"></span>452                     //    #(clock_period); // No clock edge at T=0
<span style="margin-left:8px;"></span>453                         forever begin
<span style="margin-left:8px;"></span>454                           refclk = ~refclk;
<span style="margin-left:8px;"></span>455                           #(clock_period/8);
<span style="margin-left:8px;"></span>456                           refclk = ~refclk;
<span style="margin-left:8px;"></span>457                           #(clock_period/8);
<span style="margin-left:8px;"></span>458                           refclk = ~refclk;
<span style="margin-left:8px;"></span>459                           #(clock_period/8);
<span style="margin-left:8px;"></span>460                           refclk = ~refclk;
<span style="margin-left:8px;"></span>461                           #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>462                           refclk = ~refclk;
<span style="margin-left:8px;"></span>463                           #(clock_period/8);
<span style="margin-left:8px;"></span>464                           refclk = ~refclk;
<span style="margin-left:8px;"></span>465                           #(clock_period/8);
<span style="margin-left:8px;"></span>466                           refclk = ~refclk;
<span style="margin-left:8px;"></span>467                           #(clock_period/8);
<span style="margin-left:8px;"></span>468                           refclk = ~refclk;
<span style="margin-left:8px;"></span>469                           #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>470                         end
<span style="margin-left:8px;"></span>471                       end
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                     
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       assign data_in = ((rx_dp === 1'bz) || (rx_dp === 1'bx)) ? 1'b0 : rx_dp;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>480                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>483                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? rxclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>484                     
<span style="margin-left:8px;"></span>485                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>486                       assign rxclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>489                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>490                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>491                     
<span style="margin-left:8px;"></span>492                       // Phase detection
<span style="margin-left:8px;"></span>493                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>494                     
<span style="margin-left:8px;"></span>495                       // Clock extraction
<span style="margin-left:8px;"></span>496                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>497                     
<span style="margin-left:8px;"></span>498                       // Clock valid condition
<span style="margin-left:8px;"></span>499                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>500                     
<span style="margin-left:8px;"></span>501                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>502                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>503                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>504                       // Initialize all registers
<span style="margin-left:8px;"></span>505                       initial begin
<span style="margin-left:8px;"></span>506                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>507                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>508                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>509                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>510                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>511                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>512                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>513                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>514                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>515                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>516                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>517                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>518                       end
<span style="margin-left:8px;"></span>519                     
<span style="margin-left:8px;"></span>520                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>521                       initial begin
<span style="margin-left:8px;"></span>522                         @(posedge refclk);
<span style="margin-left:8px;"></span>523                         @(posedge refclk);
<span style="margin-left:8px;"></span>524                         pll_reset = 0;
<span style="margin-left:8px;"></span>525                       end
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                       // Generation of control signals
<span style="margin-left:8px;"></span>528                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>529                         data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>530                         data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>531                         data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>532                         data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>533                         extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>534                       end
<span style="margin-left:8px;"></span>535                     
<span style="margin-left:8px;"></span>536                       // Generation of feedback
<span style="margin-left:8px;"></span>537                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>538                         if (pll_reset) begin
<span style="margin-left:8px;"></span>539                           feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>540                         end
<span style="margin-left:8px;"></span>541                         else begin
<span style="margin-left:8px;"></span>542                           feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>543                         end
<span style="margin-left:8px;"></span>544                       end
<span style="margin-left:8px;"></span>545                     
<span style="margin-left:8px;"></span>546                       // Generation of clock
<span style="margin-left:8px;"></span>547                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>548                         if (pll_reset) begin
<span style="margin-left:8px;"></span>549                           pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>550                         end
<span style="margin-left:8px;"></span>551                         else begin
<span style="margin-left:8px;"></span>552                           pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>553                         end
<span style="margin-left:8px;"></span>554                       end
<span style="margin-left:8px;"></span>555                     
<span style="margin-left:8px;"></span>556                       // Generation of recovered clock
<span style="margin-left:8px;"></span>557                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>558                         if (pll_reset) begin
<span style="margin-left:8px;"></span>559                           pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>560                         end
<span style="margin-left:8px;"></span>561                         else begin
<span style="margin-left:8px;"></span>562                           pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>563                         end
<span style="margin-left:8px;"></span>564                       end
<span style="margin-left:8px;"></span>565                     
<span style="margin-left:8px;"></span>566                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>567                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>568                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>569                     
<span style="margin-left:8px;"></span>570                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>571                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>572                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>573                       always @ (refclk) begin
<span style="margin-left:8px;"></span>574                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>575                           clk4x = refclk;
<span style="margin-left:8px;"></span>576                         end else begin
<span style="margin-left:8px;"></span>577                           vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>578                         end
<span style="margin-left:8px;"></span>579                       end
<span style="margin-left:8px;"></span>580                     
<span style="margin-left:8px;"></span>581                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>582                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>583                       end
<span style="margin-left:8px;"></span>584                     
<span style="margin-left:8px;"></span>585                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>586                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>587                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>588                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>589                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>590                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                       end
<span style="margin-left:8px;"></span>593                     `endif
<span style="margin-left:8px;"></span>594                     `endif
<span style="margin-left:8px;"></span>595                     
<span style="margin-left:8px;"></span>596                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_802892430_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">597        <span onclick="var macroSpan=$(this).next('#macro_802892430_597');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_802892430_597" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>597.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>597.3                    
<span style="margin-left:8px;"></span>597.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>597.6                     endfunction 
<span style="margin-left:8px;"></span>597.7                   `else 
<span style="margin-left:8px;"></span>597.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>597.9                        
<span style="margin-left:8px;"></span>597.10                    endfunction 
<span style="margin-left:8px;"></span>597.11                  `endif 
<span style="margin-left:8px;"></span>597.12                    string full_name; 
<span style="margin-left:8px;"></span>597.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>597.14                   
<span style="margin-left:8px;"></span>597.15                     
<span style="margin-left:8px;"></span>597.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>597.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>597.18                    endfunction 
<span style="margin-left:8px;"></span>597.19                   
<span style="margin-left:8px;"></span>597.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>597.21                    initial begin 
<span style="margin-left:8px;"></span>597.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.23                       
<span style="margin-left:8px;"></span>597.24                       
<span style="margin-left:8px;"></span>597.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>597.26                  `endif 
<span style="margin-left:8px;"></span>597.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>597.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>597.29                       
<span style="margin-left:8px;"></span>597.30                       
<span style="margin-left:8px;"></span>597.31                       
<span style="margin-left:8px;"></span>597.32                       
<span style="margin-left:8px;"></span>597.33                       
<span style="margin-left:8px;"></span>597.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>597.35                  `endif 
<span style="margin-left:8px;"></span>597.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>597.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>597.38                  `else 
<span style="margin-left:8px;"></span>597.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>597.40                  `endif 
<span style="margin-left:8px;"></span>597.41                    end 
<span style="margin-left:8px;"></span>597.42                  `endif</span></pre>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_193856">
    <li>
      <a href="#inst_tag_193856_Line">Line</a>    </li>
  </ul>
  <ul name="inst_tag_193857">
    <li>
      <a href="#inst_tag_193857_Line">Line</a>    </li>
  </ul>
  <ul name="inst_tag_193858">
    <li>
      <a href="#inst_tag_193858_Line">Line</a>    </li>
  </ul>
  <ul name="inst_tag_193859">
    <li>
      <a href="#inst_tag_193859_Line">Line</a>    </li>
  </ul>
  <ul name="tag_svt_mphy_serial_rx_if">
    <li>
      <a href="#Line">Line</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
