[{"schematic":[["analog/pfet",[0,-32,0],{"W":"16"}],["analog/pfet",[0,-64,0],{"W":"16"}],["analog/nfet",[0,0,0],{"W":"4"}],["analog/nfet",[0,32,0],{"W":"4"}],["ground",[24,64,0]],["analog/pfet",[48,-64,0],{"W":"16"}],["gates/nor2",[-96,24,0]],["port",[-96,24,0],{"signal":"A"}],["port",[-96,40,0],{"signal":"B"}],["wire",[-96,40,0,0,8]],["wire",[-96,48,0,72,0]],["wire",[24,48,0,0,-96]],["wire",[-96,24,0,0,-8]],["wire",[-96,16,0,72,0]],["wire",[-96,16,0,0,-64]],["wire",[-96,-48,0,72,0]],["wire",[-48,32,0,0,-48]],["wire",[-48,-16,0,24,0]],["vdd",[24,-64,0]],["wire",[0,-64,0,24,0]],["wire",[-24,48,0,48,0]],["wire",[0,-32,0,48,0]],["wire",[24,-64,0,24,0]],["wire",[64,64,0,0,-32]],["wire",[0,64,0,24,0]],["wire",[0,0,0,64,0]],["wire",[24,64,0,40,0]],["port",[64,0,4],{"signal":"Z"}],["wire",[-48,32,0,0,56]],["wire",[-48,88,0,88,0]],["wire",[40,88,0,0,-72]],["analog/nfet",[64,0,0],{"W":"4"}]],"icon":[["terminal",[0,0,0],{"name":"A","line":"no"}],["terminal",[0,16,0],{"name":"B","line":"no"}],["terminal",[48,8,4],{"name":"Z"}],["line",[8,20,0,8,0]],["line",[8,-4,0,8,0]],["arc",[16,-4,0,20,12,18,9]],["arc",[16,20,6,20,12,18,9]],["arc",[8,-4,0,0,24,3,12]],["property",[32,14,0],{"format":"{name}","align":"top-left"}],["arc",[5,-4,0,0,24,3,12]],["line",[0,0,0,7,0]],["line",[0,16,0,7,0]],["line",[40,8,0,-4,0]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n00 L\n01 H\n10 H\n11 L\n\n.plot A B\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
