$date
	Fri Nov  4 15:36:43 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_io_tb $end
$scope module my_top $end
$var wire 1 ! ARDUINO_RESET $end
$var wire 1 " LED0 $end
$var wire 1 # SW6 $end
$var wire 1 $ SW7 $end
$scope module tri_buf1 $end
$var wire 1 $ enable $end
$var wire 1 # in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
z"
0!
$end
#10
0"
1$
#20
z"
0$
1#
#30
1"
1$
#40
z"
0$
0#
#90
