{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Datatypes\n",
    "\n",
    "The following table lists all synthesizable data types and their VHDL equivalent. Synthesizable types can be wrapped in type qualifies to produce runtime variable objects.\n",
    "\n",
    "| CoHDL       | VHDL               |\n",
    "|-------------|--------------------|\n",
    "| `Bit`       | `std_logic`        |\n",
    "| `BitVector` | `std_logic_vector` |\n",
    "| `Unsigned`  | `unsigned`         |\n",
    "| `Signed`    | `signed`           |\n",
    "| `int`       | `integer`          |\n",
    "| `bool`      | `boolean`          |\n",
    "| `Enum`      | `enumeration`      |"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## Bit\n",
    "\n",
    "The `Bit` type is equivalent to VHDLs `std_logic`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, Bit, BitState, Null, Full\n",
    "from cohdl import std\n",
    "\n",
    "class BitExample(Entity):\n",
    "\n",
    "    a = Port.output(Bit)\n",
    "    b = Port.output(Bit)\n",
    "    c = Port.output(Bit)\n",
    "    d = Port.output(Bit)\n",
    "    e = Port.output(Bit)\n",
    "    f = Port.output(Bit)\n",
    "    g = Port.output(Bit)\n",
    "    h = Port.output(Bit)\n",
    "\n",
    "    x = Port.output(Bit)\n",
    "    y = Port.output(Bit)\n",
    "    z = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "\n",
    "            # different ways to assign to a Bit signal\n",
    "\n",
    "            self.a <<= \"0\"\n",
    "            self.b <<= \"1\"\n",
    "            self.c <<= False\n",
    "            self.d <<= True\n",
    "            self.e <<= Null\n",
    "            self.f <<= Full\n",
    "            self.g <<= BitState.LOW\n",
    "            self.h <<= BitState.HIGH\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic_operators():\n",
    "            # Bit implements the basic binary operations\n",
    "            # and, or and xor\n",
    "            self.x <<= self.a & self.b\n",
    "            self.y <<= self.a | self.b\n",
    "            self.z <<= self.a ^ self.b\n",
    "        \n",
    "\n",
    "print(std.VhdlCompiler.to_string(BitExample))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## vector types\n",
    "\n",
    "CoHDL defines three vector types (`BitVector`, `Unsigned` and `Signed`). Each consists of a fixed number of Bits, they differ only in the way arithmetic operators are implemented for them.\n",
    "\n",
    "The following example shows, how the width of the vector types `BitVector`, `Signed` and `Unsigned` is defined. Currently only bitorder 'downto' is supported."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import BitVector, Signed, Unsigned\n",
    "\n",
    "bv_a = BitVector[7:0]\n",
    "bv_b = BitVector[8]   # equivalent to [7:0]\n",
    "\n",
    "s_a = Signed[4:0]\n",
    "s_b = Signed[5]       # equivalent to [4:0]\n",
    "\n",
    "u_a = Unsigned[15:0]\n",
    "u_b = Unsigned[16]    # equivalent to [15:0]"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### assigning and casting vector types\n",
    "\n",
    "The different vector types can be assigned to each other, when the assignment is unambiguous and no bits are lost. The following table lists under which conditions a source value of width `S` can be assigned to a target of width `T`.\n",
    "\n",
    "|source\\target|BitVector|Unsigned|Signed|\n",
    "|-------------|---------|--------|------|\n",
    "|BitVector    | S == T  | S == T |S == T|\n",
    "|Unsigned     | S == T  | S <= T |S <  T|\n",
    "|Signed       | S == T  |   -    |S <= T|\n",
    "\n",
    "The three vector types can be converted into each other using the properties `bitvector`, `signed` and `unsigned`.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, Signal, Unsigned, Signed, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "class TypeCasts(Entity):\n",
    "    output_v = Port.output(BitVector[16])\n",
    "    output_u = Port.output(Unsigned[16])\n",
    "    output_s = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "\n",
    "        # local signals, only 8 bit wide to\n",
    "        # demonstrate automatic resize when assigned\n",
    "        # to wider numeric types\n",
    "        local_v = Signal[BitVector[8]]()\n",
    "        local_u = Signal[Unsigned[8]]()\n",
    "        local_s = Signal[Signed[8]]()\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.output_u <<= local_u\n",
    "\n",
    "            # The BitVector local_v is cast to Unsigned\n",
    "            # before the assignment to output_u.\n",
    "            self.output_u <<= local_v.unsigned\n",
    "\n",
    "            # Both signed and unsigned values are assignable\n",
    "            # to wider signed objects. Plain BitVectors\n",
    "            # must be cast before assignment.\n",
    "            self.output_s <<= local_s\n",
    "            self.output_s <<= local_u\n",
    "            self.output_s <<= local_v.signed\n",
    "\n",
    "            # Type casts can also appear on the left hand side of assignments\n",
    "            self.output_v.unsigned <<= local_u\n",
    "            self.output_v.signed <<= local_s\n",
    "\n",
    "print(std.VhdlCompiler.to_string(TypeCasts))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### slices\n",
    "\n",
    "CoHDL uses the `[]`-Operator to extract bits and slices from vectors. The return value of these expressions is a reference to the specified bits and can be used as an alias for parts of vectors. This works both in synthesizable and non-synthesizable contexts."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleSlices(Entity):\n",
    "    input_v = Port.output(BitVector[16])\n",
    "    output_v = Port.output(BitVector[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic_1():\n",
    "            self.output_v[15] <<= self.input_v[0]\n",
    "\n",
    "            self.output_v[10:5].unsigned <<= self.input_v[5:0].unsigned + 1\n",
    "\n",
    "        # CoHDL tracks vector slices even when they are defined outside\n",
    "        # synthesizable contexts. Here input_bit and output_bit are defined\n",
    "        # as aliases for bit 0 of input_v and bit 15 of output_v.\n",
    "        input_bit = self.input_v[0]\n",
    "        output_bit = self.output_v[15]\n",
    "\n",
    "        # slice aliases can also be type cast\n",
    "        input_slice = self.input_v[5:0].unsigned\n",
    "        output_slice = self.output_v[10:5].unsigned\n",
    "\n",
    "        # equivalent to logic_1 but using aliases\n",
    "        # instead of explicit slices\n",
    "        @std.concurrent\n",
    "        def logic_2():\n",
    "            output_bit.next = input_bit\n",
    "            output_slice.next = input_slice + 1\n",
    "        \n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleSlices))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following example shows, how vector slices can be used in combination with Python classes to provide aliases for fields in a configuration register."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, Signal, Bit, Unsigned, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "class Config:\n",
    "    def __init__(self, raw: Signal[BitVector]):\n",
    "        self.enable = raw[0]\n",
    "        self.cnt_down = raw[1]\n",
    "        self.prescaler = raw[31:16].unsigned\n",
    "\n",
    "\n",
    "class Counter(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    config = Port.input(BitVector[32])\n",
    "    output = Port.output(Unsigned[32])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        # wrap the config bitvector in a Python class that provides\n",
    "        # aliases to the contained register fields\n",
    "        cfg = Config(self.config)\n",
    "\n",
    "        # tick is high for one clock period when the prescaler runs out\n",
    "        tick = Signal[Bit](False)\n",
    "        cnt = Signal[Unsigned[16]](0)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        def process_prescaler():\n",
    "            if cnt == 0:\n",
    "                cnt.next = cfg.prescaler\n",
    "                tick.push = True\n",
    "            else:\n",
    "                cnt.next = cnt - 1\n",
    "        \n",
    "        # increment or decrement the output counter\n",
    "        # when the prescaler runs out\n",
    "        @std.sequential(clk)\n",
    "        def process_output():\n",
    "            if tick:\n",
    "                if cfg.cnt_down:\n",
    "                    self.output <<= self.output - 1\n",
    "                else:\n",
    "                    self.output <<= self.output + 1\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Counter))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Null and Full\n",
    "\n",
    "CoHDL defines two singleton objects `cohdl.Null` and `cohdl.Full` as a replacement for VHDLs `(others => 'x')` construct. When assigned to vectors they set all bits to `'0'` or `'1'`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, BitVector, Bit, Null, Full\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleNullFull(Entity):\n",
    "    a = Port.output(BitVector[1])\n",
    "    b = Port.output(BitVector[2])\n",
    "    c = Port.output(BitVector[3])\n",
    "    d = Port.output(BitVector[4])\n",
    "\n",
    "    x = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.a <<= Null\n",
    "            self.b <<= Full\n",
    "            self.c <<= Null\n",
    "            self.d <<= Full\n",
    "\n",
    "            # assigning Null and Full to bits works too\n",
    "            self.x <<= Null\n",
    "        \n",
    "print(std.VhdlCompiler.to_string(ExampleNullFull))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## Enums\n",
    "\n",
    "CoHDL provides the submodule `cohdl.enum` that implements part of Pythons standard `enum` module. Types derived from `cohdl.enum.Enum` are synthesizable (can be wrapped in Signals, Variables and Temporaries). As the following example shows CoHDL turns them into VHDL enumeration types."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, Signal, Bit, Unsigned, enum\n",
    "from cohdl import std\n",
    "\n",
    "class MyEnum(enum.Enum):\n",
    "    first = enum.auto()\n",
    "    second = enum.auto()\n",
    "    third = enum.auto()\n",
    "\n",
    "class EnumExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        state = Signal[MyEnum](MyEnum.first)\n",
    "\n",
    "        @std.sequential(std.Clock(self.clk))\n",
    "        def logic_a():\n",
    "            nonlocal state\n",
    "\n",
    "            # cohdl supports match statements\n",
    "            # (but no pattern matching)\n",
    "            match state:\n",
    "                case MyEnum.first:\n",
    "                    state <<= MyEnum.second\n",
    "                    self.output <<= 1\n",
    "                case MyEnum.second:\n",
    "                    state <<= MyEnum.third\n",
    "                    self.output <<= 2\n",
    "                case MyEnum.third:\n",
    "                    state <<= MyEnum.first\n",
    "                    self.output <<= 3\n",
    "        \n",
    "\n",
    "print(std.VhdlCompiler.to_string(EnumExample))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## Arrays\n",
    "\n",
    "Array types are defined using the expression `cohdl.Array[DATA_TYPE, CNT]` where `DATA_TYPE` is a synthesizable datatype and `CNT` is a positive integer.\n",
    "\n",
    "The builtin array type `cohdl.Array` only supports primitive element types (Bit, BitVectors...). The standard library provides `std.Array` as an abstraction that can hold any serializable datatype (see the section on user defined data types)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Array, Bit\n",
    "\n",
    "# define a new array type 'Array[Bit, 16]'\n",
    "my_array_type = Array[Bit, 16]\n",
    "\n",
    "# define a new object 'my_array' of type 'Array[Bit, 16]'\n",
    "my_array = Array[Bit, 16]()\n",
    "my_array = my_array_type()  # equivalent to previous line"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Entity, Port, Signal, Bit, Unsigned, Array, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "\n",
    "class ArrayExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    addr_in = Port.input(Unsigned[4])\n",
    "    data_in = Port.input(BitVector[8])\n",
    "\n",
    "    addr_out = Port.input(Unsigned[4])\n",
    "    data_out = Port.output(BitVector[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        # like all other synthesizable types array types\n",
    "        # must be type qualified to create runtime variable objects\n",
    "        memory = Signal[Array[Unsigned[8], 16]]()\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        def process_write():\n",
    "            # array elements are accessed using the []-operator\n",
    "            # the arguments type must be one of int, Signed or Unsigned\n",
    "            memory[self.addr_in] <<= self.data_in\n",
    "        \n",
    "        @std.sequential(clk)\n",
    "        def process_read():\n",
    "            self.data_out <<= memory[self.addr_out]\n",
    "        \n",
    "print(std.VhdlCompiler.to_string(ArrayExample))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1 (main, Dec  7 2022, 00:00:00) [GCC 12.2.1 20221121 (Red Hat 12.2.1-4)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
