Release 11.5 - xst L.70 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </proj/sw/Xilinx/11.1/EDK/virtex5/data/virtex5.acd> with local file </proj/sw/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/pcores/" "/proj/sw/Xilinx/11.1/edk_user_repository/MyProcessorIPLib/pcores/" "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx130tff1738-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3131: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3131: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3131: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3184: Unconnected output port 'ALARM' of component 'xps_sysmon_adc_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3283: Unconnected output port 'BRAM_Din_B' of component 'xps_bram_if_cntlr_0_bram_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3354: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3354: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3354: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3354: Unconnected output port 'MB_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440MACHINECHECK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMCORESLEEPREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMDECIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMFITIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMMSRCE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMMSREE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMTIMERRESETREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440CPMWDIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCCPMINTERCONNECTBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440DBGSYSTEMCONTROL' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'SPLB0_Error' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'SPLB1_Error' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCEICINTERCONNECTIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDMDCRREAD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDMDCRWRITE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDMDCRABUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDMDCRDBUSOUT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDSDCRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDSDCRDBUSIN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCDSDCRTIMEOUTWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECNONAUTON' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECFPUOP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECLDSTXFERSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECLOAD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMNEXTINSTRREADY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECSTORE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECUDI' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMDECUDIVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMENDIAN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMFLUSH' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMINSTRUCTION' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMINSTRVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMLOADBYTEADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMLOADDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMLOADDVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMOPERANDVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMRADATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMRBDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMWRITEBACKOK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMMSRFE0' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'APUFCMMSRFE1' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCREADNOTWRITE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCADDRESS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCADDRESSVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCWRITEDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCWRITEDATAVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCBYTEENABLE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCBANKCONFLICT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'MIMCROWCONFLICT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBADDRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBREARBITRATE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBWRDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBWRCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBRDDBUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBRDWDADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBRDDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBRDCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBRDBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBWRBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBMBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBMRDERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBMWRERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBMIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS0PLBSSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBADDRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBREARBITRATE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBWRDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBWRCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBRDDBUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBRDWDADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBRDDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBRDCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBRDBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBWRBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBMBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBMRDERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBMWRERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBMIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'PPCS1PLBSSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA0RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA1RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA2RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'DMA3RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440TRCBRANCHSTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440TRCCYCLE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440TRCEXECUTIONSTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440TRCTRACESTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440TRCTRIGGEREVENTOUT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3378: Unconnected output port 'C440TRCTRIGGEREVENTTYPE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_Rst' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'MPLB_Rst' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_dcrAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_dcrDBus' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SaddrAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SMRdErr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SMWrErr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SMBusy' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SrdBTerm' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SrdComp' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SrdDAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SrdDBus' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SrdWdAddr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_Srearbitrate' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_Sssize' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_Swait' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SwrBTerm' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SwrComp' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'PLB_SwrDAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3689: Unconnected output port 'Bus_Error_Det' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3790: Unconnected output port 'DBGC405DEBUGHALT0' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3790: Unconnected output port 'DBGC405DEBUGHALT1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3790: Unconnected output port 'JTGC405TCK1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3790: Unconnected output port 'JTGC405TDI1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3790: Unconnected output port 'JTGC405TMS1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3790: Unconnected output port 'JTGC405TRSTNEG1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3811: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TemacIntc1_Irpt' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_DST_RDY_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_SOP_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_EOP_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_SOF_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_EOF_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_REM' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_Data' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1Llink_SRC_RDY_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'MII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'MII_TX_EN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'MII_TX_ER_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TXD_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TX_EN_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TX_ER_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TX_CLK_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TX_EN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TX_ER_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'GMII_TX_CLK_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TXP_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TXN_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TXP_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TXN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RGMII_TXD_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RGMII_TX_CTL_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RGMII_TXC_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RGMII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RGMII_TX_CTL_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RGMII_TXC_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'MDC_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'HostMiimSel' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'HostReq' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'HostAddr' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'HostEmac1Sel' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac0AvbTxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac0AvbTxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac0AvbRxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac0AvbRxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac02AvbTxAck' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac02AvbRxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac02AvbRxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac02AvbRxFrameGood' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac02AvbRxFrameBad' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac02AvbTxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac02AvbTxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac02AvbTxUnderrun' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1AvbTxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1AvbTxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1AvbRxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac1AvbRxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac12AvbTxAck' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac12AvbRxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac12AvbRxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac12AvbRxFrameGood' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Mac12AvbRxFrameBad' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac12AvbTxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac12AvbTxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'Temac12AvbTxUnderrun' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TxClientClk_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientTxStat_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientTxStatsVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientTxStatsByteVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RxClientClk_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientRxStats_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientRxStatsVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientRxStatsByteVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'TxClientClk_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientTxStat_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientTxStatsVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientTxStatsByteVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'RxClientClk_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientRxStats_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientRxStatsVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'ClientRxStatsByteVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'MDIO_1_O' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 3953: Unconnected output port 'MDIO_1_T' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM0_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB0_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM1_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB1_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM2_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB2_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL3_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM3_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB3_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM4_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB4_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM5_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB5_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM6_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB6_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_B_M_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_B_S_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_B_S_Control' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_RstOut' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_D' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_AddrAck' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PIM7_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_cmd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_cmd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_wr_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_wr_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_wr_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_wr_underrun' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_wr_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_rd_data' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_rd_full' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_rd_empty' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_rd_count' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_rd_overflow' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MCB7_rd_error' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MPMC_InitDone' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_Clk' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_CE' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_CS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_RAS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_CAS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_WE_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_BankAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_Addr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'SDRAM_DQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'SDRAM_DM' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR_DQS_Div_O' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_Clk' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_Clk_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_CE' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_CS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_ODT' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_RAS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_CAS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_WE_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_BankAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_Addr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'DDR2_DQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_DM' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'DDR2_DQS' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'DDR2_DQS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR2_DQS_Div_O' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_Clk' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_Clk_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_CE' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_CS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_ODT' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_RAS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_CAS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_WE_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_BankAddr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_Addr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'DDR3_DQ' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_DM' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'DDR3_Reset_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'DDR3_DQS' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'DDR3_DQS_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_addr' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_ba' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_we_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_cke' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_clk' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'mcbx_dram_dq' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_udm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_ldm' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_odt' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:753 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected output port 'selfrefresh_mode' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'rzq' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:754 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 4166: Unconnected inout port 'zio' of component 'ddr_sdram_0_wrapper'.
WARNING:Xst:2211 - "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd" line 5990: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/proj/users/hmnguyen/qmfir_digital_filter_cores/qmfir_eth/qmfir_udp/EDK_project/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/xps_sysmon_adc_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_0_bram_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/ppc440_0_wrapper.ngc>.
Reading core <../implementation/plb_v46_0_wrapper.ngc>.
Reading core <../implementation/jtagppc_cntlr_inst_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/rs232_0_wrapper.ngc>.
Reading core <../implementation/hard_ethernet_mac_fifo_wrapper.ngc>.
Reading core <../implementation/hard_ethernet_mac_wrapper.ngc>.
Reading core <../implementation/ddr_sdram_0_wrapper.ngc>.
Reading core <../implementation/qmfir_0_wrapper.ngc>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <xps_sysmon_adc_0_wrapper> for timing and area information for instance <xps_sysmon_adc_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <xps_bram_if_cntlr_0_bram_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0_bram>.
Loading core <xps_bram_if_cntlr_0_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <ppc440_0_wrapper> for timing and area information for instance <ppc440_0>.
Loading core <plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <jtagppc_cntlr_inst_wrapper> for timing and area information for instance <jtagppc_cntlr_inst>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <rs232_0_wrapper> for timing and area information for instance <RS232_0>.
Loading core <hard_ethernet_mac_fifo_wrapper> for timing and area information for instance <Hard_Ethernet_MAC_fifo>.
Loading core <hard_ethernet_mac_wrapper> for timing and area information for instance <Hard_Ethernet_MAC>.
Loading core <ddr_sdram_0_wrapper> for timing and area information for instance <DDR_SDRAM_0>.
Loading core <qmfir_0_wrapper> for timing and area information for instance <qmfir_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 11 FFs/Latches : <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following 2 FFs/Latches : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2> in Unit <DDR_SDRAM_0> is equivalent to the following 16 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_16> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1> in Unit <DDR_SDRAM_0> is equivalent to the following 4 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM_0> is equivalent to the following 14 FFs/Latches : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_18> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_19> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1> in Unit <DDR_SDRAM_0> is equivalent to the following 38 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_10> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_11>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_16> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_17> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_18> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_19> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_20> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_21> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_22> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_23>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_24> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_25> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_26> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_27> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_28> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_29> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_30> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_31> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_32> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_33> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_34> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_35>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_36> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_37> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_38> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_39> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1> in Unit <DDR_SDRAM_0> is equivalent to the following 4 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3> in Unit <DDR_SDRAM_0> is equivalent to the following 14 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_14> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/Rst_tocore_6> in Unit <DDR_SDRAM_0> is equivalent to the following 4 FFs/Latches : <DDR_SDRAM_0/Rst_tocore_5> <DDR_SDRAM_0/Rst_tocore_4> <DDR_SDRAM_0/Rst_tocore_1> <DDR_SDRAM_0/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/phy_init_done> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/phy_init_done_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0> in Unit <DDR_SDRAM_0> is equivalent to the following 16 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_16> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1> in Unit <DDR_SDRAM_0> is equivalent to the following 17 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_16> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_17> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/InitDone_i2_0> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM_0> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 11 FFs/Latches : <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following 2 FFs/Latches : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Hard_Ethernet_MAC_fifo> is equivalent to the following FF/Latch : <Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2> in Unit <DDR_SDRAM_0> is equivalent to the following 16 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2_16> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1> in Unit <DDR_SDRAM_0> is equivalent to the following 4 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM_0> is equivalent to the following 14 FFs/Latches : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_18> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_19> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1> in Unit <DDR_SDRAM_0> is equivalent to the following 38 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_10> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_11>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_16> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_17> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_18> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_19> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_20> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_21> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_22> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_23>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_24> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_25> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_26> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_27> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_28> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_29> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_30> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_31> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_32> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_33> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_34> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_35>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_36> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_37> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_38> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_39> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1> in Unit <DDR_SDRAM_0> is equivalent to the following 4 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3> in Unit <DDR_SDRAM_0> is equivalent to the following 14 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3_14> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/Rst_tocore_6> in Unit <DDR_SDRAM_0> is equivalent to the following 4 FFs/Latches : <DDR_SDRAM_0/Rst_tocore_5> <DDR_SDRAM_0/Rst_tocore_4> <DDR_SDRAM_0/Rst_tocore_1> <DDR_SDRAM_0/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/phy_init_done> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/phy_init_done_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0> in Unit <DDR_SDRAM_0> is equivalent to the following 16 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0_16> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1> in Unit <DDR_SDRAM_0> is equivalent to the following 17 FFs/Latches : <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_1> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_5> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_6> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_7> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_8> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_9> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_10>
   <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_11> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_12> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_13> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_14> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_15> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_16> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1_17> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/InitDone_i2_0> in Unit <DDR_SDRAM_0> is equivalent to the following FF/Latch : <DDR_SDRAM_0/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM_0> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI3/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI2/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimI1/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR3/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR2/firdecim3/count_2_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_1> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_1_1> 
INFO:Xst:2260 - The FF/Latch <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_2> in Unit <qmfir_0> is equivalent to the following FF/Latch : <qmfir_0/USER_LOGIC_I/QM_FIR/firdecimR1/firdecim3/count_2_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 97

Cell Usage :
# BELS                             : 37824
#      BUF                         : 14
#      GND                         : 24
#      INV                         : 210
#      LUT1                        : 276
#      LUT2                        : 9504
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 6334
#      LUT3_L                      : 2
#      LUT4                        : 1466
#      LUT4_D                      : 4
#      LUT4_L                      : 20
#      LUT5                        : 2312
#      LUT6                        : 4113
#      MULT_AND                    : 10
#      MUXCY                       : 6402
#      MUXCY_L                     : 111
#      MUXF5                       : 4
#      MUXF7                       : 445
#      VCC                         : 23
#      XORCY                       : 6546
# FlipFlops/Latches                : 23724
#      FD                          : 1322
#      FD_1                        : 19
#      FDC                         : 2556
#      FDC_1                       : 5
#      FDCE                        : 10247
#      FDCPE                       : 22
#      FDE                         : 231
#      FDP                         : 25
#      FDPE                        : 3947
#      FDR                         : 2168
#      FDR_1                       : 12
#      FDRE                        : 2430
#      FDRS                        : 258
#      FDRSE                       : 116
#      FDS                         : 250
#      FDS_1                       : 1
#      FDSE                        : 59
#      LD_1                        : 5
#      ODDR                        : 51
# RAMS                             : 100
#      RAM16X1D                    : 72
#      RAMB16                      : 18
#      RAMB36_EXP                  : 8
#      RAMB36SDP_EXP               : 2
# Shift Registers                  : 196
#      SRL16                       : 49
#      SRL16E                      : 32
#      SRLC16E                     : 115
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 96
#      IBUF                        : 10
#      IBUFG                       : 2
#      IOBUF                       : 46
#      OBUF                        : 37
#      OBUFDS                      : 1
# DSPs                             : 36
#      DSP48E                      : 36
# Others                           : 104
#      BUFIO                       : 5
#      IDELAYCTRL                  : 3
#      IODELAY                     : 50
#      ISERDES_NODELAY             : 40
#      JTAGPPC440                  : 1
#      PLL_ADV                     : 1
#      PPC440                      : 2
#      SYSMON                      : 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx130tff1738-1 


Slice Logic Utilization: 
 Number of Slice Registers:           23724  out of  81920    28%  
 Number of Slice LUTs:                24585  out of  81920    30%  
    Number used as Logic:             24245  out of  81920    29%  
    Number used as Memory:              340  out of  25280     1%  
       Number used as RAM:              144
       Number used as SRL:              196

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  31465
   Number with an unused Flip Flop:    7741  out of  31465    24%  
   Number with an unused LUT:          6880  out of  31465    21%  
   Number of fully used LUT-FF pairs: 16844  out of  31465    53%  
   Number of unique control sets:      1167

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  97  out of    840    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of    298     6%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  
 Number of DSP48Es:                      36  out of    320    11%  
 Number of PPC440s:                       2  out of      2   100%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                | Clock buffer(FF name)                                                                                                                                | Load  |
----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>                                                                         | BUFG                                                                                                                                                 | 22867 |
RS232_0/Interrupt                                                                                                           | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_2)                                                                                                  | 1     |
N0                                                                                                                          | NONE(xps_bram_if_cntlr_0_bram/xps_bram_if_cntlr_0_bram/ramb36_0)                                                                                     | 8     |
fpga_0_DDR_SDRAM_0_CLK_RESET_n_pin_OBUF                                                                                     | NONE(ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0)                                                                                                          | 2     |
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin                                                                                   | IBUFG+BUFG                                                                                                                                           | 54    |
fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin                                                                                   | IBUFG+BUFG                                                                                                                                           | 216   |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>                                                                         | BUFG                                                                                                                                                 | 873   |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                                        | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_v46_0/SPLB_Rst<9>1(plb_v46_0/plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST:Q)                                                                                                                                                                                                                                                                             | BUFG(qmfir_0/qmfir_0/USER_LOGIC_I/Bus2IP_CS_dly1_0)                                                                                                                                                                                                                    | 16410 |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/XST_GND:G)                                                                                                                     | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                    | 123   |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                                     | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0)                                                                                                                                    | 69    |
xps_bram_if_cntlr_0_bram/xps_bram_if_cntlr_0_bram/net_gnd0(xps_bram_if_cntlr_0_bram/xps_bram_if_cntlr_0_bram/XST_GND:G)                                                                                                                                                                                                                              | NONE(xps_bram_if_cntlr_0_bram/xps_bram_if_cntlr_0_bram/ramb36_0)                                                                                                                                                                                                       | 64    |
DDR_SDRAM_0/SDMA_CTRL6_Sl_MBusy<0>(DDR_SDRAM_0/XST_GND:G)                                                                                                                                                                                                                                                                                            | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v5_RAMB36SDP.bram)                                                                               | 58    |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i:Q)                                                                                                                                                                   | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq)                                                                                                                                                      | 40    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                                                                                                                                | 38    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst(Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst1:O)                                                                                                                                                                                                                                                                | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/EMAC0CLIENTRXBADFRAME)                                                                                                                                                                                     | 28    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)                                                                     | 18    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                       | 16    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                      | 16    |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                                                                                       | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                                                                | 11    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                             | 10    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/dbiterr(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/XST_GND:G)                                                                                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)                                                               | 8     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/XST_GND:G)                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP)| 4     |
qmfir_0/qmfir_0/USER_LOGIC_I/BRAM0/N0(qmfir_0/qmfir_0/USER_LOGIC_I/BRAM0/GND:G)                                                                                                                                                                                                                                                                      | NONE(qmfir_0/qmfir_0/USER_LOGIC_I/BRAM0/BU5)                                                                                                                                                                                                                           | 4     |
qmfir_0/qmfir_0/USER_LOGIC_I/BRAM1/N0(qmfir_0/qmfir_0/USER_LOGIC_I/BRAM1/GND:G)                                                                                                                                                                                                                                                                      | NONE(qmfir_0/qmfir_0/USER_LOGIC_I/BRAM1/BU5)                                                                                                                                                                                                                           | 4     |
qmfir_0/qmfir_0/USER_LOGIC_I/BRAM2/N0(qmfir_0/qmfir_0/USER_LOGIC_I/BRAM2/GND:G)                                                                                                                                                                                                                                                                      | NONE(qmfir_0/qmfir_0/USER_LOGIC_I/BRAM2/BU5)                                                                                                                                                                                                                           | 4     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                         | 3     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                         | 2     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/lLinkClkTemac0LlPlb_RST_i(Hard_Ethernet_MAC/Hard_Ethernet_MAC/lLinkClkTemac0LlPlb_RST_i1:O)                                                                                                                                                                                                                      | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                         | 2     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)                                                              | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)                                                                                                                  | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)                                                              | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)                                                                                                                  | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)                                                              | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)                                                                                                                  | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)                                                              | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)                                                                                                                  | 1     |
DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)                                                              | NONE(DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)                                                                                                                  | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_2_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_2_or00001:O)                                                                                                                                                                                                                                                    | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_2)                                                                                                                                                                                                                    | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.116ns (Maximum Frequency: 140.528MHz)
   Minimum input arrival time before clock: 2.241ns
   Maximum output required time after clock: 3.977ns
   Maximum combinational path delay: 2.788ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Clock period: 7.116ns (frequency: 140.528MHz)
  Total number of paths / destination ports: 1136113 / 45998
-------------------------------------------------------------------------
Delay:               7.116ns (Levels of Logic = 6)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB3     2   2.180   0.794  U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (dout(3))
     end scope: 'BU3'
     end scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM'
     LUT5:I1->O            1   0.094   1.069  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/bytes_Valid<0>_SW0 (N62)
     LUT6:I0->O            2   0.094   1.074  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/bytes_Valid<0> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/bytes_Valid<0>)
     LUT6:I0->O            2   0.094   0.581  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/cl_Fifo_WrEn_i1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/cl_Fifo_WrEn)
     begin scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM'
     begin scope: 'BU3'
     LUT2:I0->O           16   0.094   0.418  U0/grf.rf/gl0.wr/ram_wr_en_i1 (U0/grf.rf/gl0.wr/wpntr/count_not0001)
     RAMB16:WEA3               0.624          U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    ----------------------------------------
    Total                      7.116ns (3.180ns logic, 3.936ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Clock period: 5.243ns (frequency: 190.730MHz)
  Total number of paths / destination ports: 199 / 63
-------------------------------------------------------------------------
Delay:               5.243ns (Levels of Logic = 4)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB27    5   2.180   0.811  U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (dout(17))
     end scope: 'BU3'
     end scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM'
     LUT4:I0->O            1   0.094   0.576  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW1 (N139)
     LUT6:I4->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      5.243ns (3.035ns logic, 2.208ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin'
  Clock period: 3.645ns (frequency: 274.348MHz)
  Total number of paths / destination ports: 2461 / 556
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   1.069  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2<0>)
     LUT6:I0->O            1   0.094   0.789  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143)
     LUT6:I2->O            2   0.094   0.485  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not000111171 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_and0001)
     LUT3:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
    ----------------------------------------
    Total                      3.645ns (0.966ns logic, 2.679ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Clock period: 4.077ns (frequency: 245.278MHz)
  Total number of paths / destination ports: 5911 / 1172
-------------------------------------------------------------------------
Delay:               4.077ns (Levels of Logic = 4)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7 (FF)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7 to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   1.080  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly<7>)
     LUT6:I0->O            2   0.094   0.485  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/Mmux__COND_544_SW3 (N618)
     LUT3:I2->O            2   0.094   0.581  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/Mmux__COND_544 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/_COND_54)
     LUT6:I4->O           11   0.094   0.535  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0_not000111 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_9_not0001)
     LUT4:I3->O            1   0.094   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0_not00012 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0_not0001)
     FDRE:CE                   0.213          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0
    ----------------------------------------
    Total                      4.077ns (1.060ns logic, 3.017ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Total number of paths / destination ports: 708 / 687
-------------------------------------------------------------------------
Offset:              2.241ns (Levels of Logic = 4)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCMPLBRDBURST (PAD)
  Destination:       Hard_Ethernet_MAC_fifo/Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/rd_burst_done (FF)
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCMPLBRDBURST to Hard_Ethernet_MAC_fifo/Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/rd_burst_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCMPLBRDBURST    1   0.000   0.000  ppc440_0/PPC440_i (PPCMPLBRDBURST)
     end scope: 'ppc440_0'
     begin scope: 'plb_v46_0'
     LUT3:I0->O            2   0.094   0.794  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_rdBurst_and00001 (PLB_rdBurst)
     end scope: 'plb_v46_0'
     begin scope: 'Hard_Ethernet_MAC_fifo'
     LUT4:I0->O            1   0.094   0.336  Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/rd_burst_done_and00001 (Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/rd_burst_done_and0000)
     FDRE:CE                   0.213          Hard_Ethernet_MAC_fifo/COMP_IPIF/I_SLAVE_ATTACHMENT/rd_burst_done
    ----------------------------------------
    Total                      2.241ns (1.111ns logic, 1.130ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_SDRAM_0_CLK_RESET_n_pin_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCS0PLBMBUSY0 (PAD)
  Destination:       ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0 (FF)
  Destination Clock: fpga_0_DDR_SDRAM_0_CLK_RESET_n_pin_OBUF rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCS0PLBMBUSY0 to ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCS0PLBMBUSY0    2   0.000   0.341  ppc440_0/PPC440_i (ppc440_0/PPCS0PLBMBUSY_i<0>)
     FD:D                     -0.018          ppc440_0/PPCS0PLBMBUSY_reg_0
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              1.364ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXFRAMEDROP    3   0.000   0.721  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/eMAC0CLIENTRXFRAMEDROP)
     LUT5:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
    ----------------------------------------
    Total                      1.364ns (0.307ns logic, 1.057ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/tx_client_ack_0_r (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/tx_client_ack_0_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    1   0.000   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/tx_client_ack_0_i)
     FDC:D                    -0.018          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/tx_client_ack_0_r
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              0.347ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_iserdes_dq:Q1 (PAD)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/rd_data_fall_r_0 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_iserdes_dq:Q1 to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/rd_data_fall_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES_NODELAY:Q1     3   0.000   0.347  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_iserdes_dq (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy_rd_data_tmp<40>)
     FD:D                     -0.018          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/rd_data_fall_r_0
    ----------------------------------------
    Total                      0.347ns (0.000ns logic, 0.347ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Total number of paths / destination ports: 1382 / 272
-------------------------------------------------------------------------
Offset:              3.977ns (Levels of Logic = 4)
  Source:            plb_v46_0/plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST (FF)
  Destination:       fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: plb_v46_0/plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST to fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             97   0.471   0.475  plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST (SPLB_Rst<6>)
     end scope: 'plb_v46_0'
     begin scope: 'Hard_Ethernet_MAC'
     INV:I->O              2   0.238   0.341  Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 (TemacPhy_RST_n)
     end scope: 'Hard_Ethernet_MAC'
     OBUF:I->O                 2.452          fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF (fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin)
    ----------------------------------------
    Total                      3.977ns (3.161ns logic, 0.816ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 35 / 16
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/MII_TX_ER (FF)
  Destination:       fpga_0_Hard_Ethernet_MAC_MII_TX_ER_0_pin (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/MII_TX_ER to fpga_0_Hard_Ethernet_MAC_MII_TX_ER_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/MII_TX_ER (MII_TX_ER_0)
     end scope: 'Hard_Ethernet_MAC'
     OBUF:I->O                 2.452          fpga_0_Hard_Ethernet_MAC_MII_TX_ER_0_pin_OBUF (fpga_0_Hard_Ethernet_MAC_MII_TX_ER_0_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Total number of paths / destination ports: 280 / 240
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR_SDRAM_0_DDR_DQ_pin<39> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq to fpga_0_DDR_SDRAM_0_DDR_DQ_pin<39>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_iobuf_dq (DDR_DQ<39>)
     end scope: 'DDR_SDRAM_0'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/RX_DV_TO_MAC (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/RX_DV_TO_MAC to Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/RX_DV_TO_MAC (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/mii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 186 / 147
-------------------------------------------------------------------------
Delay:               2.788ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0PHYMDOUT (PAD)
  Destination:       fpga_0_Hard_Ethernet_MAC_MDIO_0_pin (PAD)

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0PHYMDOUT to fpga_0_Hard_Ethernet_MAC_MDIO_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0PHYMDOUT    1   0.000   0.000  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (MDIO_0_O)
     end scope: 'Hard_Ethernet_MAC'
     IOBUF:I->IO               2.452          iobuf_0 (fpga_0_Hard_Ethernet_MAC_MDIO_0_pin)
    ----------------------------------------
    Total                      2.788ns (2.788ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 222.00 secs
Total CPU time to Xst completion: 215.91 secs
 
--> 


Total memory usage is 390136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  980 (   0 filtered)
Number of infos    :  109 (   0 filtered)

