\t (00:00:07) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:07)     Journal start - Wed Apr 05 16:18:43 2017
\t (00:00:07)         Host=FLOPC User=MGZ Pid=2520 CPUs=4
\t (00:00:07) 
\t (00:00:09) Opening existing design...
\w (00:00:10) WARNING(SPMHDB-214): Allegro PCB Design Planner Option opening an Allegro Editor design.
\w (00:00:10) WARNING(SPMHDB-213): DRC set to "out of date". This product supports a different DRC set than last product used on drawing.
\w (00:00:10) WARNING(SPMHOD-34): Design was last saved by lower capability product (Allegro Editor). DRC is set out-of-date, you may wish to update DRC to reflect current rules.
\i (00:01:15) fillin confirm
\d (00:01:15) Database opened: C:/Cadence/Projects/moving_head/moving_head.brd
\i (00:01:15) trapsize 570
\i (00:01:15) trapsize 550
\i (00:01:15) trapsize 571
\i (00:01:16) trapsize 550
\i (00:01:16) trapsize 462
\i (00:01:16) trapsize 550
\i (00:01:17) generaledit 
\i (00:01:17) zoom in 1 
\i (00:01:17) setwindow pcb
\i (00:01:17) zoom in 12.881 30.247
\i (00:01:17) trapsize 275
\i (00:01:35) save_as 
\i (00:01:39) fillin "menu_cancel"
\i (00:01:39) generaledit 
\i (00:01:40) pick grid -11.335 44.613
\t (00:01:40) last pick:  -11.000  45.000
\i (00:01:40) pick grid 1.764 45.438
\t (00:01:40) last pick:  2.000  45.000
\i (00:01:47) specctra_out 
\i (00:01:50) setwindow form.spif_out
\i (00:01:50) FORM spif_out close  
\i (00:01:50) setwindow pcb
\i (00:01:50) generaledit 
\i (00:01:58) techfile out 
\i (00:02:00) setwindow form.tech_out
\i (00:02:00) FORM tech_out cancel  
\i (00:02:00) setwindow pcb
\i (00:02:00) generaledit 
\i (00:02:01) exit 
\t (00:02:01)     Journal end - Wed Apr 05 16:20:37 2017
