digraph depgraph {
n0 [label="62:IAND"];
n1 [label="58:DMA_LOAD"];
n1 -> n0;
n2 [label="45:DMA_LOAD"];
n3 [label="44:IADD"];
n3 -> n2;
n4 [label="143:IOR"];
n5 [label="133:IOR"];
n5 -> n4;
n6 [label="120:IOR"];
n6 -> n4;
n7 [label="138:DMA_LOAD"];
n8 [label="137:IADD"];
n8 -> n7;
n9 [label="75:IAND"];
n10 [label="71:DMA_LOAD"];
n10 -> n9;
n11 [label="53:IOR"];
n12 [label="65:ISHL"];
n12 -> n11;
n9 -> n11;
n13 [label="132:ISHL"];
n13 -> n6;
n14 [label="142:IAND"];
n14 -> n6;
n15 [label="37:IAND"];
n16 [label="33:DMA_LOAD"];
n16 -> n15;
n17 [label="100:DMA_LOAD"];
n18 [label="79:IADD"];
n18 -> n17;
n19 [label="107:ISHL"];
n19 -> n5;
n20 [label="119:ISHL"];
n20 -> n5;
n21 [label="116:IAND"];
n22 [label="112:DMA_LOAD"];
n22 -> n21;
n23 [label="70:IADD"];
n23 -> n10;
n24 [label="49:IAND"];
n2 -> n24;
n25 [label="57:IADD"];
n25 -> n1;
n0 -> n12;
n26 [label="111:IADD"];
n26 -> n22;
n18 -> n8;
n27 [label="145:DMA_STORE"];
n28 [label="22:IADD"];
n28 -> n27;
n4 -> n27;
n29 [label="76:IOR"];
n30 [label="66:IOR"];
n30 -> n29;
n11 -> n29;
n31 [label="129:IAND"];
n31 -> n13;
n32 [label="83:IFLE"];
n18 -> n32;
n33 [label="40:ISHL"];
n33 -> n30;
n34 [label="52:ISHL"];
n34 -> n30;
n35 [label="146:IADD"];
n18 -> n35;
n24 -> n34;
n21 -> n20;
n36 [label="78:DMA_STORE"];
n29 -> n36;
n18 -> n26;
n37 [label="125:DMA_LOAD"];
n38 [label="124:IADD"];
n38 -> n37;
n7 -> n14;
n39 [label="104:IAND"];
n39 -> n19;
n17 -> n39;
n15 -> n33;
n18 -> n38;
n40 [label="89:IADD"];
n28 -> n40;
n37 -> n31;
n41 [label="16:IFLE"];
n18 -> n41 [constraint=false,color=blue,label="1"];
n18 -> n18 [constraint=false,color=blue,label="1"];
n35 -> n41 [constraint=false,color=blue,label="1"];
n35 -> n18 [constraint=false,color=blue,label="1"];
n40 -> n36 [constraint=false,color=blue,label="1"];
n40 -> n28 [constraint=false,color=blue,label="1"];
n28 -> n36 [constraint=false,color=blue,label="1"];
n28 -> n28 [constraint=false,color=blue,label="1"];
}