Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Sep 30 15:33:12 2021
| Host         : LAPTOP-JHDC8J70 running 64-bit major release  (build 9200)
| Command      : report_methodology -file SOC_methodology_drc_routed.rpt -pb SOC_methodology_drc_routed.pb -rpx SOC_methodology_drc_routed.rpx
| Design       : SOC
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+--------------------------------------------+------------+
| Rule    | Severity | Description                                | Violations |
+---------+----------+--------------------------------------------+------------+
| SYNTH-6 | Warning  | Timing of a block RAM might be sub-optimal | 1          |
+---------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem/mem_ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>


