{"vcs1":{"timestamp_begin":1746039911.060249031, "rt":5.78, "ut":5.50, "st":0.21}}
{"vcselab":{"timestamp_begin":1746039916.922108082, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746039917.264911012, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746039910.748421709}
{"VCS_COMP_START_TIME": 1746039910.748421709}
{"VCS_COMP_END_TIME": 1746039917.621105062}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373492}}
{"vcselab": {"peak_mem": 174916}}
