#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct 31 19:03:47 2020
# Process ID: 23080
# Current directory: C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21148 C:\Users\mcvle\Desktop\341-Lab-2\Lab 2\Lab 2\Lab 2.xpr
# Log file: C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/vivado.log
# Journal file: C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.855 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegFile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RegFile_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
"xelab -wto a424bb1acc5e422f86d24c9700bbda47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegFile_behav xil_defaultlib.RegFile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a424bb1acc5e422f86d24c9700bbda47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegFile_behav xil_defaultlib.RegFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_behav -key {Behavioral:sim_1:Functional:RegFile} -tclbatch {RegFile.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RegFile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.855 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegFile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.855 ; gain = 0.000
add_force {/RegFile/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps -cancel_after 1000ns
add_force {/RegFile/reset} -radix hex {1 0ns} -cancel_after 100ns
add_force {/RegFile/rg_wrt_en} -radix hex {0 0ns}
add_force {/RegFile/rg_wrt_addr} -radix bin {10010 0ns}
add_force {/RegFile/rg_wrt_data} -radix hex {1 0ns}
run 10 ns
add_force {/RegFile/rg_wrt_en} -radix hex {1 0ns}
run 10 ns
add_force {/RegFile/reset} -radix hex {0 0ns}
run 10 ns
add_force {/RegFile/reset} -radix hex {1 0ns} -cancel_after 100ns
run 10 ns
run 110 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegFile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RegFile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
"xelab -wto a424bb1acc5e422f86d24c9700bbda47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegFile_behav xil_defaultlib.RegFile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a424bb1acc5e422f86d24c9700bbda47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegFile_behav xil_defaultlib.RegFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot RegFile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/Lab 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_behav -key {Behavioral:sim_1:Functional:RegFile} -tclbatch {RegFile.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source RegFile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegFile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.855 ; gain = 0.000
add_force {/RegFile/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps -cancel_after 1000ns
add_force {/RegFile/reset} -radix hex {1 0ns} -cancel_after 100ns
add_force {/RegFile/rg_wrt_en} -radix hex {1 0ns}
add_force {/RegFile/rg_wrt_addr} -radix bin {10010 0ns}
add_force {/RegFile/rg_wrt_data} -radix hex {1 0ns}
run 110 ns
run all
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/mcvle/Desktop/341-Lab-2/Lab 2/Lab 2/vivado_pid23080.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.855 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 19:30:55 2020...
