Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Oct 31 10:15:21 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Matteo/Desktop/Sistemi_Digitali/ConvSimd/timing_report_14ns.txt
| Design       : CONV_SIMD_3X3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

RST
SIMD
START
w00[0]
w00[1]
w00[2]
w00[3]
w01[0]
w01[1]
w01[2]
w01[3]
w02[0]
w02[1]
w02[2]
w02[3]
w10[0]
w10[1]
w10[2]
w10[3]
w11[0]
w11[1]
w11[2]
w11[3]
w12[0]
w12[1]
w12[2]
w12[3]
w20[0]
w20[1]
w20[2]
w20[3]
w21[0]
w21[1]
w21[2]
w21[3]
w22[0]
w22[1]
w22[2]
w22[3]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

PIXEL_OUT[0]
PIXEL_OUT[10]
PIXEL_OUT[11]
PIXEL_OUT[12]
PIXEL_OUT[13]
PIXEL_OUT[14]
PIXEL_OUT[15]
PIXEL_OUT[16]
PIXEL_OUT[17]
PIXEL_OUT[18]
PIXEL_OUT[19]
PIXEL_OUT[1]
PIXEL_OUT[20]
PIXEL_OUT[21]
PIXEL_OUT[22]
PIXEL_OUT[23]
PIXEL_OUT[24]
PIXEL_OUT[25]
PIXEL_OUT[26]
PIXEL_OUT[27]
PIXEL_OUT[28]
PIXEL_OUT[29]
PIXEL_OUT[2]
PIXEL_OUT[30]
PIXEL_OUT[31]
PIXEL_OUT[3]
PIXEL_OUT[4]
PIXEL_OUT[5]
PIXEL_OUT[6]
PIXEL_OUT[7]
PIXEL_OUT[8]
PIXEL_OUT[9]
valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.193        0.000                      0                 7848        0.028        0.000                      0                 7848        6.020        0.000                       0                  2668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.193        0.000                      0                 7848        0.028        0.000                      0                 7848        6.020        0.000                       0                  2668  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.816ns  (logic 4.391ns (34.262%)  route 8.425ns (65.738%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 18.339 - 14.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.478     5.177 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.070     6.247    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.301     6.548 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           1.296     7.844    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.152     7.996 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.562     8.558    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y90         LUT5 (Prop_lut5_I0_O)        0.319     8.877 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.490     9.367    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y90         LUT5 (Prop_lut5_I0_O)        0.325     9.692 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.606    10.298    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.374    10.672 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    11.112    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.321    11.433 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.467    11.900    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X14Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.348    12.248 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.607    12.855    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.974 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.561    13.535    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.327    13.862 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.561    14.423    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    14.750 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.561    15.310    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.637 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.589    16.226    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.325    16.551 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.615    17.166    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_11
    SLICE_X10Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[13]_i_1/I4
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.348    17.514 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    17.514    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[13]
    SLICE_X10Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522    18.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/C
                         clock pessimism              0.323    18.662    
                         clock uncertainty           -0.035    18.626    
    SLICE_X10Y89         FDRE (Setup_fdre_C_D)        0.081    18.707    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 4.384ns (34.226%)  route 8.425ns (65.774%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 18.339 - 14.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.478     5.177 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.070     6.247    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y92                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.301     6.548 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           1.296     7.844    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X13Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.152     7.996 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.562     8.558    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y90         LUT5 (Prop_lut5_I0_O)        0.319     8.877 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.490     9.367    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y90         LUT5 (Prop_lut5_I0_O)        0.325     9.692 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.606    10.298    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X12Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.374    10.672 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    11.112    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X12Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.321    11.433 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.467    11.900    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X14Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.348    12.248 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.607    12.855    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X15Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.974 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.561    13.535    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y88                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.327    13.862 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.561    14.423    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    14.750 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.561    15.310    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y87                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.637 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.589    16.226    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.325    16.551 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.615    17.166    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_11
    SLICE_X10Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_1/I4
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.341    17.507 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_1/O
                         net (fo=1, routed)           0.000    17.507    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[14]
    SLICE_X10Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522    18.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/C
                         clock pessimism              0.323    18.662    
                         clock uncertainty           -0.035    18.626    
    SLICE_X10Y89         FDRE (Setup_fdre_C_D)        0.118    18.744    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -17.507    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.678ns  (logic 4.391ns (34.636%)  route 8.287ns (65.364%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 18.339 - 14.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.478     5.177 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.070     6.247    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.301     6.548 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           1.296     7.844    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.152     7.996 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.562     8.558    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y90         LUT5 (Prop_lut5_I0_O)        0.319     8.877 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.490     9.367    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y90         LUT5 (Prop_lut5_I0_O)        0.325     9.692 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.606    10.298    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.374    10.672 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    11.112    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.321    11.433 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.467    11.900    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X14Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.348    12.248 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.607    12.855    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.974 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.561    13.535    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.327    13.862 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.561    14.423    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    14.750 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.561    15.310    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.637 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.589    16.226    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.325    16.551 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.477    17.028    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_11
    SLICE_X10Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[12]_i_1/I2
    SLICE_X10Y89         LUT3 (Prop_lut3_I2_O)        0.348    17.376 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    17.376    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[12]
    SLICE_X10Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522    18.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/C
                         clock pessimism              0.323    18.662    
                         clock uncertainty           -0.035    18.626    
    SLICE_X10Y89         FDRE (Setup_fdre_C_D)        0.077    18.703    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.050ns (32.766%)  route 8.310ns (67.234%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 18.336 - 14.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.478     5.177 r  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG_reg[1]/Q
                         net (fo=3, routed)           1.070     6.247    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[1]
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I2
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.301     6.548 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           1.296     7.844    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_2
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.152     7.996 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.562     8.558    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_4
    SLICE_X13Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X13Y90         LUT5 (Prop_lut5_I0_O)        0.319     8.877 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.490     9.367    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_6
    SLICE_X12Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X12Y90         LUT5 (Prop_lut5_I0_O)        0.325     9.692 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.606    10.298    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.374    10.672 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    11.112    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_10
    SLICE_X12Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.321    11.433 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.467    11.900    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X14Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X14Y90         LUT6 (Prop_lut6_I0_O)        0.348    12.248 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.607    12.855    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_1
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.974 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.561    13.535    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_3
    SLICE_X15Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.327    13.862 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.561    14.423    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.327    14.750 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.561    15.310    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_7
    SLICE_X13Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.327    15.637 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.589    16.226    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cintM_9
    SLICE_X12Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_1/I4
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.332    16.558 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_1/O
                         net (fo=1, routed)           0.501    17.059    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[11]
    SLICE_X8Y89          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.519    18.336    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]/C
                         clock pessimism              0.323    18.659    
                         clock uncertainty           -0.035    18.623    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)       -0.031    18.592    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.179ns  (logic 3.979ns (32.670%)  route 8.200ns (67.330%))
  Logic Levels:           13  (LUT3=1 LUT5=9 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 18.340 - 14.000 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.643     4.703    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     5.159 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/Q
                         net (fo=6, routed)           1.135     6.293    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[0]
    SLICE_X9Y92                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I1
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.417 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           1.147     7.565    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X9Y88                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.717 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.426     8.143    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.328     8.471 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.662     9.132    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.355     9.487 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.297     9.785    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.328    10.113 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.627    10.739    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/I0
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.353    11.092 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/O
                         net (fo=6, routed)           0.326    11.418    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X11Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.348    11.766 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.438    12.204    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.116    12.320 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.710    13.030    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.322    13.352 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.572    13.924    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.320    14.244 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.662    14.906    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X7Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.321    15.227 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.504    15.731    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X6Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[24]_i_3/I5
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.332    16.063 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[24]_i_3/O
                         net (fo=2, routed)           0.695    16.758    CONVOLUTORE/SOMMA_FINALE/MSB_last[12]
    SLICE_X11Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[12]_i_1/I0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.124    16.882 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[12]_i_1/O
                         net (fo=1, routed)           0.000    16.882    CONVOLUTORE/SOMMA_FINALE/Z[12]
    SLICE_X11Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.523    18.340    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]/C
                         clock pessimism              0.323    18.663    
                         clock uncertainty           -0.035    18.627    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.029    18.656    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -16.882    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.077ns  (logic 3.979ns (32.947%)  route 8.098ns (67.053%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 18.337 - 14.000 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.643     4.703    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     5.159 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/Q
                         net (fo=6, routed)           1.135     6.293    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[0]
    SLICE_X9Y92                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I1
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.417 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           1.147     7.565    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X9Y88                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.717 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.426     8.143    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.328     8.471 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.662     9.132    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.355     9.487 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.297     9.785    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.328    10.113 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.627    10.739    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/I0
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.353    11.092 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/O
                         net (fo=6, routed)           0.326    11.418    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X11Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.348    11.766 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.438    12.204    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.116    12.320 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.710    13.030    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.322    13.352 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.572    13.924    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.320    14.244 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.662    14.906    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X7Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.321    15.227 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.514    15.741    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X6Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/I4
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.332    16.073 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/O
                         net (fo=2, routed)           0.583    16.655    CONVOLUTORE/SOMMA_FINALE/MSB_last[11]
    SLICE_X9Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[11]_i_1/I0
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.124    16.779 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[11]_i_1/O
                         net (fo=1, routed)           0.000    16.779    CONVOLUTORE/SOMMA_FINALE/Z[11]
    SLICE_X9Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.520    18.337    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]/C
                         clock pessimism              0.323    18.660    
                         clock uncertainty           -0.035    18.624    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.029    18.653    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -16.779    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.046ns  (logic 3.979ns (33.030%)  route 8.067ns (66.970%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 18.336 - 14.000 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.643     4.703    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     5.159 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/Q
                         net (fo=6, routed)           1.135     6.293    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[0]
    SLICE_X9Y92                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I1
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.417 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           1.147     7.565    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X9Y88                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.717 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.426     8.143    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.328     8.471 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.662     9.132    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.355     9.487 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.297     9.785    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.328    10.113 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.627    10.739    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/I0
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.353    11.092 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/O
                         net (fo=6, routed)           0.326    11.418    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X11Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.348    11.766 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.438    12.204    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.116    12.320 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.710    13.030    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.322    13.352 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.572    13.924    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.320    14.244 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.662    14.906    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X7Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.321    15.227 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.514    15.741    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X6Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/I4
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.332    16.073 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/O
                         net (fo=2, routed)           0.552    16.625    CONVOLUTORE/SOMMA_FINALE/MSB_last[11]
    SLICE_X8Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_1/I3
    SLICE_X8Y90          LUT5 (Prop_lut5_I3_O)        0.124    16.749 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_1/O
                         net (fo=1, routed)           0.000    16.749    CONVOLUTORE/SOMMA_FINALE/Z[23]
    SLICE_X8Y90          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.519    18.336    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]/C
                         clock pessimism              0.323    18.659    
                         clock uncertainty           -0.035    18.623    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.077    18.700    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 3.979ns (33.167%)  route 8.018ns (66.833%))
  Logic Levels:           13  (LUT3=1 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 18.337 - 14.000 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.643     4.703    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     5.159 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/Q
                         net (fo=6, routed)           1.135     6.293    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[0]
    SLICE_X9Y92                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I1
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.417 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           1.147     7.565    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X9Y88                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.717 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.426     8.143    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.328     8.471 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.662     9.132    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.355     9.487 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.297     9.785    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.328    10.113 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.627    10.739    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/I0
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.353    11.092 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/O
                         net (fo=6, routed)           0.326    11.418    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X11Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.348    11.766 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.438    12.204    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X10Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.116    12.320 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.710    13.030    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X9Y90                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.322    13.352 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.572    13.924    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X9Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.320    14.244 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.662    14.906    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X7Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.321    15.227 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.458    15.685    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X7Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_3/I0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.332    16.017 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_3/O
                         net (fo=3, routed)           0.558    16.575    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_12
    SLICE_X8Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_1/I4
    SLICE_X8Y91          LUT6 (Prop_lut6_I4_O)        0.124    16.699 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_1/O
                         net (fo=1, routed)           0.000    16.699    CONVOLUTORE/SOMMA_FINALE/Z[26]
    SLICE_X8Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.520    18.337    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[26]/C
                         clock pessimism              0.323    18.660    
                         clock uncertainty           -0.035    18.624    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.079    18.703    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        11.852ns  (logic 3.979ns (33.573%)  route 7.873ns (66.427%))
  Logic Levels:           13  (LUT3=1 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 18.337 - 14.000 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.643     4.703    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     5.159 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG_reg[0]/Q
                         net (fo=6, routed)           1.135     6.293    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[0]
    SLICE_X9Y92                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I1
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.417 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           1.147     7.565    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X9Y88                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.717 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.426     8.143    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X9Y89                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.328     8.471 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.662     9.132    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X9Y90                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.355     9.487 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.297     9.785    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X9Y90                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.328    10.113 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.627    10.739    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X10Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/I0
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.353    11.092 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[29]_i_2/O
                         net (fo=6, routed)           0.326    11.418    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X11Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.348    11.766 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.438    12.204    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X10Y90                                                      f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.116    12.320 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.710    13.030    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X9Y90                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.322    13.352 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.572    13.924    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X9Y89                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.320    14.244 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.662    14.906    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X7Y89                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.321    15.227 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.458    15.685    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X7Y91                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_3/I0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.332    16.017 f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[26]_i_3/O
                         net (fo=3, routed)           0.413    16.430    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_12
    SLICE_X8Y91                                                       f  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[15]_i_1/I3
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124    16.554 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[15]_i_1/O
                         net (fo=1, routed)           0.000    16.554    CONVOLUTORE/SOMMA_FINALE/Z[15]
    SLICE_X8Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.520    18.337    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]/C
                         clock pessimism              0.323    18.660    
                         clock uncertainty           -0.035    18.624    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.081    18.705    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                         -16.554    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 3.936ns (33.534%)  route 7.801ns (66.466%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.639     4.699    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.419     5.118 r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[0]/Q
                         net (fo=4, routed)           1.194     6.311    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[0]
    SLICE_X15Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I1
    SLICE_X15Y90         LUT6 (Prop_lut6_I1_O)        0.299     6.610 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.409     7.020    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X13Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.117     7.137 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.444     7.580    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X12Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.327     7.907 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.623     8.530    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X12Y90                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X12Y90         LUT5 (Prop_lut5_I0_O)        0.350     8.880 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.583     9.463    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X11Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.350     9.813 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.267    10.080    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X11Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.328    10.408 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.639    11.047    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X14Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X14Y89         LUT6 (Prop_lut6_I0_O)        0.327    11.374 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.697    12.072    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X15Y86                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.118    12.190 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.696    12.886    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X15Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.319    13.205 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.431    13.636    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.325    13.961 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.618    14.579    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X13Y87                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.325    14.904 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.592    15.496    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_9
    SLICE_X13Y88                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_1/I4
    SLICE_X13Y88         LUT5 (Prop_lut5_I4_O)        0.332    15.828 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_1/O
                         net (fo=1, routed)           0.608    16.436    CONVOLUTORE/SOMMA_FINALE/PMM_1[11]
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518    18.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/C
                         clock pessimism              0.341    18.676    
                         clock uncertainty           -0.035    18.640    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.016    18.624    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -16.436    
  -------------------------------------------------------------------
                         slack                                  2.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL01/RegSum3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL01/RegSum7_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.226%)  route 0.163ns (41.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.603     1.445    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  CONVOLUTORE/PIXEL01/RegSum3_reg[17]/Q
                         net (fo=3, routed)           0.163     1.736    CONVOLUTORE/PIXEL01/RegSum3[17]
    SLICE_X3Y100                                                      r  CONVOLUTORE/PIXEL01/RegSum7[17]_i_1__6/I1
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.099     1.835 r  CONVOLUTORE/PIXEL01/RegSum7[17]_i_1__6/O
                         net (fo=1, routed)           0.000     1.835    CONVOLUTORE/PIXEL01/outsum6[17]
    SLICE_X3Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.873     1.963    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum7_reg[17]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.807    CONVOLUTORE/PIXEL01/RegSum7_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/o5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.190ns (44.201%)  route 0.240ns (55.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.602     1.444    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CONVOLUTORE/PIXEL02/pix_in_reg[12]/Q
                         net (fo=8, routed)           0.240     1.825    CONVOLUTORE/PIXEL02/mux20_bit_1/Q[4]
    SLICE_X4Y101                                                      r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[8]_i_1__5/I2
    SLICE_X4Y101         LUT4 (Prop_lut4_I2_O)        0.049     1.874 r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[8]_i_1__5/O
                         net (fo=1, routed)           0.000     1.874    CONVOLUTORE/PIXEL02/o1[8]
    SLICE_X4Y101         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.960    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[8]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.107     1.820    CONVOLUTORE/PIXEL02/o5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.551%)  route 0.251ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.572     1.414    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.578 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[25]/Q
                         net (fo=1, routed)           0.251     1.829    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.887     1.976    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.475    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.771    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/RegSum2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/RegSum6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.572%)  route 0.240ns (53.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.574     1.416    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  CONVOLUTORE/PIXEL02/RegSum2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  CONVOLUTORE/PIXEL02/RegSum2_reg[5]/Q
                         net (fo=3, routed)           0.240     1.820    CONVOLUTORE/PIXEL02/RegSum2[5]
    SLICE_X10Y100                                                     r  CONVOLUTORE/PIXEL02/RegSum6[5]_i_1__5/I0
    SLICE_X10Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  CONVOLUTORE/PIXEL02/RegSum6[5]_i_1__5/O
                         net (fo=1, routed)           0.000     1.865    CONVOLUTORE/PIXEL02/outsum5[5]
    SLICE_X10Y100        FDRE                                         r  CONVOLUTORE/PIXEL02/RegSum6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.843     1.932    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  CONVOLUTORE/PIXEL02/RegSum6_reg[5]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120     1.805    CONVOLUTORE/PIXEL02/RegSum6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL01/RegSum4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL01/RegSum7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.214%)  route 0.200ns (46.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.601     1.443    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CONVOLUTORE/PIXEL01/RegSum4_reg[10]/Q
                         net (fo=4, routed)           0.200     1.771    CONVOLUTORE/PIXEL01/RegSum4[10]
    SLICE_X4Y98                                                       r  CONVOLUTORE/PIXEL01/RegSum7[12]_i_1__6/I5
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.099     1.870 r  CONVOLUTORE/PIXEL01/RegSum7[12]_i_1__6/O
                         net (fo=1, routed)           0.000     1.870    CONVOLUTORE/PIXEL01/outsum6[12]
    SLICE_X4Y98          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum7_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.873     1.962    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  CONVOLUTORE/PIXEL01/RegSum7_reg[12]/C
                         clock pessimism             -0.246     1.715    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     1.807    CONVOLUTORE/PIXEL01/RegSum7_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/o5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.677%)  route 0.240ns (56.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.602     1.444    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CONVOLUTORE/PIXEL02/pix_in_reg[12]/Q
                         net (fo=8, routed)           0.240     1.825    CONVOLUTORE/PIXEL02/mux20_bit_1/Q[4]
    SLICE_X4Y101                                                      r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[12]_i_1__5/I2
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  CONVOLUTORE/PIXEL02/mux20_bit_1/o5[12]_i_1__5/O
                         net (fo=1, routed)           0.000     1.870    CONVOLUTORE/PIXEL02/o1[12]
    SLICE_X4Y101         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.960    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[12]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.092     1.805    CONVOLUTORE/PIXEL02/o5_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/nove_bit2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/RegSum2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.919%)  route 0.209ns (48.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.574     1.416    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  CONVOLUTORE/PIXEL02/nove_bit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  CONVOLUTORE/PIXEL02/nove_bit2_reg[3]/Q
                         net (fo=3, routed)           0.209     1.754    CONVOLUTORE/PIXEL02/nove_bit2[3]
    SLICE_X9Y100                                                      r  CONVOLUTORE/PIXEL02/RegSum2[6]_i_1__5/I0
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.098     1.852 r  CONVOLUTORE/PIXEL02/RegSum2[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.852    CONVOLUTORE/PIXEL02/outsum2[6]
    SLICE_X9Y100         FDRE                                         r  CONVOLUTORE/PIXEL02/RegSum2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.843     1.932    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  CONVOLUTORE/PIXEL02/RegSum2_reg[6]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.091     1.776    CONVOLUTORE/PIXEL02/RegSum2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/RegSum9_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/Pout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.207ns (45.681%)  route 0.246ns (54.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.574     1.416    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  CONVOLUTORE/PIXEL02/RegSum9_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  CONVOLUTORE/PIXEL02/RegSum9_reg[3]/Q
                         net (fo=7, routed)           0.246     1.826    CONVOLUTORE/PIXEL02/RegSum9[3]
    SLICE_X13Y101                                                     r  CONVOLUTORE/PIXEL02/Pout[6]_i_1__5/I2
    SLICE_X13Y101        LUT5 (Prop_lut5_I2_O)        0.043     1.869 r  CONVOLUTORE/PIXEL02/Pout[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.869    CONVOLUTORE/PIXEL02/outsum8[6]
    SLICE_X13Y101        FDRE                                         r  CONVOLUTORE/PIXEL02/Pout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.843     1.932    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  CONVOLUTORE/PIXEL02/Pout_reg[6]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.107     1.792    CONVOLUTORE/PIXEL02/Pout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.108%)  route 0.298ns (67.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.571     1.413    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[21]/Q
                         net (fo=1, routed)           0.298     1.852    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.887     1.976    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.475    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.771    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CONTROL_UNIT/address_mem_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.272%)  route 0.169ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.573     1.415    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  CONTROL_UNIT/address_mem_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.579 r  CONTROL_UNIT/address_mem_out_reg[8]/Q
                         net (fo=6, routed)           0.169     1.748    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.887     1.976    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.475    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.658    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y20  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y20  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y19  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y19  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y17  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y17  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y21  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y21  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y22  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y22  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y91  CONVOLUTORE/FIFO1/my_fifo_reg[31][14]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y91  CONVOLUTORE/FIFO1/my_fifo_reg[59][14]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y87   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[10]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X2Y88   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[11]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y87   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[3]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y87   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[6]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X2Y88   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[7]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X2Y88   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[9]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y92   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[11]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X2Y88   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y90   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[5]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y90   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[10]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y92   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[11]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y90   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[5]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y92   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[6]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y90   CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[8]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y92   CONVOLUTORE/PIXEL02/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X6Y92   CONVOLUTORE/PIXEL02/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X42Y87  CONVOLUTORE/FIFO1/my_fifo_reg[31][3]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X42Y87  CONVOLUTORE/FIFO1/my_fifo_reg[31][6]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 3.501ns (52.795%)  route 3.130ns (47.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           3.130     8.759    PIXEL_OUT_OBUF[24]
    H16                                                               r  PIXEL_OUT_OBUF[24]_inst/I
    H16                  OBUF (Prop_obuf_I_O)         2.619    11.378 r  PIXEL_OUT_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.378    PIXEL_OUT[24]
    H16                                                               r  PIXEL_OUT[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 3.514ns (53.912%)  route 3.004ns (46.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.004     8.633    PIXEL_OUT_OBUF[25]
    C15                                                               r  PIXEL_OUT_OBUF[25]_inst/I
    C15                  OBUF (Prop_obuf_I_O)         2.632    11.265 r  PIXEL_OUT_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.265    PIXEL_OUT[25]
    C15                                                               r  PIXEL_OUT[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.503ns (54.063%)  route 2.976ns (45.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.976     8.605    PIXEL_OUT_OBUF[22]
    F15                                                               r  PIXEL_OUT_OBUF[22]_inst/I
    F15                  OBUF (Prop_obuf_I_O)         2.621    11.226 r  PIXEL_OUT_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.226    PIXEL_OUT[22]
    F15                                                               r  PIXEL_OUT[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.513ns (54.555%)  route 2.927ns (45.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.927     8.556    PIXEL_OUT_OBUF[26]
    D15                                                               r  PIXEL_OUT_OBUF[26]_inst/I
    D15                  OBUF (Prop_obuf_I_O)         2.631    11.187 r  PIXEL_OUT_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.187    PIXEL_OUT[26]
    D15                                                               r  PIXEL_OUT[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 3.509ns (54.916%)  route 2.881ns (45.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.881     8.510    PIXEL_OUT_OBUF[19]
    G14                                                               r  PIXEL_OUT_OBUF[19]_inst/I
    G14                  OBUF (Prop_obuf_I_O)         2.627    11.137 r  PIXEL_OUT_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.137    PIXEL_OUT[19]
    G14                                                               r  PIXEL_OUT[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 3.548ns (56.017%)  route 2.786ns (43.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.669     4.729    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.611 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.786     8.397    PIXEL_OUT_OBUF[31]
    A14                                                               r  PIXEL_OUT_OBUF[31]_inst/I
    A14                  OBUF (Prop_obuf_I_O)         2.666    11.063 r  PIXEL_OUT_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.063    PIXEL_OUT[31]
    A14                                                               r  PIXEL_OUT[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 3.502ns (55.473%)  route 2.811ns (44.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.811     8.440    PIXEL_OUT_OBUF[20]
    H14                                                               r  PIXEL_OUT_OBUF[20]_inst/I
    H14                  OBUF (Prop_obuf_I_O)         2.620    11.060 r  PIXEL_OUT_OBUF[20]_inst/O
                         net (fo=0)                   0.000    11.060    PIXEL_OUT[20]
    H14                                                               r  PIXEL_OUT[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 3.513ns (55.644%)  route 2.800ns (44.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.800     8.429    PIXEL_OUT_OBUF[18]
    E17                                                               r  PIXEL_OUT_OBUF[18]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         2.631    11.060 r  PIXEL_OUT_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.060    PIXEL_OUT[18]
    E17                                                               r  PIXEL_OUT[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.297ns  (logic 3.497ns (55.532%)  route 2.800ns (44.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.800     8.429    PIXEL_OUT_OBUF[21]
    F16                                                               r  PIXEL_OUT_OBUF[21]_inst/I
    F16                  OBUF (Prop_obuf_I_O)         2.615    11.044 r  PIXEL_OUT_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.044    PIXEL_OUT[21]
    F16                                                               r  PIXEL_OUT[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.490ns (55.474%)  route 2.801ns (44.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.688     4.747    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     5.629 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.801     8.430    PIXEL_OUT_OBUF[23]
    G16                                                               r  PIXEL_OUT_OBUF[23]_inst/I
    G16                  OBUF (Prop_obuf_I_O)         2.608    11.038 r  PIXEL_OUT_OBUF[23]_inst/O
                         net (fo=0)                   0.000    11.038    PIXEL_OUT[23]
    G16                                                               r  PIXEL_OUT[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.307ns (69.532%)  route 0.573ns (30.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.573     2.227    PIXEL_OUT_OBUF[0]
    K16                                                               r  PIXEL_OUT_OBUF[0]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.330 r  PIXEL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.330    PIXEL_OUT[0]
    K16                                                               r  PIXEL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.346ns (70.673%)  route 0.559ns (29.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.559     2.212    PIXEL_OUT_OBUF[1]
    J15                                                               r  PIXEL_OUT_OBUF[1]_inst/I
    J15                  OBUF (Prop_obuf_I_O)         1.142     3.355 r  PIXEL_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    PIXEL_OUT[1]
    J15                                                               r  PIXEL_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.349ns (70.200%)  route 0.573ns (29.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.573     2.227    PIXEL_OUT_OBUF[3]
    J18                                                               r  PIXEL_OUT_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.145     3.372 r  PIXEL_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    PIXEL_OUT[3]
    J18                                                               r  PIXEL_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.349ns (70.073%)  route 0.576ns (29.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.576     2.230    PIXEL_OUT_OBUF[2]
    K15                                                               r  PIXEL_OUT_OBUF[2]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.145     3.375 r  PIXEL_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.375    PIXEL_OUT[2]
    K15                                                               r  PIXEL_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.352ns (70.110%)  route 0.576ns (29.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.576     2.230    PIXEL_OUT_OBUF[5]
    F18                                                               r  PIXEL_OUT_OBUF[5]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         1.148     3.377 r  PIXEL_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.377    PIXEL_OUT[5]
    F18                                                               r  PIXEL_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.334ns (69.018%)  route 0.599ns (30.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.599     2.252    PIXEL_OUT_OBUF[14]
    H17                                                               r  PIXEL_OUT_OBUF[14]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.130     3.382 r  PIXEL_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.382    PIXEL_OUT[14]
    H17                                                               r  PIXEL_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.353ns (69.307%)  route 0.599ns (30.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.599     2.252    PIXEL_OUT_OBUF[11]
    H15                                                               r  PIXEL_OUT_OBUF[11]_inst/I
    H15                  OBUF (Prop_obuf_I_O)         1.149     3.400 r  PIXEL_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.400    PIXEL_OUT[11]
    H15                                                               r  PIXEL_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.366ns (69.727%)  route 0.593ns (30.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.593     2.246    PIXEL_OUT_OBUF[12]
    J14                                                               r  PIXEL_OUT_OBUF[12]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         1.162     3.407 r  PIXEL_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.407    PIXEL_OUT[12]
    J14                                                               r  PIXEL_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.379ns (69.924%)  route 0.593ns (30.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.593     2.246    PIXEL_OUT_OBUF[9]
    C17                                                               r  PIXEL_OUT_OBUF[9]_inst/I
    C17                  OBUF (Prop_obuf_I_O)         1.175     3.420 r  PIXEL_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.420    PIXEL_OUT[9]
    C17                                                               r  PIXEL_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.362ns (68.166%)  route 0.636ns (31.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           0.636     2.290    PIXEL_OUT_OBUF[8]
    E18                                                               r  PIXEL_OUT_OBUF[8]_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.158     3.447 r  PIXEL_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.447    PIXEL_OUT[8]
    E18                                                               r  PIXEL_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1050 Endpoints
Min Delay          1050 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.866ns  (logic 3.037ns (21.902%)  route 10.829ns (78.098%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         4.148     5.141    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/I1
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.153     5.294 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/O
                         net (fo=1, routed)           0.457     5.751    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I1
    SLICE_X14Y95         LUT5 (Prop_lut5_I1_O)        0.331     6.082 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.823     6.905    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.029 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.504     7.533    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.303     7.960    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.495     8.579    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X13Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.703 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.415     9.118    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X13Y98                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.446     9.688    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.812 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.444    10.256    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X15Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X15Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.380 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.466    10.846    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.970 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    11.428    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    11.552 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.428    11.980    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/I0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.116    12.096 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/O
                         net (fo=2, routed)           0.621    12.717    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_9
    SLICE_X12Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[10]_i_1/I4
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.328    13.045 r  CONVOLUTORE/PIXEL01/PM_3_REG[10]_i_1/O
                         net (fo=1, routed)           0.821    13.866    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[10]
    SLICE_X13Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.519     4.336    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.541ns  (logic 2.469ns (18.233%)  route 11.072ns (81.767%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=8 LUT6=1)
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.453     7.446    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/I1
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.152     7.598 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/O
                         net (fo=1, routed)           0.266     7.864    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[8].FAX/p__0
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I3
    SLICE_X37Y93         LUT5 (Prop_lut5_I3_O)        0.332     8.196 f  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.413     8.609    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X37Y92                                                      f  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.733 f  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.583     9.316    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X36Y94                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.440 f  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486     9.926    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X35Y94                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.050 f  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.442    10.492    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X37Y94                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.616 f  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.441    11.057    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X34Y93                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X34Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.181 f  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.423    11.605    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X36Y93                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.729 f  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.434    12.163    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X36Y92                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_2/I0
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.124    12.287 f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_2/O
                         net (fo=1, routed)           0.561    12.849    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_10
    SLICE_X36Y94                                                      f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_1/I4
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.973 r  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_1/O
                         net (fo=1, routed)           0.569    13.541    CONVOLUTORE/SOMMA_FINALE/D[12]
    SLICE_X36Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.516     4.333    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.491ns  (logic 2.841ns (21.058%)  route 10.650ns (78.942%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         4.148     5.141    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/I1
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.153     5.294 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/O
                         net (fo=1, routed)           0.457     5.751    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I1
    SLICE_X14Y95         LUT5 (Prop_lut5_I1_O)        0.331     6.082 f  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.823     6.905    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X14Y99                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.029 f  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.504     7.533    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y101                                                     f  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.303     7.960    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y101                                                     f  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.084 f  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.495     8.579    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X13Y99                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.703 f  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.415     9.118    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X13Y98                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.242 f  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.446     9.688    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y97                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.812 f  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.444    10.256    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X15Y99                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X15Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.380 f  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.466    10.846    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y100                                                     f  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.970 f  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    11.428    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y101                                                     f  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    11.552 f  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.439    11.991    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y99                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_2/I0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.115 f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_2/O
                         net (fo=1, routed)           0.569    12.684    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_10
    SLICE_X12Y98                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_1/I4
    SLICE_X12Y98         LUT5 (Prop_lut5_I4_O)        0.124    12.808 r  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_1/O
                         net (fo=1, routed)           0.683    13.491    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[12]
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518     4.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.364ns  (logic 2.913ns (21.797%)  route 10.451ns (78.203%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         4.148     5.141    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/I1
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.153     5.294 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/O
                         net (fo=1, routed)           0.457     5.751    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I1
    SLICE_X14Y95         LUT5 (Prop_lut5_I1_O)        0.331     6.082 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.823     6.905    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.029 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.504     7.533    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.303     7.960    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.495     8.579    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X13Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.703 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.415     9.118    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X13Y98                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.446     9.688    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.812 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.444    10.256    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X15Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X15Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.380 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.466    10.846    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.970 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.549    11.519    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X13Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_2/I0
    SLICE_X13Y100        LUT5 (Prop_lut5_I0_O)        0.118    11.637 r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_2/O
                         net (fo=1, routed)           0.458    12.095    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_7
    SLICE_X13Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_1/I4
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.326    12.421 r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_1/O
                         net (fo=1, routed)           0.943    13.364    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[8]
    SLICE_X13Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518     4.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.200ns  (logic 2.573ns (19.491%)  route 10.628ns (80.509%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=7 LUT6=1)
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.453     7.446    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/I1
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.152     7.598 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/O
                         net (fo=1, routed)           0.266     7.864    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[8].FAX/p__0
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I3
    SLICE_X37Y93         LUT5 (Prop_lut5_I3_O)        0.332     8.196 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.413     8.609    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X37Y92                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.733 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.583     9.316    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.440 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486     9.926    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X35Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.050 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.442    10.492    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.616 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.441    11.057    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X34Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X34Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.181 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.590    11.771    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.150    11.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_2/O
                         net (fo=1, routed)           0.472    12.394    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_7
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_1/I4
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.326    12.720 r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_1/O
                         net (fo=1, routed)           0.481    13.200    CONVOLUTORE/SOMMA_FINALE/D[8]
    SLICE_X33Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.516     4.333    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.989ns  (logic 2.717ns (20.918%)  route 10.272ns (79.082%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         4.148     5.141    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/I1
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.153     5.294 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/O
                         net (fo=1, routed)           0.457     5.751    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I1
    SLICE_X14Y95         LUT5 (Prop_lut5_I1_O)        0.331     6.082 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.823     6.905    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.029 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.504     7.533    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.303     7.960    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.495     8.579    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X13Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.703 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.415     9.118    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X13Y98                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.446     9.688    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.812 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.444    10.256    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X15Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X15Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.380 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.466    10.846    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.970 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    11.428    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    11.552 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.428    11.980    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_1/I4
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    12.104 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_1/O
                         net (fo=1, routed)           0.885    12.989    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[9]
    SLICE_X12Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.519     4.336    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.912ns  (logic 2.668ns (20.662%)  route 10.244ns (79.338%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=7 LUT6=2)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.453     7.446    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/I1
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.152     7.598 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/O
                         net (fo=1, routed)           0.266     7.864    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[8].FAX/p__0
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I3
    SLICE_X37Y93         LUT5 (Prop_lut5_I3_O)        0.332     8.196 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.413     8.609    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X37Y92                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.733 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.583     9.316    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.440 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486     9.926    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X35Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.050 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.442    10.492    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.616 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.441    11.057    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X34Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X34Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.181 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.423    11.605    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.729 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.439    12.168    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X36Y92                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/I0
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.120    12.288 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/O
                         net (fo=2, routed)           0.297    12.585    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X36Y92                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_1/I5
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.327    12.912 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    12.912    CONVOLUTORE/SOMMA_FINALE/D[11]
    SLICE_X36Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.515     4.332    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X36Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.908ns  (logic 2.668ns (20.669%)  route 10.240ns (79.331%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=8 LUT6=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         6.453     7.446    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/I1
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.152     7.598 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_4/O
                         net (fo=1, routed)           0.266     7.864    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[8].FAX/p__0
    SLICE_X37Y93                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I3
    SLICE_X37Y93         LUT5 (Prop_lut5_I3_O)        0.332     8.196 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.413     8.609    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X37Y92                                                      r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.733 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.583     9.316    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X36Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.440 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486     9.926    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X35Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.050 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.442    10.492    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X37Y94                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124    10.616 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.441    11.057    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X34Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X34Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.181 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.423    11.605    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X36Y93                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.729 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.439    12.168    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X36Y92                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/I0
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.120    12.288 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/O
                         net (fo=2, routed)           0.293    12.581    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X36Y92                                                      r  CONVOLUTORE/PIXEL21/PM_0_REG[10]_i_1/I4
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.327    12.908 r  CONVOLUTORE/PIXEL21/PM_0_REG[10]_i_1/O
                         net (fo=1, routed)           0.000    12.908    CONVOLUTORE/SOMMA_FINALE/D[10]
    SLICE_X36Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.515     4.332    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X36Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.882ns  (logic 3.037ns (23.575%)  route 9.845ns (76.425%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=10 LUT6=2)
  Clock Path Skew:        4.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         4.148     5.141    CONVOLUTORE/PIXEL01/SIMD_IBUF
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/I1
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.153     5.294 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_3/O
                         net (fo=1, routed)           0.457     5.751    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X14Y95                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I1
    SLICE_X14Y95         LUT5 (Prop_lut5_I1_O)        0.331     6.082 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.823     6.905    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X14Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.029 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.504     7.533    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X14Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.303     7.960    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.495     8.579    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X13Y99                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.703 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.415     9.118    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X13Y98                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.446     9.688    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X14Y97                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.812 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.444    10.256    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X15Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X15Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.380 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.466    10.846    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X14Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X14Y100        LUT5 (Prop_lut5_I0_O)        0.124    10.970 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    11.428    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    11.552 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.428    11.980    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y100                                                     r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/I0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.116    12.096 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/O
                         net (fo=2, routed)           0.458    12.554    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_9
    SLICE_X12Y99                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_1/I5
    SLICE_X12Y99         LUT6 (Prop_lut6_I5_O)        0.328    12.882 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    12.882    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[11]
    SLICE_X12Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522     4.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_2_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.858ns  (logic 3.041ns (23.651%)  route 9.817ns (76.349%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         3.169     4.162    CONVOLUTORE/PIXEL11/SIMD_IBUF
    SLICE_X14Y85                                                      r  CONVOLUTORE/PIXEL11/PL_2_REG[3]_i_3/I2
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.315 r  CONVOLUTORE/PIXEL11/PL_2_REG[3]_i_3/O
                         net (fo=1, routed)           0.692     5.008    CONVOLUTORE/PIXEL11/SOMMA_FINALE/mux_4[1]
    SLICE_X14Y85                                                      r  CONVOLUTORE/PIXEL11/PL_2_REG[3]_i_2/I1
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.331     5.339 r  CONVOLUTORE/PIXEL11/PL_2_REG[3]_i_2/O
                         net (fo=3, routed)           0.581     5.919    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cint_2
    SLICE_X12Y82                                                      r  CONVOLUTORE/PIXEL11/PL_2_REG[5]_i_2/I0
    SLICE_X12Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.043 r  CONVOLUTORE/PIXEL11/PL_2_REG[5]_i_2/O
                         net (fo=3, routed)           0.512     6.555    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cint_4
    SLICE_X12Y83                                                      r  CONVOLUTORE/PIXEL11/PL_2_REG[7]_i_2/I0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.679 r  CONVOLUTORE/PIXEL11/PL_2_REG[7]_i_2/O
                         net (fo=3, routed)           0.481     7.160    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cint_6
    SLICE_X10Y84                                                      r  CONVOLUTORE/PIXEL11/PL_2_REG[9]_i_2/I0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.284 r  CONVOLUTORE/PIXEL11/PL_2_REG[9]_i_2/O
                         net (fo=3, routed)           0.455     7.739    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cint_8
    SLICE_X9Y83                                                       r  CONVOLUTORE/PIXEL11/PL_2_REG[12]_i_2/I0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     7.863 r  CONVOLUTORE/PIXEL11/PL_2_REG[12]_i_2/O
                         net (fo=3, routed)           0.355     8.218    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cint_10
    SLICE_X9Y84                                                       r  CONVOLUTORE/PIXEL11/PM_2_REG[1]_i_2/I2
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124     8.342 r  CONVOLUTORE/PIXEL11/PM_2_REG[1]_i_2/O
                         net (fo=3, routed)           0.600     8.942    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cintM_0
    SLICE_X14Y84                                                      r  CONVOLUTORE/PIXEL11/PM_2_REG[3]_i_2/I0
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  CONVOLUTORE/PIXEL11/PM_2_REG[3]_i_2/O
                         net (fo=3, routed)           0.586     9.652    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cintM_2
    SLICE_X12Y82                                                      r  CONVOLUTORE/PIXEL11/PM_2_REG[5]_i_2/I0
    SLICE_X12Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.776 r  CONVOLUTORE/PIXEL11/PM_2_REG[5]_i_2/O
                         net (fo=3, routed)           0.465    10.241    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cintM_4
    SLICE_X12Y84                                                      r  CONVOLUTORE/PIXEL11/PM_2_REG[7]_i_2/I0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    10.365 r  CONVOLUTORE/PIXEL11/PM_2_REG[7]_i_2/O
                         net (fo=3, routed)           0.464    10.830    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cintM_6
    SLICE_X10Y84                                                      r  CONVOLUTORE/PIXEL11/PM_2_REG[9]_i_2/I0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124    10.954 r  CONVOLUTORE/PIXEL11/PM_2_REG[9]_i_2/O
                         net (fo=3, routed)           0.455    11.409    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cintM_8
    SLICE_X8Y83                                                       r  CONVOLUTORE/PIXEL11/PM_2_REG[11]_i_3/I0
    SLICE_X8Y83          LUT5 (Prop_lut5_I0_O)        0.117    11.526 r  CONVOLUTORE/PIXEL11/PM_2_REG[11]_i_3/O
                         net (fo=2, routed)           0.430    11.956    CONVOLUTORE/PIXEL11/SOMMA_FINALE/SUM3_LVL1/cintM_9
    SLICE_X8Y84                                                       r  CONVOLUTORE/PIXEL11/PM_2_REG[10]_i_1/I4
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.331    12.287 r  CONVOLUTORE/PIXEL11/PM_2_REG[10]_i_1/O
                         net (fo=1, routed)           0.571    12.858    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23]_0[10]
    SLICE_X8Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_2_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.518     4.335    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_2_REG_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL00/zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.266ns (35.333%)  route 0.488ns (64.667%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.488     0.709    CONVOLUTORE/PIXEL00/SIMD_IBUF
    SLICE_X1Y89                                                       r  CONVOLUTORE/PIXEL00/zero_i_1__7/I0
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.754 r  CONVOLUTORE/PIXEL00/zero_i_1__7/O
                         net (fo=1, routed)           0.000     0.754    CONVOLUTORE/PIXEL00/U
    SLICE_X1Y89          FDRE                                         r  CONVOLUTORE/PIXEL00/zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.873     1.962    CONVOLUTORE/PIXEL00/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  CONVOLUTORE/PIXEL00/zero_reg/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.263ns (33.099%)  route 0.533ns (66.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.533     0.754    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X3Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[17]_i_1__3/I0
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.042     0.796 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[17]_i_1__3/O
                         net (fo=1, routed)           0.000     0.796    CONVOLUTORE/PIXEL11/o3[17]
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[17]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.266ns (33.448%)  route 0.530ns (66.552%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.530     0.752    CONVOLUTORE/SOMMA_FINALE/SIMD_IBUF
    SLICE_X6Y91                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[24]_i_1/I2
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.797 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[24]_i_1/O
                         net (fo=1, routed)           0.000     0.797    CONVOLUTORE/SOMMA_FINALE/Z[24]
    SLICE_X6Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[24]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.266ns (33.350%)  route 0.533ns (66.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.533     0.754    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X3Y87                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[13]_i_1__3/I1
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.799 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[13]_i_1__3/O
                         net (fo=1, routed)           0.000     0.799    CONVOLUTORE/PIXEL11/o3[13]
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.871     1.960    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[13]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.266ns (33.048%)  route 0.540ns (66.952%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.540     0.761    CONVOLUTORE/SOMMA_FINALE/SIMD_IBUF
    SLICE_X6Y89                                                       r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[8]_i_1/I4
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.806 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[8]_i_1/O
                         net (fo=1, routed)           0.000     0.806    CONVOLUTORE/SOMMA_FINALE/Z[8]
    SLICE_X6Y89          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.266ns (32.182%)  route 0.562ns (67.818%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.562     0.783    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X3Y85                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[14]_i_1__3/I1
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.045     0.828 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[14]_i_1__3/O
                         net (fo=1, routed)           0.000     0.828    CONVOLUTORE/PIXEL11/o4[14]
    SLICE_X3Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[14]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o8_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.270ns (32.508%)  route 0.562ns (67.492%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               f  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.562     0.783    CONVOLUTORE/PIXEL11/mux20_bit_4/SIMD_IBUF
    SLICE_X3Y85                                                       f  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[18]_i_1__3/I1
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.049     0.832 r  CONVOLUTORE/PIXEL11/mux20_bit_4/o8[18]_i_1__3/O
                         net (fo=1, routed)           0.000     0.832    CONVOLUTORE/PIXEL11/o4[18]
    SLICE_X3Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o8_reg[18]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.266ns (31.912%)  route 0.569ns (68.088%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.569     0.790    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X2Y85                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[11]_i_1__3/I1
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.045     0.835 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[11]_i_1__3/O
                         net (fo=1, routed)           0.000     0.835    CONVOLUTORE/PIXEL11/o3[11]
    SLICE_X2Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[11]/C

Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            CONTROL_UNIT/EN_MEM_IN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.271ns (32.431%)  route 0.565ns (67.569%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    R12                                                               r  START_IBUF_inst/I
    R12                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  START_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.791    CONTROL_UNIT/START_IBUF
    SLICE_X13Y90                                                      r  CONTROL_UNIT/EN_MEM_IN_i_1/I2
    SLICE_X13Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.836 r  CONTROL_UNIT/EN_MEM_IN_i_1/O
                         net (fo=1, routed)           0.000     0.836    CONTROL_UNIT/EN_MEM_IN_i_1_n_0
    SLICE_X13Y90         FDRE                                         r  CONTROL_UNIT/EN_MEM_IN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.843     1.932    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  CONTROL_UNIT/EN_MEM_IN_reg/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/o7_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.270ns (32.237%)  route 0.569ns (67.763%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.569     0.790    CONVOLUTORE/PIXEL11/mux20_bit_3/SIMD_IBUF
    SLICE_X2Y85                                                       r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[15]_i_1__3/I0
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.049     0.839 r  CONVOLUTORE/PIXEL11/mux20_bit_3/o7[15]_i_1__3/O
                         net (fo=1, routed)           0.000     0.839    CONVOLUTORE/PIXEL11/o3[15]
    SLICE_X2Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.870     1.959    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  CONVOLUTORE/PIXEL11/o7_reg[15]/C





