
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000247                       # Number of seconds simulated
sim_ticks                                   246754000                       # Number of ticks simulated
final_tick                                  246754000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68773                       # Simulator instruction rate (inst/s)
host_op_rate                                   126089                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100094634                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449280                       # Number of bytes of host memory used
host_seconds                                     2.47                       # Real time elapsed on the host
sim_insts                                      169539                       # Number of instructions simulated
sim_ops                                        310835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         205312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             308992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           37952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         420175559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         832051355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1252226914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    420175559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420175559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153805004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153805004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153805004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        420175559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        832051355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1406031918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000078582750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1699                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4829                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 303168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  105920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  309056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               108736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     92                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     246752000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4829                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.156923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.290699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.949459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          404     31.08%     31.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          369     28.38%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          140     10.77%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      7.00%     77.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      5.08%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      3.38%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.38%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.85%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144     11.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1300                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.382353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.428642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.736612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             60     58.82%     58.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29     28.43%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      6.86%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.96%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.96%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.225490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.688043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90     88.24%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.92%     92.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      5.88%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.98%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           102                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        98560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       204608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       105920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 399426149.120176315308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 829198310.868314146996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 429253426.489540159702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60193500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117029750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5796124500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37133.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36480.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3411491.76                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     88404500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               177223250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18662.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37412.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1228.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       429.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1252.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    440.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37799.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6511680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3442065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21784140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5956020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40929990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               403680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        69876300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1039680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              168997395                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            684.882089                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            155788750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       121000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2703750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82628750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    153240500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2863140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1491435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12030900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2683080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39028470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               921600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        63904410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7152000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              149128875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            604.362543                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            158762000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1224000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18621000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      78708000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    140141000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  105921                       # Number of BP lookups
system.cpu.branchPred.condPredicted            105921                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10555                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                25788                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     705                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                301                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           25788                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              22562                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3226                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1425                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       77928                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       20891                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1811                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           113                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       51499                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       246754000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           493509                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              96572                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         497859                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      105921                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              23267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        302644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21490                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1917                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          134                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     51256                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3196                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             412388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.223578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.365387                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   271908     65.93%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5782      1.40%     67.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7041      1.71%     69.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11020      2.67%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6580      1.60%     73.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9575      2.32%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5468      1.33%     76.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3062      0.74%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    91952     22.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               412388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.214628                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.008814                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    77732                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                210764                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     98066                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15081                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10745                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 814585                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10745                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    87218                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  152743                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5480                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    101638                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 54564                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 764679                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2978                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12388                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    159                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  38022                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              927070                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1936304                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1109500                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             38057                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                389954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   537116                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                197                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     58419                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                95136                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28327                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1480                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              370                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     679487                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 321                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    559881                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3916                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          368972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       540628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            257                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        412388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.357656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.243404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              270033     65.48%     65.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               24140      5.85%     71.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18617      4.51%     75.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20745      5.03%     80.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22542      5.47%     86.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19418      4.71%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17488      4.24%     95.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11154      2.70%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8251      2.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          412388                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9112     81.99%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    14      0.13%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.15%     82.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.19%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     82.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.03%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                20      0.18%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               30      0.27%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1201     10.81%     93.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   581      5.23%     98.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                53      0.48%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               59      0.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7901      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                435218     77.73%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  127      0.02%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1601      0.29%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1803      0.32%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  730      0.13%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1921      0.34%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1980      0.35%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1311      0.23%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                988      0.18%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             304      0.05%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              99      0.02%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            256      0.05%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                78781     14.07%     95.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               21251      3.80%     99.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4565      0.82%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            981      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 559881                       # Type of FU issued
system.cpu.iq.rate                           1.134490                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       11113                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019849                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1515417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1013108                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       506851                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               31762                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              35728                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        13519                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 547263                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   15830                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3607                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52870                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14583                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10745                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  106470                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3130                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              679808                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               564                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 95136                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                28327                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                194                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    840                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1860                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1639                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12551                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14190                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                537590                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 77771                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22291                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        98648                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    51502                       # Number of branches executed
system.cpu.iew.exec_stores                      20877                       # Number of stores executed
system.cpu.iew.exec_rate                     1.089322                       # Inst execution rate
system.cpu.iew.wb_sent                         527093                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        520370                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    399061                       # num instructions producing a value
system.cpu.iew.wb_consumers                    634445                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.054429                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628992                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          369005                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10701                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       354617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.876537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.035465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       271303     76.51%     76.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23382      6.59%     83.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11184      3.15%     86.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16074      4.53%     90.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6496      1.83%     92.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3741      1.05%     93.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2646      0.75%     94.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2030      0.57%     94.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        17761      5.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       354617                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               169539                       # Number of instructions committed
system.cpu.commit.committedOps                 310835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          56010                       # Number of memory references committed
system.cpu.commit.loads                         42266                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      35266                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       7698                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    304093                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1028                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1949      0.63%      0.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           246423     79.28%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              99      0.03%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.47%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            826      0.27%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.15%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             841      0.27%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.34%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.23%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          304      0.10%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           48      0.02%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          256      0.08%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40532     13.04%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13054      4.20%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1734      0.56%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          690      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            310835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 17761                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1016696                       # The number of ROB reads
system.cpu.rob.rob_writes                     1418518                       # The number of ROB writes
system.cpu.timesIdled                             814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      169539                       # Number of Instructions Simulated
system.cpu.committedOps                        310835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.910888                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.910888                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.343538                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.343538                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   717568                       # number of integer regfile reads
system.cpu.int_regfile_writes                  437573                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     19266                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12249                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    263783                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   178429                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  223558                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           458.013807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               55654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2696                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.643175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   458.013807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.894558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.894558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            174826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           174826                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        57466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           57466                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        13169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13169                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        70635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            70635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        70635                       # number of overall hits
system.cpu.dcache.overall_hits::total           70635                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14595                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          579                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15174                       # number of overall misses
system.cpu.dcache.overall_misses::total         15174                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    798272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    798272000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40391500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40391500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    838663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    838663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    838663500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    838663500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        85809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        85809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        85809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        85809                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.202537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.202537                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042115                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.176835                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.176835                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.176835                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.176835                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54694.895512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54694.895512                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69760.794473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69760.794473                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55269.770660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55269.770660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55269.770660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55269.770660                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15743                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               200                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.715000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          593                       # number of writebacks
system.cpu.dcache.writebacks::total               593                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11957                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11966                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2638                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          570                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3208                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    180060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38962000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38962000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    219022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    219022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    219022000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    219022000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037385                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68256.254738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68256.254738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68354.385965                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68354.385965                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68273.690773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68273.690773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68273.690773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68273.690773                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2696                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.139589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.421480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.139589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.904570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            104130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           104130                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        48924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           48924                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        48924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            48924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        48924                       # number of overall hits
system.cpu.icache.overall_hits::total           48924                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2331                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2331                       # number of overall misses
system.cpu.icache.overall_misses::total          2331                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147995999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147995999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    147995999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147995999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147995999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147995999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        51255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        51255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        51255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        51255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        51255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        51255                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045478                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045478                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045478                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045478                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63490.347061                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63490.347061                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63490.347061                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63490.347061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63490.347061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63490.347061                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1377                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.080000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1108                       # number of writebacks
system.cpu.icache.writebacks::total              1108                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          710                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          710                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          710                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          710                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          710                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1621                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1621                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1621                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1621                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1621                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111856999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111856999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111856999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111856999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111856999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111856999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031626                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031626                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031626                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031626                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69004.934608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69004.934608                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69004.934608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69004.934608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69004.934608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69004.934608                       # average overall mshr miss latency
system.cpu.icache.replacements                   1108                       # number of replacements
system.membus.snoop_filter.tot_requests          8633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    246754000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4258                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          593                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1108                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2103                       # Transaction distribution
system.membus.trans_dist::ReadExReq               570                       # Transaction distribution
system.membus.trans_dist::ReadExResp              570                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2638                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       174592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       243264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       243264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  417856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4829                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001657                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040673                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4821     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4829                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16326000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8586247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17011000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
