<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1033" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1033{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1033{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1033{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1033{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1033{left:124px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t6_1033{left:124px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t7_1033{left:96px;bottom:977px;letter-spacing:0.14px;}
#t8_1033{left:168px;bottom:977px;letter-spacing:0.1px;word-spacing:0.05px;}
#t9_1033{left:96px;bottom:942px;letter-spacing:0.09px;word-spacing:-1.02px;}
#ta_1033{left:96px;bottom:921px;letter-spacing:0.08px;word-spacing:-0.63px;}
#tb_1033{left:96px;bottom:899px;letter-spacing:0.06px;word-spacing:-0.46px;}
#tc_1033{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_1033{left:96px;bottom:843px;letter-spacing:0.13px;word-spacing:-0.39px;}
#te_1033{left:96px;bottom:821px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tf_1033{left:96px;bottom:782px;letter-spacing:0.14px;}
#tg_1033{left:168px;bottom:782px;letter-spacing:0.18px;}
#th_1033{left:96px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_1033{left:96px;bottom:725px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tj_1033{left:96px;bottom:685px;letter-spacing:0.12px;}
#tk_1033{left:178px;bottom:685px;letter-spacing:0.13px;word-spacing:-0.1px;}
#tl_1033{left:96px;bottom:658px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tm_1033{left:96px;bottom:636px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tn_1033{left:96px;bottom:615px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_1033{left:96px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_1033{left:96px;bottom:558px;letter-spacing:0.11px;word-spacing:-0.88px;}
#tq_1033{left:96px;bottom:537px;letter-spacing:0.13px;word-spacing:-0.37px;}
#tr_1033{left:372px;bottom:537px;}
#ts_1033{left:378px;bottom:537px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tt_1033{left:96px;bottom:516px;letter-spacing:0.13px;word-spacing:-0.69px;}
#tu_1033{left:96px;bottom:494px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tv_1033{left:96px;bottom:473px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tw_1033{left:96px;bottom:438px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tx_1033{left:96px;bottom:416px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ty_1033{left:96px;bottom:395px;letter-spacing:0.08px;word-spacing:-0.43px;}
#tz_1033{left:96px;bottom:374px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t10_1033{left:96px;bottom:352px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t11_1033{left:96px;bottom:317px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_1033{left:96px;bottom:296px;letter-spacing:0.1px;word-spacing:-0.71px;}
#t13_1033{left:810px;bottom:296px;}
#t14_1033{left:817px;bottom:296px;letter-spacing:0.11px;}
#t15_1033{left:96px;bottom:274px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t16_1033{left:96px;bottom:239px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t17_1033{left:96px;bottom:218px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_1033{left:96px;bottom:178px;letter-spacing:0.12px;}
#t19_1033{left:178px;bottom:178px;letter-spacing:0.17px;word-spacing:0.03px;}
#t1a_1033{left:96px;bottom:150px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_1033{left:96px;bottom:129px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1c_1033{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1033{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1033{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1033{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1033{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1033{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1033{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_1033{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_1033{transform:scaleX(0.949);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1033" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1033Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1033" style="-webkit-user-select: none;"><object width="935" height="1210" data="1033/1033.svg" type="image/svg+xml" id="pdf1033" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1033" class="t s1_1033">Secure Virtual Machine </span><span id="t2_1033" class="t s2_1033">578 </span>
<span id="t3_1033" class="t s3_1033">24593—Rev. 3.41—June 2023 </span><span id="t4_1033" class="t s3_1033">AMD64 Technology </span>
<span id="t5_1033" class="t s4_1033">hardware uses the host physical APIC ID in the table entry to send a doorbell signal to the </span>
<span id="t6_1033" class="t s4_1033">corresponding processor core to signal that an interrupt needs to be processed. </span>
<span id="t7_1033" class="t s5_1033">15.29.7 </span><span id="t8_1033" class="t s5_1033">AVIC CPUID Feature Flags </span>
<span id="t9_1033" class="t s4_1033">A CPUID feature bit is used indicate support for AVIC on a specific hardware implementation. CPUID </span>
<span id="ta_1033" class="t s4_1033">Fn8000_000A_EDX[AVIC] (bit 13) = 1 indicates support for the AVIC architecture on that hardware. </span>
<span id="tb_1033" class="t s4_1033">Additionally, CPUID Fn8000_000A_EDX[x2AVIC] (bit 18) = 1 indicates support for the AVIC </span>
<span id="tc_1033" class="t s4_1033">architecture when the guest is using x2APIC MSR interface. </span>
<span id="td_1033" class="t s4_1033">See Section 3.3, “Processor Feature Identification,” on page 71 for more information on using the </span>
<span id="te_1033" class="t s4_1033">CPUID instruction. </span>
<span id="tf_1033" class="t s5_1033">15.29.8 </span><span id="tg_1033" class="t s5_1033">New Processor Mechanisms </span>
<span id="th_1033" class="t s4_1033">In order to support the direct injection of interrupts into the guest and to accelerate critical vAPIC </span>
<span id="ti_1033" class="t s4_1033">functions, new hardware mechanisms are implemented in the processor. </span>
<span id="tj_1033" class="t v0_1033 s5_1033">15.29.8.1 </span><span id="tk_1033" class="t v0_1033 s5_1033">Special Trap/Fault Handling for vAPIC Accesses </span>
<span id="tl_1033" class="t s4_1033">To virtualize the local APIC utilized by the guest to generate and process interrupts, all read and write </span>
<span id="tm_1033" class="t s4_1033">accesses by the guest virtual processor to its local APIC registers are redirected to the vAPIC backing </span>
<span id="tn_1033" class="t s4_1033">page. Most reads and many writes to this guest physical address range read or write the contents of </span>
<span id="to_1033" class="t s4_1033">memory locations within the vAPIC backing page at the corresponding offset. </span>
<span id="tp_1033" class="t s4_1033">To support proper handling and emulation of the guest local APIC, the processor provides permissions </span>
<span id="tq_1033" class="t s4_1033">filtering hardware (Refer to Figure 15</span><span id="tr_1033" class="t s6_1033">-</span><span id="ts_1033" class="t s4_1033">15.) that detects and intercepts accesses to specific offsets </span>
<span id="tt_1033" class="t s4_1033">(representing APIC registers) within the vAPIC backing page. This hardware either allows the access, </span>
<span id="tu_1033" class="t s4_1033">blocks the access and causes a #VMEXIT (fault behavior), or allows the access and then causes a </span>
<span id="tv_1033" class="t s4_1033">#VMEXIT (trap behavior). </span>
<span id="tw_1033" class="t s4_1033">Hardware directly handles the side effects of guest writes to the TPR and EOI registers. Writes to the </span>
<span id="tx_1033" class="t s4_1033">ICRL register with simple functional side effects such as the generation of a directed IPI or a self-IPI </span>
<span id="ty_1033" class="t s4_1033">request are handled directly. Values written to the ICRL defined to initiate more complex behavior </span>
<span id="tz_1033" class="t s4_1033">cause a #VMEXIT to allow the VMM to emulate the function. A guest write to the ICRH register has </span>
<span id="t10_1033" class="t s4_1033">no immediate hardware side effect and is allowed. </span>
<span id="t11_1033" class="t s4_1033">Most other write access attempts within the vAPIC register bank address range cause a #VMEXIT </span>
<span id="t12_1033" class="t s4_1033">with trap or fault behavior allowing the VMM to emulate the function of that register. See Table 15</span><span id="t13_1033" class="t s6_1033">-</span><span id="t14_1033" class="t s4_1033">22 </span>
<span id="t15_1033" class="t s4_1033">for more detail. </span>
<span id="t16_1033" class="t s4_1033">Reads and writes to locations within the vAPIC backing page, but outside the offset range of defined </span>
<span id="t17_1033" class="t s4_1033">vAPIC registers are allowed to complete. </span>
<span id="t18_1033" class="t v0_1033 s5_1033">15.29.8.2 </span><span id="t19_1033" class="t v0_1033 s5_1033">Doorbell Mechanism </span>
<span id="t1a_1033" class="t s4_1033">Each core provides a doorbell mechanism that is used by other cores (for IPIs) and the IOMMU (for </span>
<span id="t1b_1033" class="t s4_1033">device interrupts) to signal to the VMM of the target physical core that a virtual interrupt requires </span>
<span id="t1c_1033" class="t s7_1033">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
