=====
SETUP
0.896
16.813
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n39_s0
7.493
8.063
u_v9958/u_command/u_cache/n40_s0
8.063
8.098
u_v9958/u_command/u_cache/n41_s0
8.098
8.134
u_v9958/u_command/u_cache/n42_s0
8.134
8.169
u_v9958/u_command/u_cache/n43_s0
8.169
8.204
u_v9958/u_command/u_cache/n44_s0
8.204
8.239
u_v9958/u_command/u_cache/n45_s0
8.239
8.274
u_v9958/u_command/u_cache/n46_s0
8.274
8.310
u_v9958/u_command/u_cache/n47_s0
8.310
8.345
u_v9958/u_command/u_cache/n48_s0
8.345
8.380
u_v9958/u_command/u_cache/n49_s0
8.380
8.415
u_v9958/u_command/u_cache/n50_s0
8.415
8.450
u_v9958/u_command/u_cache/n51_s0
8.450
8.486
u_v9958/u_command/u_cache/n52_s0
8.486
8.521
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
9.760
10.277
u_v9958/u_command/u_cache/n5899_s14
10.819
11.190
u_v9958/u_command/u_cache/ff_cache3_address_16_s8
11.902
12.457
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s11
12.875
13.430
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s10
13.677
14.194
u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s5
15.485
15.947
u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0
16.813
=====
SETUP
0.991
16.717
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s1
6.871
7.426
u_v9958/u_command/w_next_0_s0
8.680
9.133
u_v9958/u_command/w_next_1_s3
9.574
10.129
u_v9958/u_command/w_next_sx[1]_1_s
10.292
10.862
u_v9958/u_command/w_next_sx[2]_1_s
10.862
10.897
u_v9958/u_command/w_next_sx[3]_1_s
10.897
10.932
u_v9958/u_command/w_next_sx[4]_1_s
10.932
10.967
u_v9958/u_command/w_next_sx[5]_1_s
10.967
11.002
u_v9958/u_command/w_next_sx[6]_1_s
11.002
11.038
u_v9958/u_command/w_next_sx[7]_1_s
11.038
11.073
u_v9958/u_command/w_next_sx[8]_1_s
11.073
11.108
u_v9958/u_command/w_next_sx[9]_1_s
11.108
11.578
u_v9958/u_command/n359_s5
11.587
12.142
u_v9958/u_command/ff_state_5_s7
12.547
13.064
u_v9958/u_command/n1934_s8
13.999
14.516
u_v9958/u_command/n1936_s15
14.768
15.221
u_v9958/u_command/n1936_s6
16.147
16.717
u_v9958/u_command/ff_state_2_s1
16.717
=====
SETUP
1.174
16.535
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n39_s0
7.493
8.063
u_v9958/u_command/u_cache/n40_s0
8.063
8.098
u_v9958/u_command/u_cache/n41_s0
8.098
8.134
u_v9958/u_command/u_cache/n42_s0
8.134
8.169
u_v9958/u_command/u_cache/n43_s0
8.169
8.204
u_v9958/u_command/u_cache/n44_s0
8.204
8.239
u_v9958/u_command/u_cache/n45_s0
8.239
8.274
u_v9958/u_command/u_cache/n46_s0
8.274
8.310
u_v9958/u_command/u_cache/n47_s0
8.310
8.345
u_v9958/u_command/u_cache/n48_s0
8.345
8.380
u_v9958/u_command/u_cache/n49_s0
8.380
8.415
u_v9958/u_command/u_cache/n50_s0
8.415
8.450
u_v9958/u_command/u_cache/n51_s0
8.450
8.486
u_v9958/u_command/u_cache/n52_s0
8.486
8.521
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
9.760
10.277
u_v9958/u_command/u_cache/n5899_s14
10.819
11.190
u_v9958/u_command/u_cache/ff_cache3_address_16_s8
11.902
12.457
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s11
12.875
13.430
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s10
13.677
14.194
u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s5
15.485
15.812
u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0
16.535
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_0_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_1_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_2_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_3_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_4_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_5_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_6_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_7_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_8_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_9_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_10_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_11_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_12_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_13_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_14_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_15_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_16_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_17_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_18_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_19_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_20_s0
10.600
=====
SETUP
1.251
10.600
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.422
8.971
u_sdram/ff_sdr_read_data_21_s0
10.600
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.210
5.671
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.671
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.810
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.810
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.810
=====
HOLD
0.326
5.680
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.680
=====
HOLD
0.326
5.680
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.680
=====
HOLD
0.326
5.680
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.680
=====
HOLD
0.329
5.683
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.544
u_v9958/u_video_out/ff_tap1_g_0_s6
5.683
=====
HOLD
0.333
5.686
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_0_s
5.686
=====
HOLD
0.339
5.692
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_0_s
5.692
=====
HOLD
0.342
5.934
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.934
=====
HOLD
0.344
5.936
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.936
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.353
5.945
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.945
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.959
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_2_s1
5.343
5.545
u_debugger/n65_s3
5.548
5.780
u_debugger/ff_counter_2_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_3_s1
5.343
5.545
u_debugger/n64_s1
5.548
5.780
u_debugger/ff_counter_3_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_9_s1
5.343
5.545
u_debugger/n58_s1
5.548
5.780
u_debugger/ff_counter_9_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_11_s1
5.343
5.545
u_debugger/n56_s1
5.548
5.780
u_debugger/ff_counter_11_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_12_s1
5.343
5.545
u_debugger/n55_s1
5.548
5.780
u_debugger/ff_counter_12_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_led/ff_count_3_s1
5.343
5.545
u_led/n135_s2
5.548
5.780
u_led/ff_count_3_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_led/ff_count_10_s1
5.343
5.545
u_led/n128_s2
5.548
5.780
u_led/ff_count_10_s1
5.780
