 module PC(input reset,input PCSrc,input clock,input [31:0] ALU_result ,output reg [31:0] pc_out);
    
 wire [31:0] pc_in;  

 PC_MUX PC_MUX2( PCSrc, reset, clock,pc_out, ALU_result,pc_in);
 

 
always@(posedge reset or posedge clock)
    if(reset)begin
        pc_out<=0;
    end else begin
        if(PCSrc==0)
            pc_out<=pc_in;
        else
            pc_out<=pc_out; // si se requiere hacer jump
            end
  


endmodule
