// Seed: 3120668795
module module_0 ();
  wor id_1;
  assign module_2.type_8 = 0;
  assign id_2 = id_1;
  assign id_1 = 1;
endmodule
module module_1 ();
  always begin : LABEL_0
    disable id_1;
    id_2 = -1'h0;
    begin : LABEL_0
      id_1 = -1;
    end
  end
  assign id_3 = id_3;
  wire id_4;
  localparam id_5 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign id_3 = 1 == 1;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3
);
  for (id_5 = -1; id_1; id_3 = id_0) assign id_3 = 1;
  module_0 modCall_1 ();
  tri1 id_6 = ~-1 - id_6;
  wire id_7;
endmodule
