#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 30 16:55:32 2020
# Process ID: 20176
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16056 D:\STUDY\GitHubWork\Verilog-learning\08_uart\uart\uart.xpr
# Log file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/vivado.log
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
add_files -norecurse D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_fpga_apps.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_fpga_apps [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close [ open D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc w ]
add_files -fileset constrs_1 D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc
set_property target_constrs_file D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_fpga_apps.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
startgroup
reset_property DIFF_TERM [get_ports {rx_data_o[7]}]
reset_property DRIVE [get_ports {rx_data_o[7]}]
reset_property HD.TANDEM [get_ports {rx_data_o[7]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[7]}]
reset_property IN_TERM [get_ports {rx_data_o[7]}]
reset_property IOSTANDARD [get_ports {rx_data_o[7]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[7]}]
reset_property LOC [get_ports {rx_data_o[7]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[7]}]
reset_property PULLTYPE [get_ports {rx_data_o[7]}]
reset_property SLEW [get_ports {rx_data_o[7]}]
reset_property DIFF_TERM [get_ports {rx_data_o[6]}]
reset_property DRIVE [get_ports {rx_data_o[6]}]
reset_property HD.TANDEM [get_ports {rx_data_o[6]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[6]}]
reset_property IN_TERM [get_ports {rx_data_o[6]}]
reset_property IOSTANDARD [get_ports {rx_data_o[6]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[6]}]
reset_property LOC [get_ports {rx_data_o[6]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[6]}]
reset_property PULLTYPE [get_ports {rx_data_o[6]}]
reset_property SLEW [get_ports {rx_data_o[6]}]
reset_property DIFF_TERM [get_ports {rx_data_o[5]}]
reset_property DRIVE [get_ports {rx_data_o[5]}]
reset_property HD.TANDEM [get_ports {rx_data_o[5]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[5]}]
reset_property IN_TERM [get_ports {rx_data_o[5]}]
reset_property IOSTANDARD [get_ports {rx_data_o[5]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[5]}]
reset_property LOC [get_ports {rx_data_o[5]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[5]}]
reset_property PULLTYPE [get_ports {rx_data_o[5]}]
reset_property SLEW [get_ports {rx_data_o[5]}]
reset_property DIFF_TERM [get_ports {rx_data_o[4]}]
reset_property DRIVE [get_ports {rx_data_o[4]}]
reset_property HD.TANDEM [get_ports {rx_data_o[4]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[4]}]
reset_property IN_TERM [get_ports {rx_data_o[4]}]
reset_property IOSTANDARD [get_ports {rx_data_o[4]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[4]}]
reset_property LOC [get_ports {rx_data_o[4]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[4]}]
reset_property PULLTYPE [get_ports {rx_data_o[4]}]
reset_property SLEW [get_ports {rx_data_o[4]}]
reset_property DIFF_TERM [get_ports {rx_data_o[3]}]
reset_property DRIVE [get_ports {rx_data_o[3]}]
reset_property HD.TANDEM [get_ports {rx_data_o[3]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[3]}]
reset_property IN_TERM [get_ports {rx_data_o[3]}]
reset_property IOSTANDARD [get_ports {rx_data_o[3]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[3]}]
reset_property LOC [get_ports {rx_data_o[3]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[3]}]
reset_property PULLTYPE [get_ports {rx_data_o[3]}]
reset_property SLEW [get_ports {rx_data_o[3]}]
reset_property DIFF_TERM [get_ports {rx_data_o[2]}]
reset_property DRIVE [get_ports {rx_data_o[2]}]
reset_property HD.TANDEM [get_ports {rx_data_o[2]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[2]}]
reset_property IN_TERM [get_ports {rx_data_o[2]}]
reset_property IOSTANDARD [get_ports {rx_data_o[2]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[2]}]
reset_property LOC [get_ports {rx_data_o[2]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[2]}]
reset_property PULLTYPE [get_ports {rx_data_o[2]}]
reset_property SLEW [get_ports {rx_data_o[2]}]
reset_property DIFF_TERM [get_ports {rx_data_o[1]}]
reset_property DRIVE [get_ports {rx_data_o[1]}]
reset_property HD.TANDEM [get_ports {rx_data_o[1]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[1]}]
reset_property IN_TERM [get_ports {rx_data_o[1]}]
reset_property IOSTANDARD [get_ports {rx_data_o[1]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[1]}]
reset_property LOC [get_ports {rx_data_o[1]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[1]}]
reset_property PULLTYPE [get_ports {rx_data_o[1]}]
reset_property SLEW [get_ports {rx_data_o[1]}]
reset_property DIFF_TERM [get_ports {rx_data_o[0]}]
reset_property DRIVE [get_ports {rx_data_o[0]}]
reset_property HD.TANDEM [get_ports {rx_data_o[0]}]
reset_property IBUF_LOW_PWR [get_ports {rx_data_o[0]}]
reset_property IN_TERM [get_ports {rx_data_o[0]}]
reset_property IOSTANDARD [get_ports {rx_data_o[0]}]
reset_property IS_LOC_FIXED [get_ports {rx_data_o[0]}]
reset_property LOC [get_ports {rx_data_o[0]}]
reset_property OFFCHIP_TERM [get_ports {rx_data_o[0]}]
reset_property PULLTYPE [get_ports {rx_data_o[0]}]
reset_property SLEW [get_ports {rx_data_o[0]}]
reset_property DIFF_TERM [get_ports {tx_data_i[7]}]
reset_property HD.TANDEM [get_ports {tx_data_i[7]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[7]}]
reset_property IN_TERM [get_ports {tx_data_i[7]}]
reset_property IOSTANDARD [get_ports {tx_data_i[7]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[7]}]
reset_property LOC [get_ports {tx_data_i[7]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[7]}]
reset_property PULLTYPE [get_ports {tx_data_i[7]}]
reset_property DIFF_TERM [get_ports {tx_data_i[6]}]
reset_property HD.TANDEM [get_ports {tx_data_i[6]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[6]}]
reset_property IN_TERM [get_ports {tx_data_i[6]}]
reset_property IOSTANDARD [get_ports {tx_data_i[6]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[6]}]
reset_property LOC [get_ports {tx_data_i[6]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[6]}]
reset_property PULLTYPE [get_ports {tx_data_i[6]}]
reset_property DIFF_TERM [get_ports {tx_data_i[5]}]
reset_property HD.TANDEM [get_ports {tx_data_i[5]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[5]}]
reset_property IN_TERM [get_ports {tx_data_i[5]}]
reset_property IOSTANDARD [get_ports {tx_data_i[5]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[5]}]
reset_property LOC [get_ports {tx_data_i[5]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[5]}]
reset_property PULLTYPE [get_ports {tx_data_i[5]}]
reset_property DIFF_TERM [get_ports {tx_data_i[4]}]
reset_property HD.TANDEM [get_ports {tx_data_i[4]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[4]}]
reset_property IN_TERM [get_ports {tx_data_i[4]}]
reset_property IOSTANDARD [get_ports {tx_data_i[4]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[4]}]
reset_property LOC [get_ports {tx_data_i[4]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[4]}]
reset_property PULLTYPE [get_ports {tx_data_i[4]}]
reset_property DIFF_TERM [get_ports {tx_data_i[3]}]
reset_property HD.TANDEM [get_ports {tx_data_i[3]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[3]}]
reset_property IN_TERM [get_ports {tx_data_i[3]}]
reset_property IOSTANDARD [get_ports {tx_data_i[3]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[3]}]
reset_property LOC [get_ports {tx_data_i[3]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[3]}]
reset_property PULLTYPE [get_ports {tx_data_i[3]}]
reset_property DIFF_TERM [get_ports {tx_data_i[2]}]
reset_property HD.TANDEM [get_ports {tx_data_i[2]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[2]}]
reset_property IN_TERM [get_ports {tx_data_i[2]}]
reset_property IOSTANDARD [get_ports {tx_data_i[2]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[2]}]
reset_property LOC [get_ports {tx_data_i[2]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[2]}]
reset_property PULLTYPE [get_ports {tx_data_i[2]}]
reset_property DIFF_TERM [get_ports {tx_data_i[1]}]
reset_property HD.TANDEM [get_ports {tx_data_i[1]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[1]}]
reset_property IN_TERM [get_ports {tx_data_i[1]}]
reset_property IOSTANDARD [get_ports {tx_data_i[1]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[1]}]
reset_property LOC [get_ports {tx_data_i[1]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[1]}]
reset_property PULLTYPE [get_ports {tx_data_i[1]}]
reset_property DIFF_TERM [get_ports {tx_data_i[0]}]
reset_property HD.TANDEM [get_ports {tx_data_i[0]}]
reset_property IBUF_LOW_PWR [get_ports {tx_data_i[0]}]
reset_property IN_TERM [get_ports {tx_data_i[0]}]
reset_property IOSTANDARD [get_ports {tx_data_i[0]}]
reset_property IS_LOC_FIXED [get_ports {tx_data_i[0]}]
reset_property LOC [get_ports {tx_data_i[0]}]
reset_property OFFCHIP_TERM [get_ports {tx_data_i[0]}]
reset_property PULLTYPE [get_ports {tx_data_i[0]}]
reset_property DIFF_TERM [get_ports rst_n]
reset_property HD.TANDEM [get_ports rst_n]
reset_property IBUF_LOW_PWR [get_ports rst_n]
reset_property IN_TERM [get_ports rst_n]
reset_property IOSTANDARD [get_ports rst_n]
reset_property IS_LOC_FIXED [get_ports rst_n]
reset_property LOC [get_ports rst_n]
reset_property OFFCHIP_TERM [get_ports rst_n]
reset_property PULLTYPE [get_ports rst_n]
reset_property DIFF_TERM [get_ports rxd]
reset_property HD.TANDEM [get_ports rxd]
reset_property IBUF_LOW_PWR [get_ports rxd]
reset_property IN_TERM [get_ports rxd]
reset_property IOSTANDARD [get_ports rxd]
reset_property IS_LOC_FIXED [get_ports rxd]
reset_property LOC [get_ports rxd]
reset_property OFFCHIP_TERM [get_ports rxd]
reset_property PULLTYPE [get_ports rxd]
reset_property DIFF_TERM [get_ports sys_clk]
reset_property HD.TANDEM [get_ports sys_clk]
reset_property IBUF_LOW_PWR [get_ports sys_clk]
reset_property IN_TERM [get_ports sys_clk]
reset_property IOSTANDARD [get_ports sys_clk]
reset_property IS_LOC_FIXED [get_ports sys_clk]
reset_property LOC [get_ports sys_clk]
reset_property OFFCHIP_TERM [get_ports sys_clk]
reset_property PULLTYPE [get_ports sys_clk]
reset_property DIFF_TERM [get_ports tx_ready]
reset_property HD.TANDEM [get_ports tx_ready]
reset_property IBUF_LOW_PWR [get_ports tx_ready]
reset_property IN_TERM [get_ports tx_ready]
reset_property IOSTANDARD [get_ports tx_ready]
reset_property IS_LOC_FIXED [get_ports tx_ready]
reset_property LOC [get_ports tx_ready]
reset_property OFFCHIP_TERM [get_ports tx_ready]
reset_property PULLTYPE [get_ports tx_ready]
reset_property DIFF_TERM [get_ports txd]
reset_property DRIVE [get_ports txd]
reset_property HD.TANDEM [get_ports txd]
reset_property IBUF_LOW_PWR [get_ports txd]
reset_property IN_TERM [get_ports txd]
reset_property IOSTANDARD [get_ports txd]
reset_property IS_LOC_FIXED [get_ports txd]
reset_property LOC [get_ports txd]
reset_property OFFCHIP_TERM [get_ports txd]
reset_property PULLTYPE [get_ports txd]
reset_property SLEW [get_ports txd]
endgroup
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
