
---------- Begin Simulation Statistics ----------
final_tick                                 1222462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190450                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406856                       # Number of bytes of host memory used
host_op_rate                                   342714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.11                       # Real time elapsed on the host
host_tick_rate                               93274899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2496026                       # Number of instructions simulated
sim_ops                                       4491612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1222462000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               509904                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24579                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            530024                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             272098                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          509904                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           237806                       # Number of indirect misses.
system.cpu.branchPred.lookups                  570288                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18386                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12319                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2854852                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2186200                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24694                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     425992                       # Number of branches committed
system.cpu.commit.bw_lim_events                751150                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          890891                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2496026                       # Number of instructions committed
system.cpu.commit.committedOps                4491612                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2651258                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.694144                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.736209                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1184627     44.68%     44.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       220433      8.31%     53.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       218565      8.24%     61.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       276483     10.43%     71.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       751150     28.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2651258                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     125881                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16455                       # Number of function calls committed.
system.cpu.commit.int_insts                   4395165                       # Number of committed integer instructions.
system.cpu.commit.loads                        606061                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24663      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3482267     77.53%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3552      0.08%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38156      0.85%     79.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4948      0.11%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.14%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           19537      0.43%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           20454      0.46%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25095      0.56%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          580523     12.92%     93.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         243608      5.42%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25538      0.57%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14507      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4491612                       # Class of committed instruction
system.cpu.commit.refs                         864176                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2496026                       # Number of Instructions Simulated
system.cpu.committedOps                       4491612                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.224409                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.224409                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8216                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34613                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50356                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4532                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1031911                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5601262                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   360585                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1385997                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24759                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90645                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      689319                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1996                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      278101                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.fetch.Branches                      570288                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    299730                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2477004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4723                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3268393                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           770                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186603                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             391197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             290484                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.069446                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2893897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.031533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1297465     44.83%     44.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89774      3.10%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72759      2.51%     50.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    91840      3.17%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1342059     46.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2893897                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    208332                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   112257                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    260852800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    260852400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    260852400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    260852400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    260852400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    260852400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9182000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9181600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       782400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       782400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       782000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       782000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7947600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      8106000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      8300800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      7864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     98292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     98048800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     98318800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     98140400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2011626800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29177                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   456424                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.644238                       # Inst execution rate
system.cpu.iew.exec_refs                       969006                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     278088                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  694894                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                721549                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               557                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               288325                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5382463                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                690918                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34815                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5025049                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3429                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9565                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24759                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15877                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            53822                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115486                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30209                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20884                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8293                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6854523                       # num instructions consuming a value
system.cpu.iew.wb_count                       5002845                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572085                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3921370                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.636973                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5009819                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7741323                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4233902                       # number of integer regfile writes
system.cpu.ipc                               0.816721                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.816721                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             30797      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3912789     77.33%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3589      0.07%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42320      0.84%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6510      0.13%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1312      0.03%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6933      0.14%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                23304      0.46%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22317      0.44%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25685      0.51%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2308      0.05%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               669470     13.23%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              264933      5.24%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31778      0.63%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15823      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5059868                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  143172                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              287690                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       139622                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             186693                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4885899                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12744021                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4863223                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6086686                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5381312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5059868                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          890840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18082                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            391                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1328399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2893897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.748462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1187326     41.03%     41.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              203960      7.05%     48.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              367378     12.69%     60.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              419780     14.51%     75.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              715453     24.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2893897                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.655631                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      299863                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           387                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6990                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               721549                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              288325                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1924168                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3056156                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  843724                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5906864                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               56                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48145                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   411972                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15159                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4910                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14377257                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5525306                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7312893                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1416576                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74794                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24759                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                176184                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1406003                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            245738                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8697593                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20682                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212062                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            953                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7282611                       # The number of ROB reads
system.cpu.rob.rob_writes                    11008548                       # The number of ROB writes
system.cpu.timesIdled                            1643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38592                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              444                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          693                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            693                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1354                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8155                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1355                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12274                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13629                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11448195                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29593105                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17814                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4155                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24096                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                971                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2122                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2122                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17814                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8465                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50058                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58523                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1268800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1454848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10571                       # Total snoops (count)
system.l2bus.snoopTraffic                       86976                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30502                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014983                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121485                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30045     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      457      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30502                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20434398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19121799                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3490398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       296109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           296109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       296109                       # number of overall hits
system.cpu.icache.overall_hits::total          296109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::total          3620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178229600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178229600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178229600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178229600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       299729                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       299729                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       299729                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       299729                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49234.696133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49234.696133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49234.696133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49234.696133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2908                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2908                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2908                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2908                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143544400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143544400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143544400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143544400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009702                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49361.898212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49361.898212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49361.898212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49361.898212                       # average overall mshr miss latency
system.cpu.icache.replacements                   2652                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       296109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          296109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178229600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178229600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       299729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       299729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49234.696133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49234.696133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2908                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2908                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143544400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143544400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49361.898212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49361.898212                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.750947                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              272117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2652                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.608220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.750947                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            602366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           602366                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       857751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           857751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       857751                       # number of overall hits
system.cpu.dcache.overall_hits::total          857751                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34781                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34781                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34781                       # number of overall misses
system.cpu.dcache.overall_misses::total         34781                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684918799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684918799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684918799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684918799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       892532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       892532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       892532                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       892532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038969                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48443.655990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48443.655990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48443.655990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48443.655990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.751601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1782                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2799                       # number of writebacks
system.cpu.dcache.writebacks::total              2799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17028                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580531199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580531199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580531199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248617678                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829148877                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45913.571575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45913.571575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45913.571575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56710.236770                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48693.262685                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16004                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       601791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          601791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1578904800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1578904800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       634409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       634409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48405.935373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48405.935373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016587                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016587                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45391.618360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45391.618360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106013999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106013999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       258123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49012.482201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49012.482201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102875199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102875199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48503.158416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48503.158416                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4384                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4384                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248617678                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248617678                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56710.236770                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56710.236770                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.639605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              641395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.077168                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   750.673859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.965746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.733080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          750                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.194336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1802092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1802092                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             936                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4969                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          940                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6845                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            936                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4969                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          940                       # number of overall hits
system.l2cache.overall_hits::total               6845                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1969                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7673                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3444                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13086                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1969                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7673                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3444                       # number of overall misses
system.l2cache.overall_misses::total            13086                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132161600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523318000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238286800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893766400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132161600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523318000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238286800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893766400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2905                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12642                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4384                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19931                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2905                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12642                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4384                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19931                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677797                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606945                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.785584                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656565                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677797                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606945                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.785584                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656565                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67121.178263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68202.528346                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69188.966318                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68299.434510                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67121.178263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68202.528346                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69188.966318                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68299.434510                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1354                       # number of writebacks
system.l2cache.writebacks::total                 1354                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1969                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7661                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3425                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13055                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1969                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7661                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3425                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13629                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116409600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461647200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210240819                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788297619                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116409600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461647200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210240819                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34222263                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822519882                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677797                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605996                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655010                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677797                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605996                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683809                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59121.178263                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60259.391724                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61384.180730                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60382.812639                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59121.178263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60259.391724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61384.180730                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59620.667247                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60350.714066                       # average overall mshr miss latency
system.l2cache.replacements                      9595                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2801                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2801                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2801                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2801                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34222263                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34222263                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59620.667247                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59620.667247                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          762                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              762                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93936000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93936000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2122                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2122                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640905                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640905                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69070.588235                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69070.588235                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82940000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82940000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638549                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638549                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61210.332103                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61210.332103                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          936                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4207                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          940                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6083                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1969                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3444                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11726                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132161600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429382000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238286800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799830400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10520                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4384                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17809                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677797                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600095                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.785584                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658431                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67121.178263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68015.523523                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69188.966318                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68209.994883                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1969                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3425                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11700                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116409600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378707200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210240819                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705357619                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677797                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599430                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656971                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59121.178263                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60055.058674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61384.180730                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60286.975983                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3754.991953                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26084                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9595                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.718499                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.943750                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   359.291572                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2321.931189                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   914.423321                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.402122                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003893                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.087718                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.566878                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223248                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.916746                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1145                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2951                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2702                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279541                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720459                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322315                       # Number of tag accesses
system.l2cache.tags.data_accesses              322315                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1222462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86656                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86656                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1969                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7661                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3425                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1354                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1354                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103083777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          401079134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    179310277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30050832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              713524020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103083777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103083777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70886457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70886457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70886457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103083777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         401079134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    179310277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30050832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             784410477                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1228665600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               47380299                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                 85190892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              117291931                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2502654                       # Number of instructions simulated
sim_ops                                       4504534                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     6203600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2150                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               208                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2194                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                676                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2150                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1474                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2379                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      74                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10343                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5595                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               208                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1360                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1924                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5535                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6628                       # Number of instructions committed
system.cpu.commit.committedOps                  12922                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        11458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.127771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.557682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6688     58.37%     58.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1267     11.06%     69.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          778      6.79%     76.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          801      6.99%     83.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1924     16.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        11458                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                     12299                       # Number of committed integer instructions.
system.cpu.commit.loads                          2072                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          241      1.87%      1.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9555     73.94%     75.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.46%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.22%     76.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.37%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.34%     77.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.50%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.68%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.34%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.27%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1878     14.53%     93.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            533      4.12%     97.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      1.50%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             12922                       # Class of committed instruction
system.cpu.commit.refs                           2713                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6628                       # Number of Instructions Simulated
system.cpu.committedOps                         12922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.339922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.339922                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  5866                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  20410                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1633                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4691                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    212                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   585                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2526                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            20                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         783                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2379                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1272                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         10693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    55                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          11621                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153395                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2082                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                750                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.749307                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              12987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.752445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6786     52.25%     52.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      318      2.45%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      326      2.51%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      439      3.38%     60.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5118     39.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                12987                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1200                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      731                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       339200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       340400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       341600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        6478000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  256                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1591                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.050616                       # Inst execution rate
system.cpu.iew.exec_refs                         3305                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        783                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2576                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2779                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  867                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               18457                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               280                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 16294                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   162                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    212                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   187                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              112                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          707                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          227                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          207                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             49                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     20052                       # num instructions consuming a value
system.cpu.iew.wb_count                         16154                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.588969                       # average fanout of values written-back
system.cpu.iew.wb_producers                     11810                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.041589                       # insts written-back per cycle
system.cpu.iew.wb_sent                          16201                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    23475                       # number of integer regfile reads
system.cpu.int_regfile_writes                   12902                       # number of integer regfile writes
system.cpu.ipc                               0.427365                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.427365                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               379      2.29%      2.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12159     73.37%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    80      0.48%     76.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  56      0.34%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.29%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   56      0.34%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  134      0.81%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  133      0.80%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  52      0.31%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.43%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2281     13.76%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 695      4.19%     97.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             314      1.89%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            115      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  16573                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     985                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1993                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          932                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1765                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  15209                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              44262                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        15222                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             22232                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      18425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     16573                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               121                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         12987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.276122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.585973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7023     54.08%     54.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1120      8.62%     62.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1325     10.20%     72.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1273      9.80%     82.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2246     17.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           12987                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.068605                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1272                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2779                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 867                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    6358                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            15509                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3458                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 15588                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    265                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1961                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 51767                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  19743                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               23843                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4913                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1212                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    212                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1722                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8257                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1828                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            29382                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            721                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1272                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        27991                       # The number of ROB reads
system.cpu.rob.rob_writes                       38446                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            223                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 51                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq                13                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                65                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      65    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  65                       # Request fanout histogram
system.membus.reqLayer2.occupancy               57199                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy             137701                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  98                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            24                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               151                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 13                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                13                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             99                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     334                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                67                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                179                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.027933                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.165243                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      174     97.21%     97.21% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      2.79%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  179                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               72000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               105997                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               61200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         6203600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1209                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1209                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1209                       # number of overall hits
system.cpu.icache.overall_hits::total            1209                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            63                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2602800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2602800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2602800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2602800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049528                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049528                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41314.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41314.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41314.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41314.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2153200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2153200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2153200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2153200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040881                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040881                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040881                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040881                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41407.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41407.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41407.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41407.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1209                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1209                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2602800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2602800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41314.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41314.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2153200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2153200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040881                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040881                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41407.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41407.692308                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.294118                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2595                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2595                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2952                       # number of overall hits
system.cpu.dcache.overall_hits::total            2952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           94                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           94                       # number of overall misses
system.cpu.dcache.overall_misses::total            94                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3728000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3728000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3728000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3728000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3046                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39659.574468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39659.574468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39659.574468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39659.574468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.dcache.writebacks::total                20                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           57                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           57                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2422000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        82797                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2504797                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018713                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018713                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42491.228070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42491.228070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42491.228070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        27599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41746.616667                       # average overall mshr miss latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2850800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2850800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35195.061728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35195.061728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1555200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1555200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35345.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35345.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       877200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       877200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67476.923077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67476.923077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       866800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       866800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66676.923077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66676.923077                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        82797                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        82797                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        27599                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        27599                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                60                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            300.550000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   831.878974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   192.121026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.812382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.187618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6152                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  49                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             24                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 49                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            33                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                63                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           33                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               63                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1897600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      2150800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        63200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4111600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1897600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      2150800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        63200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4111600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           57                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             112                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           57                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            112                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.557692                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.578947                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.562500                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.557692                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.578947                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.562500                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65434.482759                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65175.757576                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        63200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65263.492063                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65434.482759                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65175.757576                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        63200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65263.492063                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1673600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1886800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        55200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3615600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1673600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1886800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        55200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       110796                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3726396                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.557692                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.578947                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.562500                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.557692                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.578947                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.580357                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57710.344828                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57175.757576                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57390.476190                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57710.344828                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57175.757576                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        55398                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57329.169231                       # average overall mshr miss latency
system.l2cache.replacements                        64                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           20                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           20                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           20                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           20                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       110796                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       110796                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        55398                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        55398                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_misses::.cpu.data           13                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             13                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       850800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       850800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65446.153846                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65446.153846                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           13                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           13                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       746800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       746800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57446.153846                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57446.153846                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           49                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           50                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1897600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1300000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        63200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3260800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.557692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.454545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.505051                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65434.482759                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        63200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        65216                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           50                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1673600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1140000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        55200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2868800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.557692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.454545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.505051                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57710.344828                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        57376                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    253                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   64                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.953125                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.381843                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1056.049393                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1862.510542                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   988.616608                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   147.441615                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010103                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454714                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241361                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035996                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1129                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2967                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1074                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2658                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275635                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724365                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1848                       # Number of tag accesses
system.l2cache.tags.data_accesses                1848                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      6203600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   64                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          288864530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          340447482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     10316590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     20633181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              660261783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     288864530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         288864530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        41266361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              41266361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        41266361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         288864530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         340447482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     10316590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     20633181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             701528145                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1257209200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10367817                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413000                       # Number of bytes of host memory used
host_op_rate                                 18685544                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              117044123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2527660                       # Number of instructions simulated
sim_ops                                       4556591                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    28543600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9100                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1004                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8744                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3090                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9100                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6010                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9699                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     370                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          828                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     35578                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23192                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1030                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5918                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8899                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20259                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25006                       # Number of instructions committed
system.cpu.commit.committedOps                  52057                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        44366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.173353                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.630832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26663     60.10%     60.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3605      8.13%     68.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2741      6.18%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2458      5.54%     79.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8899     20.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        44366                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     50906                       # Number of committed integer instructions.
system.cpu.commit.loads                          7015                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39980     76.80%     77.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.03%     77.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.44%     77.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.27%     78.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.43%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.21%     78.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.39%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.59%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.50%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.16%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6165     11.84%     92.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2646      5.08%     97.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.63%     98.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52057                       # Class of committed instruction
system.cpu.commit.refs                          10223                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25006                       # Number of Instructions Simulated
system.cpu.committedOps                         52057                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.853675                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.853675                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          247                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          426                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            50                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17166                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  80045                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11166                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19504                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1037                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1318                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8909                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            97                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4049                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9699                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4336                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         36112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   376                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          42309                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           166                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2074                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.135918                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12841                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.592903                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              50191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.734434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26794     53.38%     53.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1081      2.15%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1102      2.20%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1088      2.17%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20126     40.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                50191                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4029                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2410                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3320800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3320400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3320400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3320400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3320800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3320800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       133600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       134800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       134800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       134800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1338000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1337200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1343200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1339200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       26108800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1237                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6719                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.903026                       # Inst execution rate
system.cpu.iew.exec_refs                        12915                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4040                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10695                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9897                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4577                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               72306                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8875                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1458                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 64439                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   167                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1037                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   226                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              351                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2884                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1369                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1091                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            146                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     75494                       # num instructions consuming a value
system.cpu.iew.wb_count                         63719                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.615864                       # average fanout of values written-back
system.cpu.iew.wb_producers                     46494                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.892936                       # insts written-back per cycle
system.cpu.iew.wb_sent                          64030                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    90439                       # number of integer regfile reads
system.cpu.int_regfile_writes                   50762                       # number of integer regfile writes
system.cpu.ipc                               0.350425                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.350425                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               625      0.95%      0.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 49807     75.59%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   259      0.39%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 201      0.31%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.37%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  142      0.22%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  373      0.57%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  412      0.63%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 297      0.45%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                121      0.18%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8041     12.20%     91.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3520      5.34%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1161      1.76%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            671      1.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  65894                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3680                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7399                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3507                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5660                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  61589                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             174940                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        60212                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             86913                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      72012                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     65894                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 294                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               357                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            166                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        27004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         50191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.312865                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.655496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28032     55.85%     55.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3467      6.91%     62.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3956      7.88%     70.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4429      8.82%     79.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10307     20.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           50191                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.923415                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4365                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               129                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              110                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9897                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4577                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27587                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            71359                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11764                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 63757                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    473                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12117                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    372                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                195785                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  77384                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               92352                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19788                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1388                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1037                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2470                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28619                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5553                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           111431                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3015                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2471                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       107783                       # The number of ROB reads
system.cpu.rob.rob_writes                      150495                       # The number of ROB writes
system.cpu.timesIdled                             259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1496                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict              354                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           394                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 401                       # Request fanout histogram
system.membus.reqLayer2.occupancy              350047                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             869753                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 739                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1041                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            739                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1347                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          897                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2244                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    53888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               416                       # Total snoops (count)
system.l2bus.snoopTraffic                        1536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1164                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041237                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.198924                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1116     95.88%     95.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1164                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              358800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               694336                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              539199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28543600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3780                       # number of overall hits
system.cpu.icache.overall_hits::total            3780                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          556                       # number of overall misses
system.cpu.icache.overall_misses::total           556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22994000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22994000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22994000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22994000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41356.115108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41356.115108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41356.115108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41356.115108                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17898400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17898400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17898400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17898400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.103552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.103552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.103552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.103552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39862.806236                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39862.806236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39862.806236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39862.806236                       # average overall mshr miss latency
system.cpu.icache.replacements                    449                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41356.115108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41356.115108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17898400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17898400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.103552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.103552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39862.806236                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39862.806236                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               30895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               705                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.822695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9121                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11231                       # number of overall hits
system.cpu.dcache.overall_hits::total           11231                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          495                       # number of overall misses
system.cpu.dcache.overall_misses::total           495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19402400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19402400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19402400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19402400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042214                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39196.767677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39196.767677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39196.767677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39196.767677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.dcache.writebacks::total                94                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          299                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9313600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9313600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9313600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3323534                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12637134                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39632.340426                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39632.340426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39632.340426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51930.218750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42264.662207                       # average overall mshr miss latency
system.cpu.dcache.replacements                    299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18926400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18926400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38943.209877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38943.209877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8844800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8844800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026548                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026548                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39136.283186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39136.283186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52888.888889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52888.888889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       468800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       468800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52088.888889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52088.888889                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3323534                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3323534                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51930.218750                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51930.218750                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              229893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            173.766440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   843.225858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   180.774142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.176537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          555                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23751                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23751                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             215                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             117                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 349                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            215                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            117                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           17                       # number of overall hits
system.l2cache.overall_hits::total                349                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           234                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           118                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               399                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          234                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          118                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              399                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15549600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8041200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3142753                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26733553                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15549600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8041200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3142753                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26733553                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          449                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          235                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             748                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          449                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          235                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           64                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            748                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.521158                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.502128                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.734375                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.533422                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.521158                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.502128                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.734375                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.533422                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66451.282051                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68145.762712                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66867.085106                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67001.385965                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66451.282051                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68145.762712                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66867.085106                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67001.385965                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             24                       # number of writebacks
system.l2cache.writebacks::total                   24                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          234                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          118                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          234                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          118                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13677600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7097200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2766753                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23541553                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13677600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7097200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2766753                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23703551                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.521158                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.502128                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.734375                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.533422                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.521158                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.502128                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.734375                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.537433                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58451.282051                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60145.762712                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58867.085106                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59001.385965                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58451.282051                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60145.762712                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58867.085106                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58964.057214                       # average overall mshr miss latency
system.l2cache.replacements                       411                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           94                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           94                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           94                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           94                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       441200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       441200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63028.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63028.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       385200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       385200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55028.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55028.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          215                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          115                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          347                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          234                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          392                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15549600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7600000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3142753                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26292353                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          739                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.521158                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.491150                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.734375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530447                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66451.282051                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68468.468468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66867.085106                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67072.329082                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          392                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13677600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6712000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2766753                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23156353                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.521158                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.491150                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.734375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530447                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58451.282051                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60468.468468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58867.085106                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59072.329082                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14133                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4507                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.135789                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.786558                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1137.578852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1828.225800                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.899857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.508934                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010690                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.446344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230200                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035036                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1037                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3059                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2389                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.253174                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.746826                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12371                       # Number of tag accesses
system.l2cache.tags.data_accesses               12371                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28543600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              234                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              118                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  402                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            24                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  24                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          524671030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          264577699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    105382643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6726552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              901357923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     524671030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         524671030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        53812413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              53812413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        53812413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         524671030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         264577699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    105382643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6726552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             955170336                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
