

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Thu Jul 10 17:06:15 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64312|    64312| 0.643 ms | 0.643 ms |  64312|  64312|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 2  |    62735|    62735|        26|         10|          1|  6272|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 10, D = 26, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 36 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 10 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/conv.cpp:5]   --->   Operation 37 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %input_V_offset_read to i64" [cnn/src/conv.cpp:5]   --->   Operation 38 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i8* %input_V, i64 %sext_ln5" [cnn/src/conv.cpp:5]   --->   Operation 39 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_V = alloca [784 x i8], align 1" [cnn/src/conv.cpp:10]   --->   Operation 40 'alloca' 'temp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_1 : Operation 41 [7/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 41 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 42 [6/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 42 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 43 [5/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 43 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 44 [4/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 44 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 45 [3/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 45 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 46 [2/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 46 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%bias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V_offset)" [cnn/src/conv.cpp:5]   --->   Operation 47 'read' 'bias_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_V_offset)" [cnn/src/conv.cpp:5]   --->   Operation 48 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%outputConv_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputConv_V_offset)" [cnn/src/conv.cpp:5]   --->   Operation 49 'read' 'outputConv_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 8, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 72, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 6272, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 784, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/conv.cpp:12]   --->   Operation 54 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader180" [cnn/src/conv.cpp:11]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %0 ], [ 0, %.preheader180.preheader ]"   --->   Operation 56 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln11 = icmp eq i10 %i_0, -240" [cnn/src/conv.cpp:11]   --->   Operation 57 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [cnn/src/conv.cpp:11]   --->   Operation 59 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %1, label %0" [cnn/src/conv.cpp:11]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (8.75ns)   --->   "%input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)" [cnn/src/conv.cpp:12]   --->   Operation 61 'read' 'input_V_addr_read' <Predicate = (!icmp_ln11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([784 x i8]* %temp_V, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [cnn/src/conv.cpp:17]   --->   Operation 62 'specmemcore' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1117_256 = sext i32 %bias_V_offset_read to i33" [cnn/src/conv.cpp:43]   --->   Operation 63 'sext' 'sext_ln1117_256' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i32 %weight_V_offset_read to i34" [cnn/src/conv.cpp:50]   --->   Operation 64 'sext' 'sext_ln203' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i32 %outputConv_V_offset_s to i34" [cnn/src/conv.cpp:19]   --->   Operation 65 'sext' 'sext_ln19_9' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader178" [cnn/src/conv.cpp:19]   --->   Operation 66 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i10 %i_0 to i64" [cnn/src/conv.cpp:12]   --->   Operation 67 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%temp_V_addr_5 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %zext_ln12" [cnn/src/conv.cpp:12]   --->   Operation 68 'getelementptr' 'temp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_V_addr_5, align 1" [cnn/src/conv.cpp:12]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader180" [cnn/src/conv.cpp:11]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 8.50>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten94 = phi i13 [ 0, %1 ], [ %add_ln19_6, %hls_label_0_end ]" [cnn/src/conv.cpp:19]   --->   Operation 71 'phi' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%co_0 = phi i4 [ 0, %1 ], [ %select_ln19_1, %hls_label_0_end ]" [cnn/src/conv.cpp:19]   --->   Operation 72 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %1 ], [ %select_ln21_8, %hls_label_0_end ]" [cnn/src/conv.cpp:21]   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %1 ], [ %select_ln21_7, %hls_label_0_end ]" [cnn/src/conv.cpp:21]   --->   Operation 74 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%w_0 = phi i5 [ 0, %1 ], [ %w, %hls_label_0_end ]"   --->   Operation 75 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %co_0 to i6" [cnn/src/conv.cpp:19]   --->   Operation 76 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i4 %co_0 to i3" [cnn/src/conv.cpp:49]   --->   Operation 77 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln49, i5 0)" [cnn/src/conv.cpp:49]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %shl_ln to i9" [cnn/src/conv.cpp:49]   --->   Operation 79 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln49_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln49, i2 0)" [cnn/src/conv.cpp:49]   --->   Operation 80 'bitconcatenate' 'shl_ln49_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %shl_ln49_1 to i6" [cnn/src/conv.cpp:49]   --->   Operation 81 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i5 %shl_ln49_1 to i9" [cnn/src/conv.cpp:49]   --->   Operation 82 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.91ns)   --->   "%sub_ln49 = sub i9 %zext_ln49, %zext_ln49_2" [cnn/src/conv.cpp:49]   --->   Operation 83 'sub' 'sub_ln49' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (1.78ns)   --->   "%sub_ln42 = sub i6 %zext_ln49_1, %zext_ln19" [cnn/src/conv.cpp:42]   --->   Operation 84 'sub' 'sub_ln42' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i6 %sub_ln42 to i8" [cnn/src/conv.cpp:42]   --->   Operation 85 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %sub_ln42, i2 0)" [cnn/src/conv.cpp:42]   --->   Operation 86 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.91ns)   --->   "%sub_ln42_1 = sub i8 %shl_ln3, %sext_ln42" [cnn/src/conv.cpp:42]   --->   Operation 87 'sub' 'sub_ln42_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 1, %sub_ln42" [cnn/src/conv.cpp:42]   --->   Operation 88 'add' 'add_ln42' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i6 %add_ln42 to i8" [cnn/src/conv.cpp:42]   --->   Operation 89 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln42_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln42, i2 0)" [cnn/src/conv.cpp:42]   --->   Operation 90 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.91ns)   --->   "%sub_ln42_2 = sub i8 %shl_ln42_1, %sext_ln42_1" [cnn/src/conv.cpp:42]   --->   Operation 91 'sub' 'sub_ln42_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln42_1 = add i6 2, %sub_ln42" [cnn/src/conv.cpp:42]   --->   Operation 92 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i6 %add_ln42_1 to i8" [cnn/src/conv.cpp:42]   --->   Operation 93 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln42_2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln42_1, i2 0)" [cnn/src/conv.cpp:42]   --->   Operation 94 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.91ns)   --->   "%sub_ln42_3 = sub i8 %shl_ln42_2, %sext_ln42_2" [cnn/src/conv.cpp:42]   --->   Operation 95 'sub' 'sub_ln42_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %h_0 to i9" [cnn/src/conv.cpp:21]   --->   Operation 96 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i5 %h_0 to i6" [cnn/src/conv.cpp:21]   --->   Operation 97 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln49 = add i9 %sub_ln49, %zext_ln21" [cnn/src/conv.cpp:49]   --->   Operation 98 'add' 'add_ln49' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln49_2 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %add_ln49, i5 0)" [cnn/src/conv.cpp:49]   --->   Operation 99 'bitconcatenate' 'shl_ln49_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln49_3 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln49, i2 0)" [cnn/src/conv.cpp:49]   --->   Operation 100 'bitconcatenate' 'shl_ln49_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i11 %shl_ln49_3 to i14" [cnn/src/conv.cpp:49]   --->   Operation 101 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.81ns)   --->   "%sub_ln49_1 = sub i14 %shl_ln49_2, %sext_ln49" [cnn/src/conv.cpp:49]   --->   Operation 102 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln34 = add i6 -1, %zext_ln21_1" [cnn/src/conv.cpp:34]   --->   Operation 103 'add' 'add_ln34' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp ne i5 %h_0, 0" [cnn/src/conv.cpp:37]   --->   Operation 104 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln4 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln34, i5 0)" [cnn/src/conv.cpp:38]   --->   Operation 105 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln38_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln34, i2 0)" [cnn/src/conv.cpp:38]   --->   Operation 106 'bitconcatenate' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i8 %shl_ln38_1 to i11" [cnn/src/conv.cpp:38]   --->   Operation 107 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.63ns)   --->   "%sub_ln38 = sub i11 %shl_ln4, %sext_ln38" [cnn/src/conv.cpp:38]   --->   Operation 108 'sub' 'sub_ln38' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (1.78ns)   --->   "%h = add i5 1, %h_0" [cnn/src/conv.cpp:34]   --->   Operation 109 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln38_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h_0, i5 0)" [cnn/src/conv.cpp:38]   --->   Operation 110 'bitconcatenate' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i10 %shl_ln38_2 to i11" [cnn/src/conv.cpp:38]   --->   Operation 111 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln38_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %h_0, i2 0)" [cnn/src/conv.cpp:38]   --->   Operation 112 'bitconcatenate' 'shl_ln38_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i7 %shl_ln38_3 to i11" [cnn/src/conv.cpp:38]   --->   Operation 113 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.73ns)   --->   "%sub_ln38_1 = sub i11 %zext_ln38, %zext_ln38_1" [cnn/src/conv.cpp:38]   --->   Operation 114 'sub' 'sub_ln38_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (1.36ns)   --->   "%icmp_ln37_3 = icmp ult i5 %h, -4" [cnn/src/conv.cpp:37]   --->   Operation 115 'icmp' 'icmp_ln37_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln38_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h, i5 0)" [cnn/src/conv.cpp:38]   --->   Operation 116 'bitconcatenate' 'shl_ln38_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i10 %shl_ln38_4 to i11" [cnn/src/conv.cpp:38]   --->   Operation 117 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln38_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %h, i2 0)" [cnn/src/conv.cpp:38]   --->   Operation 118 'bitconcatenate' 'shl_ln38_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i7 %shl_ln38_5 to i11" [cnn/src/conv.cpp:38]   --->   Operation 119 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.73ns)   --->   "%sub_ln38_2 = sub i11 %zext_ln38_2, %zext_ln38_3" [cnn/src/conv.cpp:38]   --->   Operation 120 'sub' 'sub_ln38_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (2.09ns)   --->   "%icmp_ln19 = icmp eq i13 %indvar_flatten94, -1920" [cnn/src/conv.cpp:19]   --->   Operation 121 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (1.67ns)   --->   "%add_ln19_6 = add i13 1, %indvar_flatten94" [cnn/src/conv.cpp:19]   --->   Operation 122 'add' 'add_ln19_6' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %hls_label_0_begin" [cnn/src/conv.cpp:19]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp eq i10 %indvar_flatten, -240" [cnn/src/conv.cpp:21]   --->   Operation 124 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (1.21ns)   --->   "%select_ln19 = select i1 %icmp_ln21, i5 0, i5 %h_0" [cnn/src/conv.cpp:19]   --->   Operation 125 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln19_7 = add i4 1, %co_0" [cnn/src/conv.cpp:19]   --->   Operation 126 'add' 'add_ln19_7' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %add_ln19_7 to i6" [cnn/src/conv.cpp:19]   --->   Operation 127 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.02ns)   --->   "%select_ln19_1 = select i1 %icmp_ln21, i4 %add_ln19_7, i4 %co_0" [cnn/src/conv.cpp:19]   --->   Operation 128 'select' 'select_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i4 %select_ln19_1 to i33" [cnn/src/conv.cpp:49]   --->   Operation 129 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i4 %add_ln19_7 to i3" [cnn/src/conv.cpp:49]   --->   Operation 130 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln49_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln49_1, i5 0)" [cnn/src/conv.cpp:49]   --->   Operation 131 'bitconcatenate' 'shl_ln49_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i8 %shl_ln49_mid1 to i9" [cnn/src/conv.cpp:49]   --->   Operation 132 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln49_1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln49_1, i2 0)" [cnn/src/conv.cpp:49]   --->   Operation 133 'bitconcatenate' 'shl_ln49_1_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i5 %shl_ln49_1_mid1 to i6" [cnn/src/conv.cpp:49]   --->   Operation 134 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i5 %shl_ln49_1_mid1 to i9" [cnn/src/conv.cpp:49]   --->   Operation 135 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.91ns)   --->   "%sub_ln49_2 = sub i9 %zext_ln49_3, %zext_ln49_5" [cnn/src/conv.cpp:49]   --->   Operation 136 'sub' 'sub_ln49_2' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%select_ln19_2 = select i1 %icmp_ln21, i9 %sub_ln49_2, i9 %sub_ln49" [cnn/src/conv.cpp:19]   --->   Operation 137 'select' 'select_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.78ns)   --->   "%sub_ln42_4 = sub i6 %zext_ln49_4, %zext_ln19_1" [cnn/src/conv.cpp:42]   --->   Operation 138 'sub' 'sub_ln42_4' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i6 %sub_ln42_4 to i8" [cnn/src/conv.cpp:42]   --->   Operation 139 'sext' 'sext_ln42_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln42_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %sub_ln42_4, i2 0)" [cnn/src/conv.cpp:42]   --->   Operation 140 'bitconcatenate' 'shl_ln42_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (1.91ns)   --->   "%sub_ln42_5 = sub i8 %shl_ln42_mid1, %sext_ln42_3" [cnn/src/conv.cpp:42]   --->   Operation 141 'sub' 'sub_ln42_5' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (1.24ns)   --->   "%select_ln19_3 = select i1 %icmp_ln21, i8 %sub_ln42_5, i8 %sub_ln42_1" [cnn/src/conv.cpp:19]   --->   Operation 142 'select' 'select_ln19_3' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln42_2 = add i6 1, %sub_ln42_4" [cnn/src/conv.cpp:42]   --->   Operation 143 'add' 'add_ln42_2' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i6 %add_ln42_2 to i8" [cnn/src/conv.cpp:42]   --->   Operation 144 'sext' 'sext_ln42_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln42_1_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln42_2, i2 0)" [cnn/src/conv.cpp:42]   --->   Operation 145 'bitconcatenate' 'shl_ln42_1_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.91ns)   --->   "%sub_ln42_6 = sub i8 %shl_ln42_1_mid1, %sext_ln42_4" [cnn/src/conv.cpp:42]   --->   Operation 146 'sub' 'sub_ln42_6' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (1.24ns)   --->   "%select_ln19_4 = select i1 %icmp_ln21, i8 %sub_ln42_6, i8 %sub_ln42_2" [cnn/src/conv.cpp:19]   --->   Operation 147 'select' 'select_ln19_4' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (1.82ns)   --->   "%add_ln42_3 = add i6 2, %sub_ln42_4" [cnn/src/conv.cpp:42]   --->   Operation 148 'add' 'add_ln42_3' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i6 %add_ln42_3 to i8" [cnn/src/conv.cpp:42]   --->   Operation 149 'sext' 'sext_ln42_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln42_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln42_3, i2 0)" [cnn/src/conv.cpp:42]   --->   Operation 150 'bitconcatenate' 'shl_ln42_2_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (1.91ns)   --->   "%sub_ln42_7 = sub i8 %shl_ln42_2_mid1, %sext_ln42_5" [cnn/src/conv.cpp:42]   --->   Operation 151 'sub' 'sub_ln42_7' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (1.24ns)   --->   "%select_ln19_5 = select i1 %icmp_ln21, i8 %sub_ln42_7, i8 %sub_ln42_3" [cnn/src/conv.cpp:19]   --->   Operation 152 'select' 'select_ln19_5' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.97ns)   --->   "%xor_ln19 = xor i1 %icmp_ln21, true" [cnn/src/conv.cpp:19]   --->   Operation 153 'xor' 'xor_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%and_ln19 = and i1 %icmp_ln37, %xor_ln19" [cnn/src/conv.cpp:19]   --->   Operation 154 'and' 'and_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_4)   --->   "%select_ln19_8 = select i1 %icmp_ln21, i11 0, i11 %sub_ln38_1" [cnn/src/conv.cpp:19]   --->   Operation 155 'select' 'select_ln19_8' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_5)   --->   "%or_ln19 = or i1 %icmp_ln21, %icmp_ln37_3" [cnn/src/conv.cpp:19]   --->   Operation 156 'or' 'or_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_6)   --->   "%select_ln19_9 = select i1 %icmp_ln21, i11 28, i11 %sub_ln38_2" [cnn/src/conv.cpp:19]   --->   Operation 157 'select' 'select_ln19_9' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %w_0, -4" [cnn/src/conv.cpp:23]   --->   Operation 158 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln19_1 = and i1 %icmp_ln23, %xor_ln19" [cnn/src/conv.cpp:19]   --->   Operation 159 'and' 'and_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (1.78ns)   --->   "%add_ln34_2 = add i5 1, %select_ln19" [cnn/src/conv.cpp:34]   --->   Operation 160 'add' 'add_ln34_2' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln38_4_dup = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln34_2, i5 0)" [cnn/src/conv.cpp:38]   --->   Operation 161 'bitconcatenate' 'shl_ln38_4_dup' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i10 %shl_ln38_4_dup to i11" [cnn/src/conv.cpp:38]   --->   Operation 162 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln38_5_dup = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln34_2, i2 0)" [cnn/src/conv.cpp:38]   --->   Operation 163 'bitconcatenate' 'shl_ln38_5_dup' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i7 %shl_ln38_5_dup to i11" [cnn/src/conv.cpp:38]   --->   Operation 164 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (1.73ns)   --->   "%sub_ln38_3 = sub i11 %zext_ln38_4, %zext_ln38_5" [cnn/src/conv.cpp:38]   --->   Operation 165 'sub' 'sub_ln38_3' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln19_1, %icmp_ln21" [cnn/src/conv.cpp:21]   --->   Operation 166 'or' 'or_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i5 0, i5 %w_0" [cnn/src/conv.cpp:21]   --->   Operation 167 'select' 'select_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%zext_ln21_2 = zext i5 %add_ln34_2 to i9" [cnn/src/conv.cpp:21]   --->   Operation 168 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i5 %add_ln34_2 to i6" [cnn/src/conv.cpp:21]   --->   Operation 169 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln49_1 = add i9 %zext_ln21_2, %select_ln19_2" [cnn/src/conv.cpp:49]   --->   Operation 170 'add' 'add_ln49_1' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (1.78ns)   --->   "%add_ln34_3 = add i6 -1, %zext_ln21_3" [cnn/src/conv.cpp:34]   --->   Operation 171 'add' 'add_ln34_3' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (1.36ns)   --->   "%icmp_ln37_4 = icmp ne i5 %add_ln34_2, 0" [cnn/src/conv.cpp:37]   --->   Operation 172 'icmp' 'icmp_ln37_4' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln19_1, i1 %icmp_ln37_4, i1 %and_ln19" [cnn/src/conv.cpp:21]   --->   Operation 173 'select' 'select_ln21_2' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln34_4 = add i5 2, %select_ln19" [cnn/src/conv.cpp:34]   --->   Operation 174 'add' 'add_ln34_4' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln21_4 = select i1 %and_ln19_1, i11 %sub_ln38_3, i11 %select_ln19_8" [cnn/src/conv.cpp:21]   --->   Operation 175 'select' 'select_ln21_4' <Predicate = (!icmp_ln19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.36ns)   --->   "%icmp_ln37_5 = icmp ult i5 %add_ln34_4, -4" [cnn/src/conv.cpp:37]   --->   Operation 176 'icmp' 'icmp_ln37_5' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_5 = select i1 %and_ln19_1, i1 %icmp_ln37_5, i1 %or_ln19" [cnn/src/conv.cpp:21]   --->   Operation 177 'select' 'select_ln21_5' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln38_4_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln34_4, i5 0)" [cnn/src/conv.cpp:38]   --->   Operation 178 'bitconcatenate' 'shl_ln38_4_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i10 %shl_ln38_4_mid1 to i11" [cnn/src/conv.cpp:38]   --->   Operation 179 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln38_5_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln34_4, i2 0)" [cnn/src/conv.cpp:38]   --->   Operation 180 'bitconcatenate' 'shl_ln38_5_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i7 %shl_ln38_5_mid1 to i11" [cnn/src/conv.cpp:38]   --->   Operation 181 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.73ns)   --->   "%sub_ln38_5 = sub i11 %zext_ln38_6, %zext_ln38_7" [cnn/src/conv.cpp:38]   --->   Operation 182 'sub' 'sub_ln38_5' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln21_6 = select i1 %and_ln19_1, i11 %sub_ln38_5, i11 %select_ln19_9" [cnn/src/conv.cpp:21]   --->   Operation 183 'select' 'select_ln21_6' <Predicate = (!icmp_ln19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (1.21ns)   --->   "%select_ln21_7 = select i1 %and_ln19_1, i5 %add_ln34_2, i5 %select_ln19" [cnn/src/conv.cpp:21]   --->   Operation 184 'select' 'select_ln21_7' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (2.55ns)   --->   "%add_ln25 = add i33 %sext_ln1117_256, %zext_ln49_6" [cnn/src/conv.cpp:25]   --->   Operation 185 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i33 %add_ln25 to i64" [cnn/src/conv.cpp:25]   --->   Operation 186 'sext' 'sext_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%bias_V_addr340 = getelementptr i8* %input_V, i64 %sext_ln25" [cnn/src/conv.cpp:25]   --->   Operation 187 'getelementptr' 'bias_V_addr340' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (1.73ns)   --->   "%add_ln21 = add i10 1, %indvar_flatten" [cnn/src/conv.cpp:21]   --->   Operation 188 'add' 'add_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %select_ln19_3 to i32" [cnn/src/conv.cpp:19]   --->   Operation 189 'sext' 'sext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i32 %sext_ln19 to i34" [cnn/src/conv.cpp:19]   --->   Operation 190 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln49_2_mid = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %sub_ln49_2, i5 0)" [cnn/src/conv.cpp:49]   --->   Operation 191 'bitconcatenate' 'shl_ln49_2_mid' <Predicate = (!icmp_ln19 & icmp_ln21 & !and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln49_3_mid = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %sub_ln49_2, i2 0)" [cnn/src/conv.cpp:49]   --->   Operation 192 'bitconcatenate' 'shl_ln49_3_mid' <Predicate = (!icmp_ln19 & icmp_ln21 & !and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i11 %shl_ln49_3_mid to i14" [cnn/src/conv.cpp:49]   --->   Operation 193 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln19 & icmp_ln21 & !and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (1.81ns)   --->   "%sub_ln49_3 = sub i14 %shl_ln49_2_mid, %sext_ln49_1" [cnn/src/conv.cpp:49]   --->   Operation 194 'sub' 'sub_ln49_3' <Predicate = (!icmp_ln19 & icmp_ln21 & !and_ln19_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%select_ln19_6 = select i1 %icmp_ln21, i14 %sub_ln49_3, i14 %sub_ln49_1" [cnn/src/conv.cpp:19]   --->   Operation 195 'select' 'select_ln19_6' <Predicate = (!icmp_ln19 & !and_ln19_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_3)   --->   "%select_ln19_7 = select i1 %icmp_ln21, i11 -28, i11 %sub_ln38" [cnn/src/conv.cpp:19]   --->   Operation 196 'select' 'select_ln19_7' <Predicate = (!icmp_ln19 & !and_ln19_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln49_2_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %add_ln49_1, i5 0)" [cnn/src/conv.cpp:49]   --->   Operation 197 'bitconcatenate' 'shl_ln49_2_mid1' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln49_3_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln49_1, i2 0)" [cnn/src/conv.cpp:49]   --->   Operation 198 'bitconcatenate' 'shl_ln49_3_mid1' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i11 %shl_ln49_3_mid1 to i14" [cnn/src/conv.cpp:49]   --->   Operation 199 'sext' 'sext_ln49_3' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.81ns)   --->   "%sub_ln49_4 = sub i14 %shl_ln49_2_mid1, %sext_ln49_3" [cnn/src/conv.cpp:49]   --->   Operation 200 'sub' 'sub_ln49_4' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln19_1, i14 %sub_ln49_4, i14 %select_ln19_6" [cnn/src/conv.cpp:21]   --->   Operation 201 'select' 'select_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln38_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln34_3, i5 0)" [cnn/src/conv.cpp:38]   --->   Operation 202 'bitconcatenate' 'shl_ln38_mid1' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln38_1_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln34_3, i2 0)" [cnn/src/conv.cpp:38]   --->   Operation 203 'bitconcatenate' 'shl_ln38_1_mid1' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i8 %shl_ln38_1_mid1 to i11" [cnn/src/conv.cpp:38]   --->   Operation 204 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (1.63ns)   --->   "%sub_ln38_4 = sub i11 %shl_ln38_mid1, %sext_ln38_1" [cnn/src/conv.cpp:38]   --->   Operation 205 'sub' 'sub_ln38_4' <Predicate = (!icmp_ln19 & and_ln19_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln21_3 = select i1 %and_ln19_1, i11 %sub_ln38_4, i11 %select_ln19_7" [cnn/src/conv.cpp:21]   --->   Operation 206 'select' 'select_ln21_3' <Predicate = (!icmp_ln19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %select_ln21 to i14" [cnn/src/conv.cpp:23]   --->   Operation 207 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %select_ln21 to i6" [cnn/src/conv.cpp:23]   --->   Operation 208 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 209 [7/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 209 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [1/1] (1.78ns)   --->   "%add_ln35 = add i6 -1, %zext_ln23_2" [cnn/src/conv.cpp:35]   --->   Operation 210 'add' 'add_ln35' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i6 %add_ln35 to i11" [cnn/src/conv.cpp:35]   --->   Operation 211 'sext' 'sext_ln35' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (1.36ns)   --->   "%icmp_ln37_1 = icmp ne i5 %select_ln21, 0" [cnn/src/conv.cpp:37]   --->   Operation 212 'icmp' 'icmp_ln37_1' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.97ns)   --->   "%and_ln37 = and i1 %select_ln21_2, %icmp_ln37_1" [cnn/src/conv.cpp:37]   --->   Operation 213 'and' 'and_ln37' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (1.63ns)   --->   "%add_ln38 = add i11 %select_ln21_3, %sext_ln35" [cnn/src/conv.cpp:38]   --->   Operation 214 'add' 'add_ln38' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i11 %add_ln38 to i64" [cnn/src/conv.cpp:43]   --->   Operation 215 'sext' 'sext_ln43' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43" [cnn/src/conv.cpp:43]   --->   Operation 216 'getelementptr' 'temp_V_addr' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_11 : Operation 217 [2/2] (3.25ns)   --->   "%temp_V_load = load i8* %temp_V_addr, align 1" [cnn/src/conv.cpp:43]   --->   Operation 217 'load' 'temp_V_load' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_11 : Operation 218 [1/1] (2.55ns)   --->   "%add_ln1117 = add i34 %zext_ln19_2, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 218 'add' 'add_ln1117' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1117_257 = sext i34 %add_ln1117 to i64" [cnn/src/conv.cpp:43]   --->   Operation 219 'sext' 'sext_ln1117_257' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr i8* %input_V, i64 %sext_ln1117_257" [cnn/src/conv.cpp:43]   --->   Operation 220 'getelementptr' 'bias_V_addr' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (1.81ns)   --->   "%outIdx = add i14 %zext_ln23, %select_ln21_1" [cnn/src/conv.cpp:49]   --->   Operation 221 'add' 'outIdx' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i14 %outIdx to i32" [cnn/src/conv.cpp:49]   --->   Operation 222 'sext' 'sext_ln49_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i32 %sext_ln49_2 to i34" [cnn/src/conv.cpp:50]   --->   Operation 223 'zext' 'zext_ln1494' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (2.55ns)   --->   "%add_ln203 = add i34 %sext_ln19_9, %zext_ln1494" [cnn/src/conv.cpp:50]   --->   Operation 224 'add' 'add_ln203' <Predicate = (!icmp_ln19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i34 %add_ln203 to i64" [cnn/src/conv.cpp:50]   --->   Operation 225 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%bias_V_addr_82 = getelementptr i8* %input_V, i64 %sext_ln203_2" [cnn/src/conv.cpp:50]   --->   Operation 226 'getelementptr' 'bias_V_addr_82' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.68ns)   --->   "%select_ln21_8 = select i1 %icmp_ln21, i10 1, i10 %add_ln21" [cnn/src/conv.cpp:21]   --->   Operation 227 'select' 'select_ln21_8' <Predicate = (!icmp_ln19)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 228 [1/1] (1.91ns)   --->   "%add_ln19 = add i8 1, %select_ln19_3" [cnn/src/conv.cpp:19]   --->   Operation 228 'add' 'add_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i8 %add_ln19 to i32" [cnn/src/conv.cpp:19]   --->   Operation 229 'sext' 'sext_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i32 %sext_ln19_1 to i34" [cnn/src/conv.cpp:19]   --->   Operation 230 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %select_ln21 to i11" [cnn/src/conv.cpp:23]   --->   Operation 231 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 232 [6/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 232 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 233 [1/2] (3.25ns)   --->   "%temp_V_load = load i8* %temp_V_addr, align 1" [cnn/src/conv.cpp:43]   --->   Operation 233 'load' 'temp_V_load' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_12 : Operation 234 [7/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 234 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 235 [1/1] (1.63ns)   --->   "%add_ln38_1 = add i11 %select_ln21_3, %zext_ln23_1" [cnn/src/conv.cpp:38]   --->   Operation 235 'add' 'add_ln38_1' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i11 %add_ln38_1 to i64" [cnn/src/conv.cpp:43]   --->   Operation 236 'sext' 'sext_ln43_1' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%temp_V_addr_73 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_1" [cnn/src/conv.cpp:43]   --->   Operation 237 'getelementptr' 'temp_V_addr_73' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>
ST_12 : Operation 238 [2/2] (3.25ns)   --->   "%temp_V_load_72 = load i8* %temp_V_addr_73, align 1" [cnn/src/conv.cpp:43]   --->   Operation 238 'load' 'temp_V_load_72' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_12 : Operation 239 [1/1] (2.55ns)   --->   "%add_ln1117_72 = add i34 %zext_ln19_3, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 239 'add' 'add_ln1117_72' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1117_258 = sext i34 %add_ln1117_72 to i64" [cnn/src/conv.cpp:43]   --->   Operation 240 'sext' 'sext_ln1117_258' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%bias_V_addr_74 = getelementptr i8* %input_V, i64 %sext_ln1117_258" [cnn/src/conv.cpp:43]   --->   Operation 241 'getelementptr' 'bias_V_addr_74' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 242 [1/1] (1.91ns)   --->   "%add_ln19_1 = add i8 2, %select_ln19_3" [cnn/src/conv.cpp:19]   --->   Operation 242 'add' 'add_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i8 %add_ln19_1 to i32" [cnn/src/conv.cpp:19]   --->   Operation 243 'sext' 'sext_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %sext_ln19_2 to i34" [cnn/src/conv.cpp:42]   --->   Operation 244 'zext' 'zext_ln42' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 245 [5/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 245 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 246 [6/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 246 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 247 [1/1] (1.78ns)   --->   "%w = add i5 %select_ln21, 1" [cnn/src/conv.cpp:35]   --->   Operation 247 'add' 'w' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %w to i11" [cnn/src/conv.cpp:35]   --->   Operation 248 'zext' 'zext_ln35' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 249 [1/2] (3.25ns)   --->   "%temp_V_load_72 = load i8* %temp_V_addr_73, align 1" [cnn/src/conv.cpp:43]   --->   Operation 249 'load' 'temp_V_load_72' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_13 : Operation 250 [7/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 250 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 251 [1/1] (1.36ns)   --->   "%icmp_ln37_2 = icmp ult i5 %w, -4" [cnn/src/conv.cpp:37]   --->   Operation 251 'icmp' 'icmp_ln37_2' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (0.97ns)   --->   "%and_ln37_1 = and i1 %select_ln21_2, %icmp_ln37_2" [cnn/src/conv.cpp:37]   --->   Operation 252 'and' 'and_ln37_1' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (1.63ns)   --->   "%add_ln38_2 = add i11 %select_ln21_3, %zext_ln35" [cnn/src/conv.cpp:38]   --->   Operation 253 'add' 'add_ln38_2' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i11 %add_ln38_2 to i64" [cnn/src/conv.cpp:43]   --->   Operation 254 'sext' 'sext_ln43_2' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%temp_V_addr_74 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_2" [cnn/src/conv.cpp:43]   --->   Operation 255 'getelementptr' 'temp_V_addr_74' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>
ST_13 : Operation 256 [2/2] (3.25ns)   --->   "%temp_V_load_73 = load i8* %temp_V_addr_74, align 1" [cnn/src/conv.cpp:43]   --->   Operation 256 'load' 'temp_V_load_73' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_13 : Operation 257 [1/1] (2.55ns)   --->   "%add_ln1117_73 = add i34 %zext_ln42, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 257 'add' 'add_ln1117_73' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1117_259 = sext i34 %add_ln1117_73 to i64" [cnn/src/conv.cpp:43]   --->   Operation 258 'sext' 'sext_ln1117_259' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%bias_V_addr_75 = getelementptr i8* %input_V, i64 %sext_ln1117_259" [cnn/src/conv.cpp:43]   --->   Operation 259 'getelementptr' 'bias_V_addr_75' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 8.75>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i8 %select_ln19_4 to i32" [cnn/src/conv.cpp:19]   --->   Operation 260 'sext' 'sext_ln19_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i32 %sext_ln19_3 to i34" [cnn/src/conv.cpp:19]   --->   Operation 261 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 262 [4/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 262 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 263 [5/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 263 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 264 [6/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 264 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 265 [1/2] (3.25ns)   --->   "%temp_V_load_73 = load i8* %temp_V_addr_74, align 1" [cnn/src/conv.cpp:43]   --->   Operation 265 'load' 'temp_V_load_73' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_14 : Operation 266 [7/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 266 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 267 [1/1] (1.63ns)   --->   "%add_ln38_3 = add i11 %select_ln21_4, %sext_ln35" [cnn/src/conv.cpp:38]   --->   Operation 267 'add' 'add_ln38_3' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln43_3 = sext i11 %add_ln38_3 to i64" [cnn/src/conv.cpp:43]   --->   Operation 268 'sext' 'sext_ln43_3' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%temp_V_addr_75 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_3" [cnn/src/conv.cpp:43]   --->   Operation 269 'getelementptr' 'temp_V_addr_75' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>
ST_14 : Operation 270 [2/2] (3.25ns)   --->   "%temp_V_load_74 = load i8* %temp_V_addr_75, align 1" [cnn/src/conv.cpp:43]   --->   Operation 270 'load' 'temp_V_load_74' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_14 : Operation 271 [1/1] (2.55ns)   --->   "%add_ln1117_74 = add i34 %zext_ln19_4, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 271 'add' 'add_ln1117_74' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1117_260 = sext i34 %add_ln1117_74 to i64" [cnn/src/conv.cpp:43]   --->   Operation 272 'sext' 'sext_ln1117_260' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%bias_V_addr_76 = getelementptr i8* %input_V, i64 %sext_ln1117_260" [cnn/src/conv.cpp:43]   --->   Operation 273 'getelementptr' 'bias_V_addr_76' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 274 [1/1] (1.91ns)   --->   "%add_ln19_2 = add i8 1, %select_ln19_4" [cnn/src/conv.cpp:19]   --->   Operation 274 'add' 'add_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i8 %add_ln19_2 to i32" [cnn/src/conv.cpp:19]   --->   Operation 275 'sext' 'sext_ln19_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i32 %sext_ln19_4 to i34" [cnn/src/conv.cpp:19]   --->   Operation 276 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 277 [3/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 277 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 278 [4/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 278 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 279 [5/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 279 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 280 [6/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 280 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 281 [1/2] (3.25ns)   --->   "%temp_V_load_74 = load i8* %temp_V_addr_75, align 1" [cnn/src/conv.cpp:43]   --->   Operation 281 'load' 'temp_V_load_74' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_15 : Operation 282 [7/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 282 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 283 [1/1] (1.63ns)   --->   "%add_ln38_4 = add i11 %select_ln21_4, %zext_ln23_1" [cnn/src/conv.cpp:38]   --->   Operation 283 'add' 'add_ln38_4' <Predicate = (!icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln43_4 = sext i11 %add_ln38_4 to i64" [cnn/src/conv.cpp:43]   --->   Operation 284 'sext' 'sext_ln43_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%temp_V_addr_76 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_4" [cnn/src/conv.cpp:43]   --->   Operation 285 'getelementptr' 'temp_V_addr_76' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 286 [2/2] (3.25ns)   --->   "%temp_V_load_75 = load i8* %temp_V_addr_76, align 1" [cnn/src/conv.cpp:43]   --->   Operation 286 'load' 'temp_V_load_75' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_15 : Operation 287 [1/1] (2.55ns)   --->   "%add_ln1117_75 = add i34 %zext_ln19_5, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 287 'add' 'add_ln1117_75' <Predicate = (!icmp_ln19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1117_261 = sext i34 %add_ln1117_75 to i64" [cnn/src/conv.cpp:43]   --->   Operation 288 'sext' 'sext_ln1117_261' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%bias_V_addr_77 = getelementptr i8* %input_V, i64 %sext_ln1117_261" [cnn/src/conv.cpp:43]   --->   Operation 289 'getelementptr' 'bias_V_addr_77' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (1.63ns)   --->   "%add_ln38_5 = add i11 %select_ln21_4, %zext_ln35" [cnn/src/conv.cpp:38]   --->   Operation 290 'add' 'add_ln38_5' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [1/1] (0.97ns)   --->   "%and_ln37_2 = and i1 %select_ln21_5, %icmp_ln37_1" [cnn/src/conv.cpp:37]   --->   Operation 291 'and' 'and_ln37_2' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (1.63ns)   --->   "%add_ln38_6 = add i11 %select_ln21_6, %sext_ln35" [cnn/src/conv.cpp:38]   --->   Operation 292 'add' 'add_ln38_6' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [1/1] (1.63ns)   --->   "%add_ln38_7 = add i11 %select_ln21_6, %zext_ln23_1" [cnn/src/conv.cpp:38]   --->   Operation 293 'add' 'add_ln38_7' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [1/1] (0.97ns)   --->   "%and_ln37_3 = and i1 %select_ln21_5, %icmp_ln37_2" [cnn/src/conv.cpp:37]   --->   Operation 294 'and' 'and_ln37_3' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (1.63ns)   --->   "%add_ln38_8 = add i11 %select_ln21_6, %zext_ln35" [cnn/src/conv.cpp:38]   --->   Operation 295 'add' 'add_ln38_8' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 296 [1/1] (1.91ns)   --->   "%add_ln19_3 = add i8 2, %select_ln19_4" [cnn/src/conv.cpp:19]   --->   Operation 296 'add' 'add_ln19_3' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i8 %add_ln19_3 to i32" [cnn/src/conv.cpp:19]   --->   Operation 297 'sext' 'sext_ln19_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i32 %sext_ln19_5 to i34" [cnn/src/conv.cpp:42]   --->   Operation 298 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 299 [2/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 299 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 300 [3/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 300 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 301 [4/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 301 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 302 [5/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 302 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 303 [6/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 303 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 304 [1/2] (3.25ns)   --->   "%temp_V_load_75 = load i8* %temp_V_addr_76, align 1" [cnn/src/conv.cpp:43]   --->   Operation 304 'load' 'temp_V_load_75' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_16 : Operation 305 [7/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 305 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln43_5 = sext i11 %add_ln38_5 to i64" [cnn/src/conv.cpp:43]   --->   Operation 306 'sext' 'sext_ln43_5' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%temp_V_addr_77 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_5" [cnn/src/conv.cpp:43]   --->   Operation 307 'getelementptr' 'temp_V_addr_77' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>
ST_16 : Operation 308 [2/2] (3.25ns)   --->   "%temp_V_load_76 = load i8* %temp_V_addr_77, align 1" [cnn/src/conv.cpp:43]   --->   Operation 308 'load' 'temp_V_load_76' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_16 : Operation 309 [1/1] (2.55ns)   --->   "%add_ln1117_76 = add i34 %zext_ln42_1, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 309 'add' 'add_ln1117_76' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1117_262 = sext i34 %add_ln1117_76 to i64" [cnn/src/conv.cpp:43]   --->   Operation 310 'sext' 'sext_ln1117_262' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%bias_V_addr_78 = getelementptr i8* %input_V, i64 %sext_ln1117_262" [cnn/src/conv.cpp:43]   --->   Operation 311 'getelementptr' 'bias_V_addr_78' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 8.75>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i8 %select_ln19_5 to i32" [cnn/src/conv.cpp:19]   --->   Operation 312 'sext' 'sext_ln19_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i32 %sext_ln19_6 to i34" [cnn/src/conv.cpp:19]   --->   Operation 313 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (1.91ns)   --->   "%add_ln19_4 = add i8 1, %select_ln19_5" [cnn/src/conv.cpp:19]   --->   Operation 314 'add' 'add_ln19_4' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i8 %add_ln19_4 to i32" [cnn/src/conv.cpp:19]   --->   Operation 315 'sext' 'sext_ln19_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i32 %sext_ln19_7 to i34" [cnn/src/conv.cpp:19]   --->   Operation 316 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (1.91ns)   --->   "%add_ln19_5 = add i8 2, %select_ln19_5" [cnn/src/conv.cpp:19]   --->   Operation 317 'add' 'add_ln19_5' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i8 %add_ln19_5 to i32" [cnn/src/conv.cpp:19]   --->   Operation 318 'sext' 'sext_ln19_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i32 %sext_ln19_8 to i34" [cnn/src/conv.cpp:49]   --->   Operation 319 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 320 [1/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr340, i32 1)" [cnn/src/conv.cpp:25]   --->   Operation 320 'readreq' 'sum_V_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 321 [2/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 321 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 322 [3/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 322 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 323 [4/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 323 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 324 [5/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 324 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 325 [6/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 325 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 326 [1/2] (3.25ns)   --->   "%temp_V_load_76 = load i8* %temp_V_addr_77, align 1" [cnn/src/conv.cpp:43]   --->   Operation 326 'load' 'temp_V_load_76' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_17 : Operation 327 [7/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 327 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln43_6 = sext i11 %add_ln38_6 to i64" [cnn/src/conv.cpp:43]   --->   Operation 328 'sext' 'sext_ln43_6' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%temp_V_addr_78 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_6" [cnn/src/conv.cpp:43]   --->   Operation 329 'getelementptr' 'temp_V_addr_78' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_17 : Operation 330 [2/2] (3.25ns)   --->   "%temp_V_load_77 = load i8* %temp_V_addr_78, align 1" [cnn/src/conv.cpp:43]   --->   Operation 330 'load' 'temp_V_load_77' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_17 : Operation 331 [1/1] (2.55ns)   --->   "%add_ln1117_77 = add i34 %zext_ln19_6, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 331 'add' 'add_ln1117_77' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1117_263 = sext i34 %add_ln1117_77 to i64" [cnn/src/conv.cpp:43]   --->   Operation 332 'sext' 'sext_ln1117_263' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%bias_V_addr_79 = getelementptr i8* %input_V, i64 %sext_ln1117_263" [cnn/src/conv.cpp:43]   --->   Operation 333 'getelementptr' 'bias_V_addr_79' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (2.55ns)   --->   "%add_ln1117_78 = add i34 %zext_ln19_7, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 334 'add' 'add_ln1117_78' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1117_264 = sext i34 %add_ln1117_78 to i64" [cnn/src/conv.cpp:43]   --->   Operation 335 'sext' 'sext_ln1117_264' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%bias_V_addr_80 = getelementptr i8* %input_V, i64 %sext_ln1117_264" [cnn/src/conv.cpp:43]   --->   Operation 336 'getelementptr' 'bias_V_addr_80' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (2.55ns)   --->   "%add_ln1117_79 = add i34 %zext_ln49_7, %sext_ln203" [cnn/src/conv.cpp:43]   --->   Operation 337 'add' 'add_ln1117_79' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1117_265 = sext i34 %add_ln1117_79 to i64" [cnn/src/conv.cpp:43]   --->   Operation 338 'sext' 'sext_ln1117_265' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%bias_V_addr_81 = getelementptr i8* %input_V, i64 %sext_ln1117_265" [cnn/src/conv.cpp:43]   --->   Operation 339 'getelementptr' 'bias_V_addr_81' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 340 [1/1] (8.75ns)   --->   "%sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr340)" [cnn/src/conv.cpp:25]   --->   Operation 340 'read' 'sum_V' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 341 [1/7] (8.75ns)   --->   "%bias_V_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 341 'readreq' 'bias_V_load_75_req' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 342 [2/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 342 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 343 [3/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 343 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 344 [4/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 344 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 345 [5/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 345 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 346 [6/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 346 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 347 [1/2] (3.25ns)   --->   "%temp_V_load_77 = load i8* %temp_V_addr_78, align 1" [cnn/src/conv.cpp:43]   --->   Operation 347 'load' 'temp_V_load_77' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_18 : Operation 348 [7/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 348 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln43_7 = sext i11 %add_ln38_7 to i64" [cnn/src/conv.cpp:43]   --->   Operation 349 'sext' 'sext_ln43_7' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%temp_V_addr_79 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_7" [cnn/src/conv.cpp:43]   --->   Operation 350 'getelementptr' 'temp_V_addr_79' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_18 : Operation 351 [2/2] (3.25ns)   --->   "%temp_V_load_78 = load i8* %temp_V_addr_79, align 1" [cnn/src/conv.cpp:43]   --->   Operation 351 'load' 'temp_V_load_78' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>

State 19 <SV = 17> <Delay = 8.75>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)"   --->   Operation 352 'speclooptripcount' 'empty_19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [cnn/src/conv.cpp:23]   --->   Operation 353 'specregionbegin' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [cnn/src/conv.cpp:24]   --->   Operation 354 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (1.76ns)   --->   "br i1 %and_ln37, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0, label %._crit_edge.0.0.0" [cnn/src/conv.cpp:37]   --->   Operation 355 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_19 : Operation 356 [1/1] (8.75ns)   --->   "%bias_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr)" [cnn/src/conv.cpp:43]   --->   Operation 356 'read' 'bias_V_addr_read' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 357 [1/7] (8.75ns)   --->   "%bias_V_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_74, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 357 'readreq' 'bias_V_load_76_req' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 358 [2/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 358 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 359 [3/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 359 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 360 [4/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 360 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 361 [5/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 361 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 362 [6/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 362 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 363 [1/2] (3.25ns)   --->   "%temp_V_load_78 = load i8* %temp_V_addr_79, align 1" [cnn/src/conv.cpp:43]   --->   Operation 363 'load' 'temp_V_load_78' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_19 : Operation 364 [7/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 364 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln43_8 = sext i11 %add_ln38_8 to i64" [cnn/src/conv.cpp:43]   --->   Operation 365 'sext' 'sext_ln43_8' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%temp_V_addr_80 = getelementptr [784 x i8]* %temp_V, i64 0, i64 %sext_ln43_8" [cnn/src/conv.cpp:43]   --->   Operation 366 'getelementptr' 'temp_V_addr_80' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>
ST_19 : Operation 367 [2/2] (3.25ns)   --->   "%temp_V_load_79 = load i8* %temp_V_addr_80, align 1" [cnn/src/conv.cpp:43]   --->   Operation 367 'load' 'temp_V_load_79' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>

State 20 <SV = 18> <Delay = 8.75>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %temp_V_load to i11" [cnn/src/conv.cpp:43]   --->   Operation 368 'sext' 'sext_ln1117' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %bias_V_addr_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 369 'sext' 'sext_ln1118' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (4.17ns)   --->   "%mul_ln1118 = mul i11 %sext_ln1117, %sext_ln1118" [cnn/src/conv.cpp:43]   --->   Operation 370 'mul' 'mul_ln1118' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 371 'partselect' 'trunc_ln' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (1.91ns)   --->   "%add_ln703 = add i8 %sum_V, %trunc_ln" [cnn/src/conv.cpp:44]   --->   Operation 372 'add' 'add_ln703' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.0.0" [cnn/src/conv.cpp:45]   --->   Operation 373 'br' <Predicate = (!icmp_ln19 & and_ln37)> <Delay = 1.76>
ST_20 : Operation 374 [1/1] (8.75ns)   --->   "%bias_V_addr_74_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_74)" [cnn/src/conv.cpp:43]   --->   Operation 374 'read' 'bias_V_addr_74_read' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 375 [1/7] (8.75ns)   --->   "%bias_V_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_75, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 375 'readreq' 'bias_V_load_77_req' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 376 [2/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 376 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 377 [3/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 377 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 378 [4/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 378 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 379 [5/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 379 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 380 [6/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 380 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 381 [1/2] (3.25ns)   --->   "%temp_V_load_79 = load i8* %temp_V_addr_80, align 1" [cnn/src/conv.cpp:43]   --->   Operation 381 'load' 'temp_V_load_79' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 784> <RAM>
ST_20 : Operation 382 [7/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 382 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 8.75>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%sum_3_0_0_0 = phi i8 [ %add_ln703, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0 ], [ %sum_V, %hls_label_0_begin ]"   --->   Operation 383 'phi' 'sum_3_0_0_0' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (1.76ns)   --->   "br i1 %select_ln21_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1, label %._crit_edge.0.0.1" [cnn/src/conv.cpp:37]   --->   Operation 384 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1117_183 = sext i8 %temp_V_load_72 to i11" [cnn/src/conv.cpp:43]   --->   Operation 385 'sext' 'sext_ln1117_183' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1118_183 = sext i8 %bias_V_addr_74_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 386 'sext' 'sext_ln1118_183' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (4.17ns)   --->   "%mul_ln1118_183 = mul i11 %sext_ln1117_183, %sext_ln1118_183" [cnn/src/conv.cpp:43]   --->   Operation 387 'mul' 'mul_ln1118_183' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_183, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 388 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 0.00>
ST_21 : Operation 389 [1/1] (1.91ns)   --->   "%add_ln703_183 = add i8 %sum_3_0_0_0, %trunc_ln708_s" [cnn/src/conv.cpp:44]   --->   Operation 389 'add' 'add_ln703_183' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 390 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.0.1" [cnn/src/conv.cpp:45]   --->   Operation 390 'br' <Predicate = (!icmp_ln19 & select_ln21_2)> <Delay = 1.76>
ST_21 : Operation 391 [1/1] (8.75ns)   --->   "%bias_V_addr_75_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_75)" [cnn/src/conv.cpp:43]   --->   Operation 391 'read' 'bias_V_addr_75_read' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 392 [1/7] (8.75ns)   --->   "%bias_V_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_76, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 392 'readreq' 'bias_V_load_78_req' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 393 [2/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 393 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 394 [3/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 394 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 395 [4/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 395 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 396 [5/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 396 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 397 [6/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 397 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 8.75>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%sum_3_0_0_1 = phi i8 [ %add_ln703_183, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1 ], [ %sum_3_0_0_0, %._crit_edge.0.0.0 ]" [cnn/src/conv.cpp:44]   --->   Operation 398 'phi' 'sum_3_0_0_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (1.76ns)   --->   "br i1 %and_ln37_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2, label %._crit_edge.0.0.2" [cnn/src/conv.cpp:37]   --->   Operation 399 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1117_184 = sext i8 %temp_V_load_73 to i11" [cnn/src/conv.cpp:43]   --->   Operation 400 'sext' 'sext_ln1117_184' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>
ST_22 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1118_184 = sext i8 %bias_V_addr_75_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 401 'sext' 'sext_ln1118_184' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>
ST_22 : Operation 402 [1/1] (4.17ns)   --->   "%mul_ln1118_184 = mul i11 %sext_ln1117_184, %sext_ln1118_184" [cnn/src/conv.cpp:43]   --->   Operation 402 'mul' 'mul_ln1118_184' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln708_181 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_184, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 403 'partselect' 'trunc_ln708_181' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (1.91ns)   --->   "%add_ln703_184 = add i8 %sum_3_0_0_1, %trunc_ln708_181" [cnn/src/conv.cpp:44]   --->   Operation 404 'add' 'add_ln703_184' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.0.2" [cnn/src/conv.cpp:45]   --->   Operation 405 'br' <Predicate = (!icmp_ln19 & and_ln37_1)> <Delay = 1.76>
ST_22 : Operation 406 [1/1] (8.75ns)   --->   "%bias_V_addr_76_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_76)" [cnn/src/conv.cpp:43]   --->   Operation 406 'read' 'bias_V_addr_76_read' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 407 [1/7] (8.75ns)   --->   "%bias_V_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_77, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 407 'readreq' 'bias_V_load_79_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 408 [2/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 408 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 409 [3/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 409 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 410 [4/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 410 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 411 [5/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 411 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 8.75>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%sum_3_0_0_2 = phi i8 [ %add_ln703_184, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2 ], [ %sum_3_0_0_1, %._crit_edge.0.0.1 ]" [cnn/src/conv.cpp:44]   --->   Operation 412 'phi' 'sum_3_0_0_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (1.76ns)   --->   "br i1 %icmp_ln37_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1" [cnn/src/conv.cpp:37]   --->   Operation 413 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1117_185 = sext i8 %temp_V_load_74 to i11" [cnn/src/conv.cpp:43]   --->   Operation 414 'sext' 'sext_ln1117_185' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>
ST_23 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1118_185 = sext i8 %bias_V_addr_76_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 415 'sext' 'sext_ln1118_185' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>
ST_23 : Operation 416 [1/1] (4.17ns)   --->   "%mul_ln1118_185 = mul i11 %sext_ln1117_185, %sext_ln1118_185" [cnn/src/conv.cpp:43]   --->   Operation 416 'mul' 'mul_ln1118_185' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln708_182 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_185, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 417 'partselect' 'trunc_ln708_182' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 0.00>
ST_23 : Operation 418 [1/1] (1.91ns)   --->   "%add_ln703_185 = add i8 %sum_3_0_0_2, %trunc_ln708_182" [cnn/src/conv.cpp:44]   --->   Operation 418 'add' 'add_ln703_185' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 419 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1" [cnn/src/conv.cpp:45]   --->   Operation 419 'br' <Predicate = (!icmp_ln19 & icmp_ln37_1)> <Delay = 1.76>
ST_23 : Operation 420 [1/1] (8.75ns)   --->   "%bias_V_addr_77_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_77)" [cnn/src/conv.cpp:43]   --->   Operation 420 'read' 'bias_V_addr_77_read' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 421 [1/7] (8.75ns)   --->   "%bias_V_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_78, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 421 'readreq' 'bias_V_load_80_req' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 422 [2/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 422 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 423 [3/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 423 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 424 [4/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 424 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 8.75>
ST_24 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_186)   --->   "%sum_3_0_1_0 = phi i8 [ %add_ln703_185, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0 ], [ %sum_3_0_0_2, %._crit_edge.0.0.2 ]" [cnn/src/conv.cpp:44]   --->   Operation 425 'phi' 'sum_3_0_1_0' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1117_186 = sext i8 %temp_V_load_75 to i11" [cnn/src/conv.cpp:43]   --->   Operation 426 'sext' 'sext_ln1117_186' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1118_186 = sext i8 %bias_V_addr_77_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 427 'sext' 'sext_ln1118_186' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (4.17ns)   --->   "%mul_ln1118_186 = mul i11 %sext_ln1117_186, %sext_ln1118_186" [cnn/src/conv.cpp:43]   --->   Operation 428 'mul' 'mul_ln1118_186' <Predicate = (!icmp_ln19)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_186)   --->   "%trunc_ln708_183 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_186, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 429 'partselect' 'trunc_ln708_183' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_186 = add i8 %sum_3_0_1_0, %trunc_ln708_183" [cnn/src/conv.cpp:44]   --->   Operation 430 'add' 'add_ln703_186' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 431 [1/1] (1.76ns)   --->   "br i1 %icmp_ln37_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2, label %._crit_edge.0.1.2" [cnn/src/conv.cpp:37]   --->   Operation 431 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_24 : Operation 432 [1/1] (8.75ns)   --->   "%bias_V_addr_78_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_78)" [cnn/src/conv.cpp:43]   --->   Operation 432 'read' 'bias_V_addr_78_read' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 433 [1/7] (8.75ns)   --->   "%bias_V_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_79, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 433 'readreq' 'bias_V_load_81_req' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 434 [2/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 434 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 435 [3/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 435 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 8.75>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1117_187 = sext i8 %temp_V_load_76 to i11" [cnn/src/conv.cpp:43]   --->   Operation 436 'sext' 'sext_ln1117_187' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1118_187 = sext i8 %bias_V_addr_78_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 437 'sext' 'sext_ln1118_187' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (4.17ns)   --->   "%mul_ln1118_187 = mul i11 %sext_ln1117_187, %sext_ln1118_187" [cnn/src/conv.cpp:43]   --->   Operation 438 'mul' 'mul_ln1118_187' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln708_184 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_187, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 439 'partselect' 'trunc_ln708_184' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (1.91ns)   --->   "%add_ln703_187 = add i8 %add_ln703_186, %trunc_ln708_184" [cnn/src/conv.cpp:44]   --->   Operation 440 'add' 'add_ln703_187' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 441 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.1.2" [cnn/src/conv.cpp:45]   --->   Operation 441 'br' <Predicate = (!icmp_ln19 & icmp_ln37_2)> <Delay = 1.76>
ST_25 : Operation 442 [1/1] (8.75ns)   --->   "%bias_V_addr_79_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_79)" [cnn/src/conv.cpp:43]   --->   Operation 442 'read' 'bias_V_addr_79_read' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 443 [1/7] (8.75ns)   --->   "%bias_V_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_80, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 443 'readreq' 'bias_V_load_82_req' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 444 [2/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 444 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 8.75>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%sum_3_0_1_2 = phi i8 [ %add_ln703_187, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2 ], [ %add_ln703_186, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1 ]" [cnn/src/conv.cpp:44]   --->   Operation 445 'phi' 'sum_3_0_1_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (1.76ns)   --->   "br i1 %and_ln37_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0, label %._crit_edge.0.2.0" [cnn/src/conv.cpp:37]   --->   Operation 446 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_26 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1117_188 = sext i8 %temp_V_load_77 to i11" [cnn/src/conv.cpp:43]   --->   Operation 447 'sext' 'sext_ln1117_188' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1118_188 = sext i8 %bias_V_addr_79_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 448 'sext' 'sext_ln1118_188' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (4.17ns)   --->   "%mul_ln1118_188 = mul i11 %sext_ln1117_188, %sext_ln1118_188" [cnn/src/conv.cpp:43]   --->   Operation 449 'mul' 'mul_ln1118_188' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln708_185 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_188, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 450 'partselect' 'trunc_ln708_185' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 0.00>
ST_26 : Operation 451 [1/1] (1.91ns)   --->   "%add_ln703_188 = add i8 %sum_3_0_1_2, %trunc_ln708_185" [cnn/src/conv.cpp:44]   --->   Operation 451 'add' 'add_ln703_188' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 452 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.2.0" [cnn/src/conv.cpp:45]   --->   Operation 452 'br' <Predicate = (!icmp_ln19 & and_ln37_2)> <Delay = 1.76>
ST_26 : Operation 453 [1/1] (8.75ns)   --->   "%bias_V_addr_80_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_80)" [cnn/src/conv.cpp:43]   --->   Operation 453 'read' 'bias_V_addr_80_read' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 454 [1/7] (8.75ns)   --->   "%bias_V_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_81, i32 1)" [cnn/src/conv.cpp:43]   --->   Operation 454 'readreq' 'bias_V_load_83_req' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 8.75>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%sum_3_0_2_0 = phi i8 [ %add_ln703_188, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0 ], [ %sum_3_0_1_2, %._crit_edge.0.1.2 ]" [cnn/src/conv.cpp:44]   --->   Operation 455 'phi' 'sum_3_0_2_0' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (1.76ns)   --->   "br i1 %select_ln21_5, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1, label %._crit_edge.0.2.1" [cnn/src/conv.cpp:37]   --->   Operation 456 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1117_189 = sext i8 %temp_V_load_78 to i11" [cnn/src/conv.cpp:43]   --->   Operation 457 'sext' 'sext_ln1117_189' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1118_189 = sext i8 %bias_V_addr_80_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 458 'sext' 'sext_ln1118_189' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (4.17ns)   --->   "%mul_ln1118_189 = mul i11 %sext_ln1117_189, %sext_ln1118_189" [cnn/src/conv.cpp:43]   --->   Operation 459 'mul' 'mul_ln1118_189' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln708_186 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_189, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 460 'partselect' 'trunc_ln708_186' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 0.00>
ST_27 : Operation 461 [1/1] (1.91ns)   --->   "%add_ln703_189 = add i8 %sum_3_0_2_0, %trunc_ln708_186" [cnn/src/conv.cpp:44]   --->   Operation 461 'add' 'add_ln703_189' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.2.1" [cnn/src/conv.cpp:45]   --->   Operation 462 'br' <Predicate = (!icmp_ln19 & select_ln21_5)> <Delay = 1.76>
ST_27 : Operation 463 [1/1] (8.75ns)   --->   "%bias_V_addr_81_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_81)" [cnn/src/conv.cpp:43]   --->   Operation 463 'read' 'bias_V_addr_81_read' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 6.08>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%sum_3_0_2_1 = phi i8 [ %add_ln703_189, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1 ], [ %sum_3_0_2_0, %._crit_edge.0.2.0 ]" [cnn/src/conv.cpp:44]   --->   Operation 464 'phi' 'sum_3_0_2_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (1.76ns)   --->   "br i1 %and_ln37_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2, label %hls_label_0_end" [cnn/src/conv.cpp:37]   --->   Operation 465 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1117_190 = sext i8 %temp_V_load_79 to i11" [cnn/src/conv.cpp:43]   --->   Operation 466 'sext' 'sext_ln1117_190' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln1118_190 = sext i8 %bias_V_addr_81_read to i11" [cnn/src/conv.cpp:43]   --->   Operation 467 'sext' 'sext_ln1118_190' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (4.17ns)   --->   "%mul_ln1118_190 = mul i11 %sext_ln1117_190, %sext_ln1118_190" [cnn/src/conv.cpp:43]   --->   Operation 468 'mul' 'mul_ln1118_190' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln708_187 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_190, i32 3, i32 10)" [cnn/src/conv.cpp:43]   --->   Operation 469 'partselect' 'trunc_ln708_187' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (1.91ns)   --->   "%add_ln703_190 = add i8 %sum_3_0_2_1, %trunc_ln708_187" [cnn/src/conv.cpp:44]   --->   Operation 470 'add' 'add_ln703_190' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 471 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [cnn/src/conv.cpp:45]   --->   Operation 471 'br' <Predicate = (!icmp_ln19 & and_ln37_3)> <Delay = 1.76>

State 29 <SV = 27> <Delay = 8.75>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%sum_3_0_2_2 = phi i8 [ %add_ln703_190, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2 ], [ %sum_3_0_2_1, %._crit_edge.0.2.1 ]" [cnn/src/conv.cpp:44]   --->   Operation 472 'phi' 'sum_3_0_2_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i8 %sum_3_0_2_2 to i7" [cnn/src/conv.cpp:49]   --->   Operation 473 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 474 [1/1] (1.55ns)   --->   "%icmp_ln1494 = icmp sgt i8 %sum_3_0_2_2, 0" [cnn/src/conv.cpp:50]   --->   Operation 474 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 475 [1/1] (0.99ns)   --->   "%select_ln50 = select i1 %icmp_ln1494, i7 %trunc_ln49_2, i7 0" [cnn/src/conv.cpp:50]   --->   Operation 475 'select' 'select_ln50' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 476 [1/1] (8.75ns)   --->   "%bias_V_addr_85_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %bias_V_addr_82, i32 1)" [cnn/src/conv.cpp:50]   --->   Operation 476 'writereq' 'bias_V_addr_85_req' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 8.75>
ST_30 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln50 to i8" [cnn/src/conv.cpp:50]   --->   Operation 477 'zext' 'zext_ln50' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %bias_V_addr_82, i8 %zext_ln50, i1 true)" [cnn/src/conv.cpp:50]   --->   Operation 478 'write' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 8.75>
ST_31 : Operation 479 [5/5] (8.75ns)   --->   "%bias_V_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_82)" [cnn/src/conv.cpp:50]   --->   Operation 479 'writeresp' 'bias_V_addr_85_resp' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 30> <Delay = 8.75>
ST_32 : Operation 480 [4/5] (8.75ns)   --->   "%bias_V_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_82)" [cnn/src/conv.cpp:50]   --->   Operation 480 'writeresp' 'bias_V_addr_85_resp' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 31> <Delay = 8.75>
ST_33 : Operation 481 [3/5] (8.75ns)   --->   "%bias_V_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_82)" [cnn/src/conv.cpp:50]   --->   Operation 481 'writeresp' 'bias_V_addr_85_resp' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 32> <Delay = 8.75>
ST_34 : Operation 482 [2/5] (8.75ns)   --->   "%bias_V_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_82)" [cnn/src/conv.cpp:50]   --->   Operation 482 'writeresp' 'bias_V_addr_85_resp' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 33> <Delay = 8.75>
ST_35 : Operation 483 [1/5] (8.75ns)   --->   "%bias_V_addr_85_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_82)" [cnn/src/conv.cpp:50]   --->   Operation 483 'writeresp' 'bias_V_addr_85_resp' <Predicate = (!icmp_ln19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 484 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [cnn/src/conv.cpp:51]   --->   Operation 484 'specregionend' 'empty_18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 485 [1/1] (0.00ns)   --->   "br label %.preheader178" [cnn/src/conv.cpp:23]   --->   Operation 485 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 36 <SV = 9> <Delay = 0.00>
ST_36 : Operation 486 [1/1] (0.00ns)   --->   "ret void" [cnn/src/conv.cpp:54]   --->   Operation 486 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'input_V_offset' (cnn/src/conv.cpp:5) [9]  (0 ns)
	'getelementptr' operation ('input_V_addr', cnn/src/conv.cpp:5) [11]  (0 ns)
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:12) [17]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:12) [27]  (8.75 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_V_addr_5', cnn/src/conv.cpp:12) [28]  (0 ns)
	'store' operation ('store_ln12', cnn/src/conv.cpp:12) of variable 'input_V_addr_read', cnn/src/conv.cpp:12 on array 'temp.V', cnn/src/conv.cpp:10 [29]  (3.25 ns)

 <State 10>: 8.5ns
The critical path consists of the following:
	'phi' operation ('co_0', cnn/src/conv.cpp:19) with incoming values : ('select_ln19_1', cnn/src/conv.cpp:19) [39]  (0 ns)
	'add' operation ('add_ln19_7', cnn/src/conv.cpp:19) [95]  (1.74 ns)
	'sub' operation ('sub_ln42_4', cnn/src/conv.cpp:42) [107]  (1.78 ns)
	'add' operation ('add_ln42_2', cnn/src/conv.cpp:42) [120]  (1.83 ns)
	'sub' operation ('sub_ln42_6', cnn/src/conv.cpp:42) [123]  (1.92 ns)
	'select' operation ('select_ln19_4', cnn/src/conv.cpp:19) [124]  (1.25 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:25) [202]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:25) [203]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [219]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [240]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [261]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [280]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [297]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [313]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [333]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [352]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:43) [372]  (8.75 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_190', cnn/src/conv.cpp:43) [374]  (4.17 ns)
	'add' operation ('add_ln703_190', cnn/src/conv.cpp:44) [376]  (1.92 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:50) [390]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus write on port 'input_V' (cnn/src/conv.cpp:50) [391]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:50) [392]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:50) [392]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:50) [392]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:50) [392]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:50) [392]  (8.75 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
