
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 710.703 ; gain = 178.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/clock_divisor.v:1]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 26 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.042558 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (12#1) [c:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/mem_addr_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (13#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/mem_addr_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pixel_gen.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pixel_gen.v:165]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (14#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pixel_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/vga.v:6]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HS bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HT bound to: 800 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VS bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VT bound to: 525 - type: integer 
	Parameter hsync_default bound to: 1'b1 
	Parameter vsync_default bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (15#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'position_gen' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/position_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/ClockDivider.v:1]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (16#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/ClockDivider.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/debounced.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (17#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/debounced.v:1]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (18#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/onepulse.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/position_gen.v:47]
INFO: [Synth 8-6155] done synthesizing module 'position_gen' (19#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/position_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/display.v:9]
INFO: [Synth 8-6157] synthesizing module 'CreateLargePulse' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/CreateLargePulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CreateLargePulse' (20#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/CreateLargePulse.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/display.v:89]
INFO: [Synth 8-6155] done synthesizing module 'display' (21#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/display.v:9]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/seven_segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (22#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/seven_segment.v:1]
INFO: [Synth 8-6157] synthesizing module 'speaker' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/speaker.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/ClockDivider.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (22#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/ClockDivider.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_control' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/player_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'player_control' (23#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/player_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'music_example' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:261]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:440]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (24#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:26]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/note_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (25#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/note_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/speaker_control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (26#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/speaker_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'speaker' (27#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/speaker.v:3]
INFO: [Synth 8-6157] synthesizing module 'led_light' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/led_light.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized1' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/ClockDivider.v:1]
	Parameter n bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized1' (27#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/ClockDivider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_light' (28#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/led_light.v:5]
INFO: [Synth 8-6157] synthesizing module 'pmod_step_interface' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pmod_step_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/clock_div.v:25]
	Parameter define_speed bound to: 26'b00000000010011100010000000 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (29#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/clock_div.v:25]
INFO: [Synth 8-6157] synthesizing module 'pmod_step_driver' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pmod_step_driver.v:44]
	Parameter sig4 bound to: 3'b001 
	Parameter sig3 bound to: 3'b011 
	Parameter sig2 bound to: 3'b010 
	Parameter sig1 bound to: 3'b110 
	Parameter sig0 bound to: 3'b000 
	Parameter step1 bound to: 31'b1111111111111111111111111111110 
	Parameter step2 bound to: 31'b0101111111111111111000000000000 
	Parameter step3 bound to: 31'b1001111111111111111111110000000 
	Parameter step4 bound to: 31'b0001111111000000000000011111110 
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_driver' (30#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pmod_step_driver.v:44]
INFO: [Synth 8-6157] synthesizing module 'Servo_interface' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/Servo_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'sw_to_angle' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/sw_to_angle.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sw_to_angle' (31#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/sw_to_angle.v:27]
INFO: [Synth 8-6157] synthesizing module 'angle_decoder' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/angle_decoder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'angle_decoder' (32#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/angle_decoder.v:25]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/comparator.v:25]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (33#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/comparator.v:25]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'counter' (34#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Servo_interface' (35#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/Servo_interface.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_interface' (36#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pmod_step_interface.v:26]
WARNING: [Synth 8-3848] Net data in module/entity top does not have driver. [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/top.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/top.v:1]
WARNING: [Synth 8-3331] design pixel_gen has unconnected port clk
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port clk
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port rst
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[383]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[382]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[381]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[380]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[379]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[378]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[377]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[376]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[375]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[374]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[373]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[372]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[371]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[370]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[369]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[368]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[367]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[366]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[365]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[364]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[363]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[362]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[361]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[360]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[359]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[358]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[357]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[356]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[355]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[354]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[353]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[352]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[351]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[350]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[349]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[348]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[347]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[346]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[345]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[344]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[343]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[342]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[341]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[340]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[339]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[338]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[337]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[336]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[335]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[334]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[333]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[332]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[331]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[330]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[329]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[328]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[327]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[326]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[325]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[324]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[323]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[322]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[321]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[320]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[319]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[318]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[317]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[316]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[315]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[314]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[313]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[312]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[311]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[310]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/constrs_1/imports/final project/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/constrs_1/imports/final project/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/constrs_1/imports/final project/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tumi9/Desktop/final_of_final/final_of_final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tumi9/Desktop/final_of_final/final_of_final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1074.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1074.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blk_mem_gen_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SevenSegment'
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_step_driver'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pmod_step_driver'
WARNING: [Synth 8-327] inferring latch for variable 'vgaRed_reg' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pixel_gen.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'vgaGreen_reg' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pixel_gen.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'vgaBlue_reg' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/pixel_gen.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'next_pos_reg' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/position_gen.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                  iSTATE |                              001 |                             1110
                 iSTATE0 |                              010 |                             1101
                 iSTATE1 |                              011 |                             1011
                 iSTATE2 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'sequential' in module 'SevenSegment'
WARNING: [Synth 8-327] inferring latch for variable 'toneL_reg' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'toneR_reg' [C:/Users/tumi9/Desktop/final_of_final/final_of_final.srcs/sources_1/imports/final project/music_example.v:262]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                             1000
                 iSTATE3 |                             0001 |                             0000
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0100
                 iSTATE5 |                             0100 |                             1001
                 iSTATE2 |                             0101 |                             0001
                  iSTATE |                             0110 |                             0011
                 iSTATE7 |                             0111 |                             0101
                 iSTATE4 |                             1000 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_step_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sig0 |                              000 |                              000
                    sig1 |                              001 |                              110
                    sig2 |                              010 |                              010
                    sig3 |                              011 |                              011
                    sig4 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'pmod_step_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 82    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	 482 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   9 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 282   
	   4 Input     10 Bit        Muxes := 40    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 51    
	   4 Input      4 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	 193 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 390   
	   4 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	 482 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module pixel_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 80    
+---Registers : 
	               10 Bit    Registers := 40    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 280   
	   4 Input     10 Bit        Muxes := 40    
	   2 Input      4 Bit        Muxes := 46    
	   4 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 281   
	   4 Input      1 Bit        Muxes := 41    
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OnePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module position_gen 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module CreateLargePulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 30    
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
Module player_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module music_example 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	 482 Input     32 Bit        Muxes := 2     
	 193 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	 482 Input      1 Bit        Muxes := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module speaker 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module led_light 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module pmod_step_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   9 Input     31 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module Servo_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP se/decode/value0, operation Mode is: (C:0xea60)+(A:0x3b0)*B.
DSP Report: operator se/decode/value0 is absorbed into DSP se/decode/value0.
DSP Report: operator se/decode/value1 is absorbed into DSP se/decode/value0.
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[29]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[30]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[31]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[10]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[11]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[12]' (LD) to 'sp0/music_00/toneR_reg[13]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[13]' (LD) to 'sp0/music_00/toneR_reg[14]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[14]' (LD) to 'sp0/music_00/toneR_reg[15]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[15]' (LD) to 'sp0/music_00/toneR_reg[17]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[16]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[17]' (LD) to 'sp0/music_00/toneR_reg[19]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[18]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[19]' (LD) to 'sp0/music_00/toneR_reg[20]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[20]' (LD) to 'sp0/music_00/toneR_reg[21]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[21]' (LD) to 'sp0/music_00/toneR_reg[22]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[22]' (LD) to 'sp0/music_00/toneR_reg[23]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[23]' (LD) to 'sp0/music_00/toneR_reg[25]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[24]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[26]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[27]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneR_reg[28]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[29]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[30]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[31]' (LD) to 'sp0/music_00/toneL_reg[11]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[11]' (LD) to 'sp0/music_00/toneL_reg[16]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[12]' (LD) to 'sp0/music_00/toneL_reg[13]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[13]' (LD) to 'sp0/music_00/toneL_reg[14]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[14]' (LD) to 'sp0/music_00/toneL_reg[15]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[15]' (LD) to 'sp0/music_00/toneL_reg[17]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[16]' (LD) to 'sp0/music_00/toneL_reg[18]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[17]' (LD) to 'sp0/music_00/toneL_reg[19]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[18]' (LD) to 'sp0/music_00/toneL_reg[24]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[19]' (LD) to 'sp0/music_00/toneL_reg[20]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[20]' (LD) to 'sp0/music_00/toneL_reg[21]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[21]' (LD) to 'sp0/music_00/toneL_reg[22]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[22]' (LD) to 'sp0/music_00/toneL_reg[23]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[23]' (LD) to 'sp0/music_00/toneL_reg[25]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[24]' (LD) to 'sp0/music_00/toneL_reg[26]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[26]' (LD) to 'sp0/music_00/toneL_reg[27]'
INFO: [Synth 8-3886] merging instance 'sp0/music_00/toneL_reg[27]' (LD) to 'sp0/music_00/toneL_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sp0/\music_00/toneL_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ds0/\state_reg[2] )
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[1]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[2]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[3]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[4]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[5]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[6]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[7]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[8]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[9]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[10]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[11]' (FDC) to 'sp0/sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[12]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_right_reg[13]' (FDC) to 'sp0/sc/audio_left_reg[13]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[0]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[1]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[2]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[3]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[4]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[5]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[6]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[7]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[8]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[9]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[10]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[11]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'sp0/sc/audio_left_reg[12]' (FDC) to 'sp0/sc/audio_right_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sp0/\sc/audio_right_reg[0] )
WARNING: [Synth 8-3332] Sequential element (music_00/toneL_reg[28]) is unused and will be removed from module speaker.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|angle_decoder | (C:0xea60)+(A:0x3b0)*B | 9      | 10     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:38 ; elapsed = 00:03:41 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:40 ; elapsed = 00:03:44 . Memory (MB): peak = 1074.504 ; gain = 542.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:48 ; elapsed = 00:03:52 . Memory (MB): peak = 1166.227 ; gain = 634.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_mem_gen_0_inst:dina[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:03:58 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:03:58 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:55 ; elapsed = 00:03:59 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:55 ; elapsed = 00:03:59 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:56 ; elapsed = 00:04:00 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:56 ; elapsed = 00:04:00 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |CARRY4      |   599|
|3     |DSP48E1     |     1|
|4     |LUT1        |    63|
|5     |LUT2        |  1078|
|6     |LUT3        |   459|
|7     |LUT4        |  1549|
|8     |LUT5        |   647|
|9     |LUT6        |  1908|
|10    |MUXF7       |    37|
|11    |RAMB18E1    |     1|
|12    |RAMB36E1    |     1|
|13    |RAMB36E1_1  |     1|
|14    |RAMB36E1_10 |     1|
|15    |RAMB36E1_11 |     1|
|16    |RAMB36E1_12 |     1|
|17    |RAMB36E1_2  |     1|
|18    |RAMB36E1_3  |     1|
|19    |RAMB36E1_4  |     1|
|20    |RAMB36E1_5  |     1|
|21    |RAMB36E1_6  |     1|
|22    |RAMB36E1_7  |    14|
|23    |RAMB36E1_8  |     1|
|24    |RAMB36E1_9  |     1|
|25    |FDCE        |   529|
|26    |FDPE        |   103|
|27    |FDRE        |   188|
|28    |FDSE        |     2|
|29    |LD          |    37|
|30    |IBUF        |     9|
|31    |OBUF        |    52|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+-----------------------------------------------+------+
|      |Instance                                       |Module                                         |Cells |
+------+-----------------------------------------------+-----------------------------------------------+------+
|1     |top                                            |                                               |  7291|
|2     |  blk_mem_gen_0_inst                           |blk_mem_gen_0                                  |   133|
|3     |    U0                                         |blk_mem_gen_v8_4_3                             |   133|
|4     |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth                       |   133|
|5     |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |   133|
|6     |          \valid.cstr                          |blk_mem_gen_generic_cstr                       |   133|
|7     |            \bindec_a.bindec_inst_a            |bindec                                         |    18|
|8     |            \has_mux_a.A                       |blk_mem_gen_mux                                |    85|
|9     |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     2|
|10    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     2|
|11    |            \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|12    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|13    |            \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|14    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|15    |            \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     2|
|16    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     2|
|17    |            \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|18    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|19    |            \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|20    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|21    |            \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14        |     1|
|22    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|23    |            \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15        |     1|
|24    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|25    |            \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16        |     1|
|26    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|27    |            \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17        |     1|
|28    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|29    |            \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18        |     1|
|30    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|31    |            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|32    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|33    |            \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19        |     1|
|34    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|35    |            \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20        |     1|
|36    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20 |     1|
|37    |            \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21        |     1|
|38    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|39    |            \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22        |     1|
|40    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22 |     1|
|41    |            \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     2|
|42    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     2|
|43    |            \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|44    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|45    |            \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     2|
|46    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     2|
|47    |            \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|48    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|49    |            \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     1|
|50    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|51    |            \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|52    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|53    |            \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|54    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|55    |            \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|56    |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|57    |  Pmod0                                        |pmod_step_interface                            |   261|
|58    |    clock_Div                                  |clock_div                                      |    67|
|59    |    control                                    |pmod_step_driver                               |   137|
|60    |    op0                                        |OnePulse_9                                     |     2|
|61    |    se                                         |Servo_interface                                |    55|
|62    |      compare                                  |comparator                                     |     3|
|63    |      count                                    |counter                                        |    41|
|64    |      decode                                   |angle_decoder                                  |    11|
|65    |  clk_wiz_0_inst                               |clock_divisor                                  |    29|
|66    |  ds0                                          |display                                        |   244|
|67    |    cd0                                        |clock_divider_2                                |    21|
|68    |    clp0                                       |CreateLargePulse                               |    44|
|69    |    de0                                        |debounce_3                                     |     6|
|70    |    de1                                        |debounce_4                                     |     6|
|71    |    de2                                        |debounce_5                                     |     6|
|72    |    op0                                        |OnePulse_6                                     |     8|
|73    |    op1                                        |OnePulse_7                                     |    20|
|74    |    op2                                        |OnePulse_8                                     |     2|
|75    |  led0                                         |led_light                                      |    59|
|76    |    cd0                                        |clock_divider__parameterized1                  |    34|
|77    |  pg0                                          |position_gen                                   |   209|
|78    |    cd0                                        |clock_divider                                  |    21|
|79    |    de0                                        |debounce                                       |     6|
|80    |    de1                                        |debounce_0                                     |     6|
|81    |    op0                                        |OnePulse                                       |     4|
|82    |    op1                                        |OnePulse_1                                     |     2|
|83    |  pixel_gen_inst                               |pixel_gen                                      |  3322|
|84    |  seven_seg                                    |SevenSegment                                   |    47|
|85    |  sp0                                          |speaker                                        |  2520|
|86    |    clock_22                                   |clock_divider__parameterized0                  |    29|
|87    |    music_00                                   |music_example                                  |    57|
|88    |    noteGen_00                                 |note_gen                                       |   126|
|89    |    playerCtrl_00                              |player_control                                 |   123|
|90    |    sc                                         |speaker_control                                |    27|
|91    |  vga_inst                                     |vga_controller                                 |   368|
+------+-----------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:04:00 . Memory (MB): peak = 1171.012 ; gain = 638.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:03:55 . Memory (MB): peak = 1171.012 ; gain = 638.820
Synthesis Optimization Complete : Time (s): cpu = 00:03:56 ; elapsed = 00:04:00 . Memory (MB): peak = 1171.012 ; gain = 638.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 701 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1171.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LD => LDCE: 37 instances

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:07 ; elapsed = 00:04:11 . Memory (MB): peak = 1171.012 ; gain = 869.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1171.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tumi9/Desktop/final_of_final/final_of_final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 23:37:40 2020...
