Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/app/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a38a812e37b94ef08a78a3c3404d95ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/RISC_V_Processor.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Control_Unit.v" Line 4. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ALU_64_Bit.v" Line 1. Module ALU_64_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Branch.v" Line 2. Module Branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Data_Memory.v" Line 3. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Control_Unit.v" Line 4. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/ALU_64_Bit.v" Line 1. Module ALU_64_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Branch.v" Line 2. Module Branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/H.H/OneDrive/Desktop/CA_Project/CA_Project/project_2/project_2.srcs/sources_1/new/Data_Memory.v" Line 3. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Risc_V_pipelined_processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav
