# Verification-of-I2C-Multiple-Bus-Controller

1. Developed a layered testbench in System Verilog to test I2CMB functionalities with components including environment, generator, agent, driver, monitor, predictor, and scoreboard.
2. Enabled test plan links & coverage collection through random/direct tests, SV assertions & cover groups.
