Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 12:16:28 2024
| Host         : eecs-digital-26 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        19.481ns  (logic 11.102ns (56.989%)  route 8.379ns (43.011%))
  Logic Levels:           23  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 11.356 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     1.634    -2.442    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.567    -2.511    mvg/clk_pixel
    SLICE_X9Y12          FDRE                                         r  mvg/vcount_out_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456    -2.055 r  mvg/vcount_out_reg[1]_rep__4/Q
                         net (fo=101, estimated)      0.650    -1.405    mvg/vcount_out_reg[1]_rep__4_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    -1.281 r  mvg/in_sphere1_i_12/O
                         net (fo=1, routed)           0.000    -1.281    mvg/in_sphere1_i_12_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.731 r  mvg/in_sphere1_i_3/CO[3]
                         net (fo=1, estimated)        0.000    -0.731    mvg/in_sphere1_i_3_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.617 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, estimated)        0.000    -0.617    mvg/in_sphere1_i_2_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.283 r  mvg/in_sphere1_i_1/O[1]
                         net (fo=4, estimated)        0.691     0.408    my_game/ball/in_sphere1__1_0[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     4.623 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.623    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.141 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, estimated)        0.846     6.987    my_game/ball/in_sphere1__1_n_105
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.111 r  my_game/ball/tmds_out[6]_i_298/O
                         net (fo=1, routed)           0.000     7.111    my_game/ball/tmds_out[6]_i_298_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.644 r  my_game/ball/tmds_out_reg[6]_i_178/CO[3]
                         net (fo=1, estimated)        0.000     7.644    my_game/ball/tmds_out_reg[6]_i_178_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  my_game/ball/tmds_out_reg[6]_i_183/CO[3]
                         net (fo=1, estimated)        0.000     7.761    my_game/ball/tmds_out_reg[6]_i_183_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.084 r  my_game/ball/tmds_out_reg[6]_i_169/O[1]
                         net (fo=1, estimated)        0.487     8.571    my_game/ball/tmds_out_reg[6]_i_169_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.306     8.877 r  my_game/ball/tmds_out[6]_i_72/O
                         net (fo=1, routed)           0.000     8.877    my_game/ball/tmds_out[6]_i_72_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.427 r  my_game/ball/tmds_out_reg[6]_i_27/CO[3]
                         net (fo=1, estimated)        0.000     9.427    my_game/ball/tmds_out_reg[6]_i_27_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.761 f  my_game/ball/tmds_out_reg[6]_i_28/O[1]
                         net (fo=1, estimated)        0.646    10.407    my_game/ball/in_sphere0[29]
    SLICE_X9Y11          LUT4 (Prop_lut4_I0_O)        0.303    10.710 f  my_game/ball/tmds_out[6]_i_12/O
                         net (fo=2, estimated)        0.494    11.204    my_game/ball/tmds_out[6]_i_12_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.328 f  my_game/ball/tmds_out[6]_i_4__0__0/O
                         net (fo=20, estimated)       0.514    11.842    my_game/ball_n_26
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.966 r  my_game/count[1]_i_20__0/O
                         net (fo=3, estimated)        0.615    12.581    my_game/ball/count[1]_i_3__1_7
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124    12.705 f  my_game/ball/count[1]_i_9__0/O
                         net (fo=1, estimated)        0.776    13.481    my_game/ball/count[1]_i_9__0_n_0
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.605 r  my_game/ball/count[1]_i_3__1/O
                         net (fo=26, estimated)       0.733    14.338    mvg/tmds_out_reg[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    14.462 r  mvg/count[4]_i_20/O
                         net (fo=1, estimated)        0.468    14.930    mvg/count[4]_i_20_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.124    15.054 r  mvg/count[4]_i_16/O
                         net (fo=4, estimated)        0.664    15.718    mvg/count[4]_i_16_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.842 r  mvg/count[4]_i_7/O
                         net (fo=1, estimated)        0.795    16.637    mvg/count[4]_i_7_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    16.761 r  mvg/count[4]_i_3/O
                         net (fo=1, routed)           0.000    16.761    mvg/count[4]_i_3_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I0_O)      0.209    16.970 r  mvg/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.970    tmds_blue/D[1]
    SLICE_X8Y11          FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=7622, estimated)     1.517    11.424    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.450    11.356    tmds_blue/clk_pixel
    SLICE_X8Y11          FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.422    10.933    
                         clock uncertainty           -0.210    10.724    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)        0.113    10.837    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                 -6.134    




