<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465921017085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465921017087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 18:16:56 2016 " "Processing started: Tue Jun 14 18:16:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465921017087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465921017087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465921017087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465921017271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/adrian/Documentos/ace-synth/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/adrian/Documentos/ace-synth/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017341 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465921017342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465921017350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017354 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465921017355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921017366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921017366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(98) " "Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921017366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(108) " "Verilog HDL Implicit Net warning at cpu.v(108): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921017366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_reg_write_out cpu.v(236) " "Verilog HDL Implicit Net warning at cpu.v(236): created implicit net for \"id_stage_reg_write_out\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921017366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465921017425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017429 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465921017431 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl " "Elaborating entity \"flow_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\"" {  } { { "../src/cpu.v" "flow_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctrl ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl " "Elaborating entity \"forward_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl\"" {  } { { "../src/cpu.v" "forward_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_ctrl ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl " "Elaborating entity \"hazard_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl\"" {  } { { "../src/cpu.v" "hazard_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017446 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017449 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017449 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017449 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017449 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017449 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017450 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017451 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017452 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017453 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017454 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017455 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017456 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage ace:inst\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(36) " "Verilog HDL assignment warning at if_stage.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465921017459 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(61) " "Verilog HDL assignment warning at if_stage.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465921017461 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(66) " "Verilog HDL assignment warning at if_stage.v(66): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465921017461 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(76) " "Verilog HDL assignment warning at if_stage.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465921017462 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(80) " "Verilog HDL assignment warning at if_stage.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465921017462 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_next if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"instruction_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017462 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_next_next if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"pc_next_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017462 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_interm if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"pc_interm\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017463 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[0\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[0\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017466 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[1\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[1\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017466 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[2\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[2\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017466 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[3\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[3\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[4\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[4\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[5\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[5\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[6\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[6\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[7\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[7\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[8\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[8\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[9\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[9\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[10\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[10\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[11\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[11\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017467 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[12\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[12\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[13\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[13\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[14\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[14\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[15\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[15\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[16\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[16\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[17\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[17\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[18\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[18\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[19\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[19\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[20\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[20\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017468 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[21\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[21\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[22\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[22\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[23\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[23\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[24\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[24\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[25\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[25\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[26\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[26\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[27\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[27\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[28\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[28\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017469 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[29\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[29\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[30\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[30\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[31\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[31\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[0\] if_stage.v(61) " "Inferred latch for \"instruction_next\[0\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[1\] if_stage.v(61) " "Inferred latch for \"instruction_next\[1\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[2\] if_stage.v(61) " "Inferred latch for \"instruction_next\[2\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[3\] if_stage.v(61) " "Inferred latch for \"instruction_next\[3\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[4\] if_stage.v(61) " "Inferred latch for \"instruction_next\[4\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017470 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[5\] if_stage.v(61) " "Inferred latch for \"instruction_next\[5\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[6\] if_stage.v(61) " "Inferred latch for \"instruction_next\[6\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[7\] if_stage.v(61) " "Inferred latch for \"instruction_next\[7\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[8\] if_stage.v(61) " "Inferred latch for \"instruction_next\[8\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[9\] if_stage.v(61) " "Inferred latch for \"instruction_next\[9\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[10\] if_stage.v(61) " "Inferred latch for \"instruction_next\[10\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[11\] if_stage.v(61) " "Inferred latch for \"instruction_next\[11\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[12\] if_stage.v(61) " "Inferred latch for \"instruction_next\[12\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[13\] if_stage.v(61) " "Inferred latch for \"instruction_next\[13\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017471 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[14\] if_stage.v(61) " "Inferred latch for \"instruction_next\[14\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[15\] if_stage.v(61) " "Inferred latch for \"instruction_next\[15\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[16\] if_stage.v(61) " "Inferred latch for \"instruction_next\[16\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[17\] if_stage.v(61) " "Inferred latch for \"instruction_next\[17\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[18\] if_stage.v(61) " "Inferred latch for \"instruction_next\[18\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[19\] if_stage.v(61) " "Inferred latch for \"instruction_next\[19\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[20\] if_stage.v(61) " "Inferred latch for \"instruction_next\[20\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[21\] if_stage.v(61) " "Inferred latch for \"instruction_next\[21\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[22\] if_stage.v(61) " "Inferred latch for \"instruction_next\[22\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017472 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[23\] if_stage.v(61) " "Inferred latch for \"instruction_next\[23\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[24\] if_stage.v(61) " "Inferred latch for \"instruction_next\[24\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[25\] if_stage.v(61) " "Inferred latch for \"instruction_next\[25\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[26\] if_stage.v(61) " "Inferred latch for \"instruction_next\[26\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[27\] if_stage.v(61) " "Inferred latch for \"instruction_next\[27\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[28\] if_stage.v(61) " "Inferred latch for \"instruction_next\[28\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[29\] if_stage.v(61) " "Inferred latch for \"instruction_next\[29\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[30\] if_stage.v(61) " "Inferred latch for \"instruction_next\[30\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017473 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[31\] if_stage.v(61) " "Inferred latch for \"instruction_next\[31\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017474 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage ace:inst\|cpu:cpu\|id_stage:id_stage " "Elaborating entity \"id_stage\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\"" {  } { { "../src/cpu.v" "id_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control " "Elaborating entity \"control\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\"" {  } { { "../src/id_stage.v" "control" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017499 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(27) " "Verilog HDL Case Statement warning at control.v(27): incomplete case statement has no default case item" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465921017499 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memread\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "membyte control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"membyte\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isbranch control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isbranch\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_s control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_t control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isjump control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isjump\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"jumpdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "islink control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"islink\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ri control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ri\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_sys control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_sys\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cowrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"cowrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017500 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ret control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ret\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ret control.v(27) " "Inferred latch for \"exc_ret\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cowrite control.v(27) " "Inferred latch for \"cowrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_sys control.v(27) " "Inferred latch for \"exc_sys\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ri control.v(27) " "Inferred latch for \"exc_ri\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "islink control.v(27) " "Inferred latch for \"islink\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpdst control.v(27) " "Inferred latch for \"jumpdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isjump control.v(27) " "Inferred latch for \"isjump\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop control.v(27) " "Inferred latch for \"aluop\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_t control.v(27) " "Inferred latch for \"alu_t\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_s control.v(27) " "Inferred latch for \"alu_s\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst control.v(27) " "Inferred latch for \"regdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isbranch control.v(27) " "Inferred latch for \"isbranch\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membyte control.v(27) " "Inferred latch for \"membyte\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite control.v(27) " "Inferred latch for \"memwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread control.v(27) " "Inferred latch for \"memread\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg control.v(27) " "Inferred latch for \"memtoreg\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(27) " "Inferred latch for \"regwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017501 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile\"" {  } { { "../src/id_stage.v" "regfile" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer ace:inst\|cpu:cpu\|id_stage:id_stage\|multiplexer:data_rs_mux " "Elaborating entity \"multiplexer\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|multiplexer:data_rs_mux\"" {  } { { "../src/id_stage.v" "data_rs_mux" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage ace:inst\|cpu:cpu\|ex_stage:ex_stage " "Elaborating entity \"ex_stage\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\"" {  } { { "../src/cpu.v" "ex_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol " "Elaborating entity \"alucontrol\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\"" {  } { { "../src/ex_stage.v" "alucontrol" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017525 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(12) " "Verilog HDL Case Statement warning at alucontrol.v(12): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465921017525 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(32) " "Verilog HDL Case Statement warning at alucontrol.v(32): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_out alucontrol.v(11) " "Verilog HDL Always Construct warning at alucontrol.v(11): inferring latch(es) for variable \"aluop_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[0\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[0\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[1\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[1\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[2\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[2\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[3\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[3\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[4\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[4\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017526 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\"" {  } { { "../src/ex_stage.v" "alu" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017527 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017529 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017529 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] alu.v(15) " "Inferred latch for \"tmp\[0\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017529 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] alu.v(15) " "Inferred latch for \"tmp\[1\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] alu.v(15) " "Inferred latch for \"tmp\[2\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] alu.v(15) " "Inferred latch for \"tmp\[3\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] alu.v(15) " "Inferred latch for \"tmp\[4\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] alu.v(15) " "Inferred latch for \"tmp\[5\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] alu.v(15) " "Inferred latch for \"tmp\[6\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] alu.v(15) " "Inferred latch for \"tmp\[7\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] alu.v(15) " "Inferred latch for \"tmp\[8\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] alu.v(15) " "Inferred latch for \"tmp\[9\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] alu.v(15) " "Inferred latch for \"tmp\[10\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] alu.v(15) " "Inferred latch for \"tmp\[11\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] alu.v(15) " "Inferred latch for \"tmp\[12\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] alu.v(15) " "Inferred latch for \"tmp\[13\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] alu.v(15) " "Inferred latch for \"tmp\[14\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] alu.v(15) " "Inferred latch for \"tmp\[15\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] alu.v(15) " "Inferred latch for \"tmp\[16\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] alu.v(15) " "Inferred latch for \"tmp\[17\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] alu.v(15) " "Inferred latch for \"tmp\[18\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] alu.v(15) " "Inferred latch for \"tmp\[19\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] alu.v(15) " "Inferred latch for \"tmp\[20\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017530 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] alu.v(15) " "Inferred latch for \"tmp\[21\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] alu.v(15) " "Inferred latch for \"tmp\[22\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] alu.v(15) " "Inferred latch for \"tmp\[23\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] alu.v(15) " "Inferred latch for \"tmp\[24\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] alu.v(15) " "Inferred latch for \"tmp\[25\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] alu.v(15) " "Inferred latch for \"tmp\[26\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] alu.v(15) " "Inferred latch for \"tmp\[27\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] alu.v(15) " "Inferred latch for \"tmp\[28\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] alu.v(15) " "Inferred latch for \"tmp\[29\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] alu.v(15) " "Inferred latch for \"tmp\[30\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] alu.v(15) " "Inferred latch for \"tmp\[31\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] alu.v(15) " "Inferred latch for \"tmp\[32\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] alu.v(15) " "Inferred latch for \"tmp\[33\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] alu.v(15) " "Inferred latch for \"tmp\[34\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] alu.v(15) " "Inferred latch for \"tmp\[35\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] alu.v(15) " "Inferred latch for \"tmp\[36\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] alu.v(15) " "Inferred latch for \"tmp\[37\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] alu.v(15) " "Inferred latch for \"tmp\[38\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] alu.v(15) " "Inferred latch for \"tmp\[39\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] alu.v(15) " "Inferred latch for \"tmp\[40\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] alu.v(15) " "Inferred latch for \"tmp\[41\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017531 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[42\] alu.v(15) " "Inferred latch for \"tmp\[42\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[43\] alu.v(15) " "Inferred latch for \"tmp\[43\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[44\] alu.v(15) " "Inferred latch for \"tmp\[44\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[45\] alu.v(15) " "Inferred latch for \"tmp\[45\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[46\] alu.v(15) " "Inferred latch for \"tmp\[46\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[47\] alu.v(15) " "Inferred latch for \"tmp\[47\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[48\] alu.v(15) " "Inferred latch for \"tmp\[48\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[49\] alu.v(15) " "Inferred latch for \"tmp\[49\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[50\] alu.v(15) " "Inferred latch for \"tmp\[50\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[51\] alu.v(15) " "Inferred latch for \"tmp\[51\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[52\] alu.v(15) " "Inferred latch for \"tmp\[52\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[53\] alu.v(15) " "Inferred latch for \"tmp\[53\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[54\] alu.v(15) " "Inferred latch for \"tmp\[54\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[55\] alu.v(15) " "Inferred latch for \"tmp\[55\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[56\] alu.v(15) " "Inferred latch for \"tmp\[56\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[57\] alu.v(15) " "Inferred latch for \"tmp\[57\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[58\] alu.v(15) " "Inferred latch for \"tmp\[58\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[59\] alu.v(15) " "Inferred latch for \"tmp\[59\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[60\] alu.v(15) " "Inferred latch for \"tmp\[60\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017532 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[61\] alu.v(15) " "Inferred latch for \"tmp\[61\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017533 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[62\] alu.v(15) " "Inferred latch for \"tmp\[62\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017533 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[63\] alu.v(15) " "Inferred latch for \"tmp\[63\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017533 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.v(15) " "Inferred latch for \"overflow\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017533 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage ace:inst\|cpu:cpu\|mem_stage:mem_stage " "Elaborating entity \"mem_stage\" for hierarchy \"ace:inst\|cpu:cpu\|mem_stage:mem_stage\"" {  } { { "../src/cpu.v" "mem_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_req_next mem_stage.v(48) " "Verilog HDL or VHDL warning at mem_stage.v(48): object \"mem_write_req_next\" assigned a value but never read" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_req_next mem_stage.v(51) " "Verilog HDL or VHDL warning at mem_stage.v(51): object \"mem_read_req_next\" assigned a value but never read" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_addr_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_read_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_addr_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_data_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017538 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017539 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017540 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017541 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017542 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017543 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage ace:inst\|cpu:cpu\|wb_stage:wb_stage " "Elaborating entity \"wb_stage\" for hierarchy \"ace:inst\|cpu:cpu\|wb_stage:wb_stage\"" {  } { { "../src/cpu.v" "wb_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments_converter ace:inst\|cpu:cpu\|segments_converter:seg0 " "Elaborating entity \"segments_converter\" for hierarchy \"ace:inst\|cpu:cpu\|segments_converter:seg0\"" {  } { { "../src/cpu.v" "seg0" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ctrl ace:inst\|io_ctrl:io_ctrl " "Elaborating entity \"io_ctrl\" for hierarchy \"ace:inst\|io_ctrl:io_ctrl\"" {  } { { "../src/ace.v" "io_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921017553 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(129) " "Verilog HDL Case Statement warning at io_ctrl.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1465921017557 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(158) " "Verilog HDL Case Statement warning at io_ctrl.v(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1465921017557 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017557 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledg_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledg_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017557 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"wr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "real_addr io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"real_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr_buffer io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"memwr_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[0\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[1\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[2\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[3\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[4\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[5\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[6\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[7\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[8\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[9\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[10\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[11\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[12\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[13\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017558 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[14\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[15\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[0\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[1\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[2\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[3\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[4\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[5\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[6\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[7\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[8\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[9\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[10\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[11\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[12\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[13\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[14\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[15\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[16\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[17\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017559 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[18\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[19\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] io_ctrl.v(114) " "Inferred latch for \"word\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] io_ctrl.v(114) " "Inferred latch for \"word\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] io_ctrl.v(114) " "Inferred latch for \"word\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] io_ctrl.v(114) " "Inferred latch for \"word\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] io_ctrl.v(114) " "Inferred latch for \"word\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] io_ctrl.v(114) " "Inferred latch for \"word\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] io_ctrl.v(114) " "Inferred latch for \"word\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] io_ctrl.v(114) " "Inferred latch for \"word\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] io_ctrl.v(114) " "Inferred latch for \"word\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] io_ctrl.v(114) " "Inferred latch for \"word\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] io_ctrl.v(114) " "Inferred latch for \"word\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] io_ctrl.v(114) " "Inferred latch for \"word\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] io_ctrl.v(114) " "Inferred latch for \"word\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] io_ctrl.v(114) " "Inferred latch for \"word\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] io_ctrl.v(114) " "Inferred latch for \"word\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] io_ctrl.v(114) " "Inferred latch for \"word\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] io_ctrl.v(114) " "Inferred latch for \"word\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017560 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] io_ctrl.v(114) " "Inferred latch for \"word\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] io_ctrl.v(114) " "Inferred latch for \"word\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] io_ctrl.v(114) " "Inferred latch for \"word\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] io_ctrl.v(114) " "Inferred latch for \"word\[20\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] io_ctrl.v(114) " "Inferred latch for \"word\[21\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] io_ctrl.v(114) " "Inferred latch for \"word\[22\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] io_ctrl.v(114) " "Inferred latch for \"word\[23\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] io_ctrl.v(114) " "Inferred latch for \"word\[24\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] io_ctrl.v(114) " "Inferred latch for \"word\[25\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] io_ctrl.v(114) " "Inferred latch for \"word\[26\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] io_ctrl.v(114) " "Inferred latch for \"word\[27\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] io_ctrl.v(114) " "Inferred latch for \"word\[28\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] io_ctrl.v(114) " "Inferred latch for \"word\[29\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] io_ctrl.v(114) " "Inferred latch for \"word\[30\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] io_ctrl.v(114) " "Inferred latch for \"word\[31\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017561 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017562 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[18\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[19\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017563 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465921017564 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[1\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[1\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[2\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[2\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[3\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[3\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[4\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[4\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[5\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[5\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[6\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[6\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[7\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[7\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[8\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[8\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[9\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[9\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[10\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[10\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[11\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[11\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[12\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[12\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[13\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[13\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[14\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[14\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[15\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[15\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[16\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[16\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[17\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[17\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[18\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[18\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[19\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[19\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[20\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[20\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[21\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[21\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[22\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[22\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[23\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[23\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[24\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[24\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[25\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[25\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[26\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[26\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[27\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[27\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[28\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[28\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[29\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[29\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[30\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[30\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[31\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[31\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[0\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[0\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921017944 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465921018200 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1465921018200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[31\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[31\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[30\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[30\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[29\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[29\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[28\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[28\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[27\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[27\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[26\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[26\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[25\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[25\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[24\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[24\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[23\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[23\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[22\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[22\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[21\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[21\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[20\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[20\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[19\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[19\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[18\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[18\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[17\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[17\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[16\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[16\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[15\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[15\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[14\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[14\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[13\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[13\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[12\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[12\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[11\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[11\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[10\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[10\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[9\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[9\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[8\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[8\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[7\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[7\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[6\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[6\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[5\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[5\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[4\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[4\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[3\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[3\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[2\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[2\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[1\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[1\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[0\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[0\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465921019903 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0\"" {  } { { "../src/alu.v" "Div0" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921020352 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0\"" {  } { { "../src/alu.v" "Mult0" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921020352 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465921020352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\"" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921020403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020403 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465921020403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921020449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921020449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921020453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921020453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921020527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921020527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921020597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921020597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921020641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921020641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\"" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921020658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921020659 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465921020659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465921020705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465921020705 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/adrian/Documentos/Altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 83 0 0 } } { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 310 0 0 } } { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921020927 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/adrian/Documentos/Altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 83 0 0 } } { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 310 0 0 } } { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921020927 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1465921020927 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1465921020927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465921021515 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1465921021575 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1465921021575 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Duplicate LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread\" merged with LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg\"" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465921021629 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1465921021629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021631 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021631 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021631 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021631 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021631 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021632 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021633 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\]" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021634 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021634 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021634 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021634 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021634 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021634 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021635 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021636 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021637 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021638 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021639 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021640 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021641 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021641 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021641 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021641 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021641 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021641 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021642 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021643 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021644 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021644 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021644 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021644 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021644 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021644 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[21\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021645 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[22\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021645 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[23\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021645 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[24\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021645 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[25\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021645 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[20\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021646 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021647 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[27\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[28\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[29\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021648 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[30\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021649 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[31\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021649 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[26\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465921021649 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465921021649 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1465921021677 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1465921021677 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921024211 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1465921024211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n VCC " "Pin \"sram_we_n\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 280 752 928 296 "sram_we_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 312 752 928 328 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 328 752 928 344 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 344 752 928 360 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[14\] VCC " "Pin \"ledr\[14\]\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[12\] VCC " "Pin \"ledr\[12\]\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465921024212 "|ace-top|ledr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465921024212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465921024525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 " "131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465921028743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465921028890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465921029263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465921029263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5805 " "Implemented 5805 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465921029690 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465921029690 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1465921029690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5652 " "Implemented 5652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465921029690 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1465921029690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465921029690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 430 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 430 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465921029723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 18:17:09 2016 " "Processing ended: Tue Jun 14 18:17:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465921029723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465921029723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465921029723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465921029723 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465413599817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465413599819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  8 21:19:59 2016 " "Processing started: Wed Jun  8 21:19:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465413599819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465413599819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465413599819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465413600002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/cabul/Documents/miri/pd/ace/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465413600079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465413600087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465413600092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/cabul/Documents/miri/pd/ace/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413600101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413600101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(70) " "Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413600101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(80) " "Verilog HDL Implicit Net warning at cpu.v(80): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413600101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_reg_write_out cpu.v(208) " "Verilog HDL Implicit Net warning at cpu.v(208): created implicit net for \"id_stage_reg_write_out\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413600101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465413600164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600170 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600172 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600177 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 cpu.v(11) " "Output port \"hex0\" at cpu.v(11) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 cpu.v(12) " "Output port \"hex1\" at cpu.v(12) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 cpu.v(13) " "Output port \"hex2\" at cpu.v(13) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 cpu.v(14) " "Output port \"hex3\" at cpu.v(14) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 cpu.v(15) " "Output port \"hex4\" at cpu.v(15) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 cpu.v(16) " "Output port \"hex5\" at cpu.v(16) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 cpu.v(17) " "Output port \"hex6\" at cpu.v(17) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 cpu.v(19) " "Output port \"hex7\" at cpu.v(19) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465413600181 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl " "Elaborating entity \"flow_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\"" {  } { { "../src/cpu.v" "flow_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctrl ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl " "Elaborating entity \"forward_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl\"" {  } { { "../src/cpu.v" "forward_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_ctrl ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl " "Elaborating entity \"hazard_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl\"" {  } { { "../src/cpu.v" "hazard_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600188 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600191 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600192 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600193 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600194 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600195 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600196 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage ace:inst\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(36) " "Verilog HDL assignment warning at if_stage.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(63) " "Verilog HDL assignment warning at if_stage.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(68) " "Verilog HDL assignment warning at if_stage.v(68): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(78) " "Verilog HDL assignment warning at if_stage.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(82) " "Verilog HDL assignment warning at if_stage.v(82): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_next if_stage.v(63) " "Verilog HDL Always Construct warning at if_stage.v(63): inferring latch(es) for variable \"instruction_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_next_next if_stage.v(63) " "Verilog HDL Always Construct warning at if_stage.v(63): inferring latch(es) for variable \"pc_next_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_interm if_stage.v(63) " "Verilog HDL Always Construct warning at if_stage.v(63): inferring latch(es) for variable \"pc_interm\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[0\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[0\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[1\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[1\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[2\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[2\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[3\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[3\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[4\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[4\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[5\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[5\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[6\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[6\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[7\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[7\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600200 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[8\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[8\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[9\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[9\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[10\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[10\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[11\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[11\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[12\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[12\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[13\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[13\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[14\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[14\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[15\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[15\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[16\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[16\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[17\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[17\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[18\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[18\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[19\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[19\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[20\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[20\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[21\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[21\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[22\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[22\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[23\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[23\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[24\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[24\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[25\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[25\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[26\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[26\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[27\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[27\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[28\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[28\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[29\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[29\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[30\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[30\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[31\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[31\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[0\] if_stage.v(63) " "Inferred latch for \"instruction_next\[0\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[1\] if_stage.v(63) " "Inferred latch for \"instruction_next\[1\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600201 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[2\] if_stage.v(63) " "Inferred latch for \"instruction_next\[2\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[3\] if_stage.v(63) " "Inferred latch for \"instruction_next\[3\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[4\] if_stage.v(63) " "Inferred latch for \"instruction_next\[4\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[5\] if_stage.v(63) " "Inferred latch for \"instruction_next\[5\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[6\] if_stage.v(63) " "Inferred latch for \"instruction_next\[6\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[7\] if_stage.v(63) " "Inferred latch for \"instruction_next\[7\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[8\] if_stage.v(63) " "Inferred latch for \"instruction_next\[8\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[9\] if_stage.v(63) " "Inferred latch for \"instruction_next\[9\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[10\] if_stage.v(63) " "Inferred latch for \"instruction_next\[10\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[11\] if_stage.v(63) " "Inferred latch for \"instruction_next\[11\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[12\] if_stage.v(63) " "Inferred latch for \"instruction_next\[12\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[13\] if_stage.v(63) " "Inferred latch for \"instruction_next\[13\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[14\] if_stage.v(63) " "Inferred latch for \"instruction_next\[14\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[15\] if_stage.v(63) " "Inferred latch for \"instruction_next\[15\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[16\] if_stage.v(63) " "Inferred latch for \"instruction_next\[16\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[17\] if_stage.v(63) " "Inferred latch for \"instruction_next\[17\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[18\] if_stage.v(63) " "Inferred latch for \"instruction_next\[18\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[19\] if_stage.v(63) " "Inferred latch for \"instruction_next\[19\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[20\] if_stage.v(63) " "Inferred latch for \"instruction_next\[20\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[21\] if_stage.v(63) " "Inferred latch for \"instruction_next\[21\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[22\] if_stage.v(63) " "Inferred latch for \"instruction_next\[22\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[23\] if_stage.v(63) " "Inferred latch for \"instruction_next\[23\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[24\] if_stage.v(63) " "Inferred latch for \"instruction_next\[24\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[25\] if_stage.v(63) " "Inferred latch for \"instruction_next\[25\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[26\] if_stage.v(63) " "Inferred latch for \"instruction_next\[26\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[27\] if_stage.v(63) " "Inferred latch for \"instruction_next\[27\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[28\] if_stage.v(63) " "Inferred latch for \"instruction_next\[28\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600202 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[29\] if_stage.v(63) " "Inferred latch for \"instruction_next\[29\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600203 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[30\] if_stage.v(63) " "Inferred latch for \"instruction_next\[30\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600203 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[31\] if_stage.v(63) " "Inferred latch for \"instruction_next\[31\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600203 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage ace:inst\|cpu:cpu\|id_stage:id_stage " "Elaborating entity \"id_stage\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\"" {  } { { "../src/cpu.v" "id_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control " "Elaborating entity \"control\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\"" {  } { { "../src/id_stage.v" "control" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600244 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(27) " "Verilog HDL Case Statement warning at control.v(27): incomplete case statement has no default case item" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memread\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "membyte control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"membyte\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isbranch control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isbranch\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_s control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_t control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isjump control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isjump\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"jumpdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "islink control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"islink\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ri control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ri\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600245 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_sys control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_sys\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cowrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"cowrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ret control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ret\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ret control.v(27) " "Inferred latch for \"exc_ret\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cowrite control.v(27) " "Inferred latch for \"cowrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_sys control.v(27) " "Inferred latch for \"exc_sys\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ri control.v(27) " "Inferred latch for \"exc_ri\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "islink control.v(27) " "Inferred latch for \"islink\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpdst control.v(27) " "Inferred latch for \"jumpdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isjump control.v(27) " "Inferred latch for \"isjump\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop control.v(27) " "Inferred latch for \"aluop\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_t control.v(27) " "Inferred latch for \"alu_t\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_s control.v(27) " "Inferred latch for \"alu_s\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst control.v(27) " "Inferred latch for \"regdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isbranch control.v(27) " "Inferred latch for \"isbranch\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membyte control.v(27) " "Inferred latch for \"membyte\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite control.v(27) " "Inferred latch for \"memwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread control.v(27) " "Inferred latch for \"memread\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg control.v(27) " "Inferred latch for \"memtoreg\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(27) " "Inferred latch for \"regwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600246 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile\"" {  } { { "../src/id_stage.v" "regfile" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage ace:inst\|cpu:cpu\|ex_stage:ex_stage " "Elaborating entity \"ex_stage\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\"" {  } { { "../src/cpu.v" "ex_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol " "Elaborating entity \"alucontrol\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\"" {  } { { "../src/ex_stage.v" "alucontrol" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600264 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(12) " "Verilog HDL Case Statement warning at alucontrol.v(12): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(32) " "Verilog HDL Case Statement warning at alucontrol.v(32): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_out alucontrol.v(11) " "Verilog HDL Always Construct warning at alucontrol.v(11): inferring latch(es) for variable \"aluop_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[0\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[0\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[1\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[1\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[2\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[2\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[3\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[3\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[4\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[4\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600265 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\"" {  } { { "../src/ex_stage.v" "alu" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600266 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600268 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600268 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] alu.v(15) " "Inferred latch for \"tmp\[0\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600268 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] alu.v(15) " "Inferred latch for \"tmp\[1\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] alu.v(15) " "Inferred latch for \"tmp\[2\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] alu.v(15) " "Inferred latch for \"tmp\[3\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] alu.v(15) " "Inferred latch for \"tmp\[4\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] alu.v(15) " "Inferred latch for \"tmp\[5\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] alu.v(15) " "Inferred latch for \"tmp\[6\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] alu.v(15) " "Inferred latch for \"tmp\[7\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] alu.v(15) " "Inferred latch for \"tmp\[8\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] alu.v(15) " "Inferred latch for \"tmp\[9\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] alu.v(15) " "Inferred latch for \"tmp\[10\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] alu.v(15) " "Inferred latch for \"tmp\[11\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] alu.v(15) " "Inferred latch for \"tmp\[12\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] alu.v(15) " "Inferred latch for \"tmp\[13\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] alu.v(15) " "Inferred latch for \"tmp\[14\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] alu.v(15) " "Inferred latch for \"tmp\[15\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] alu.v(15) " "Inferred latch for \"tmp\[16\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] alu.v(15) " "Inferred latch for \"tmp\[17\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] alu.v(15) " "Inferred latch for \"tmp\[18\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] alu.v(15) " "Inferred latch for \"tmp\[19\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] alu.v(15) " "Inferred latch for \"tmp\[20\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] alu.v(15) " "Inferred latch for \"tmp\[21\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] alu.v(15) " "Inferred latch for \"tmp\[22\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] alu.v(15) " "Inferred latch for \"tmp\[23\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] alu.v(15) " "Inferred latch for \"tmp\[24\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] alu.v(15) " "Inferred latch for \"tmp\[25\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] alu.v(15) " "Inferred latch for \"tmp\[26\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] alu.v(15) " "Inferred latch for \"tmp\[27\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600269 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] alu.v(15) " "Inferred latch for \"tmp\[28\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] alu.v(15) " "Inferred latch for \"tmp\[29\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] alu.v(15) " "Inferred latch for \"tmp\[30\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] alu.v(15) " "Inferred latch for \"tmp\[31\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] alu.v(15) " "Inferred latch for \"tmp\[32\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] alu.v(15) " "Inferred latch for \"tmp\[33\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] alu.v(15) " "Inferred latch for \"tmp\[34\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] alu.v(15) " "Inferred latch for \"tmp\[35\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] alu.v(15) " "Inferred latch for \"tmp\[36\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] alu.v(15) " "Inferred latch for \"tmp\[37\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] alu.v(15) " "Inferred latch for \"tmp\[38\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] alu.v(15) " "Inferred latch for \"tmp\[39\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] alu.v(15) " "Inferred latch for \"tmp\[40\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] alu.v(15) " "Inferred latch for \"tmp\[41\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[42\] alu.v(15) " "Inferred latch for \"tmp\[42\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[43\] alu.v(15) " "Inferred latch for \"tmp\[43\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[44\] alu.v(15) " "Inferred latch for \"tmp\[44\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[45\] alu.v(15) " "Inferred latch for \"tmp\[45\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[46\] alu.v(15) " "Inferred latch for \"tmp\[46\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[47\] alu.v(15) " "Inferred latch for \"tmp\[47\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[48\] alu.v(15) " "Inferred latch for \"tmp\[48\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[49\] alu.v(15) " "Inferred latch for \"tmp\[49\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[50\] alu.v(15) " "Inferred latch for \"tmp\[50\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[51\] alu.v(15) " "Inferred latch for \"tmp\[51\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[52\] alu.v(15) " "Inferred latch for \"tmp\[52\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[53\] alu.v(15) " "Inferred latch for \"tmp\[53\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[54\] alu.v(15) " "Inferred latch for \"tmp\[54\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[55\] alu.v(15) " "Inferred latch for \"tmp\[55\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600270 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[56\] alu.v(15) " "Inferred latch for \"tmp\[56\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[57\] alu.v(15) " "Inferred latch for \"tmp\[57\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[58\] alu.v(15) " "Inferred latch for \"tmp\[58\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[59\] alu.v(15) " "Inferred latch for \"tmp\[59\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[60\] alu.v(15) " "Inferred latch for \"tmp\[60\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[61\] alu.v(15) " "Inferred latch for \"tmp\[61\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[62\] alu.v(15) " "Inferred latch for \"tmp\[62\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[63\] alu.v(15) " "Inferred latch for \"tmp\[63\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.v(15) " "Inferred latch for \"overflow\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600271 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage ace:inst\|cpu:cpu\|mem_stage:mem_stage " "Elaborating entity \"mem_stage\" for hierarchy \"ace:inst\|cpu:cpu\|mem_stage:mem_stage\"" {  } { { "../src/cpu.v" "mem_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600272 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_req_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_read_req_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_addr_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_read_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_req_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_req_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_addr_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_data_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600276 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600277 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600278 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_req_next mem_stage.v(108) " "Inferred latch for \"mem_write_req_next\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600279 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_req_next mem_stage.v(108) " "Inferred latch for \"mem_read_req_next\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600280 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage ace:inst\|cpu:cpu\|wb_stage:wb_stage " "Elaborating entity \"wb_stage\" for hierarchy \"ace:inst\|cpu:cpu\|wb_stage:wb_stage\"" {  } { { "../src/cpu.v" "wb_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ctrl ace:inst\|io_ctrl:io_ctrl " "Elaborating entity \"io_ctrl\" for hierarchy \"ace:inst\|io_ctrl:io_ctrl\"" {  } { { "../src/ace.v" "io_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413600284 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(129) " "Verilog HDL Case Statement warning at io_ctrl.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(158) " "Verilog HDL Case Statement warning at io_ctrl.v(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledg_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledg_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"wr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "real_addr io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"real_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr_buffer io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"memwr_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[0\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[1\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[2\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600288 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[3\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[4\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[5\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[6\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[7\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[8\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[9\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[10\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[11\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[12\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[13\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[14\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[15\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[0\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[1\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[2\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[3\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[4\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[5\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[6\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[7\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[8\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[9\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600289 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[10\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[11\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[12\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[13\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[14\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[15\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[16\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[17\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[18\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[19\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] io_ctrl.v(114) " "Inferred latch for \"word\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] io_ctrl.v(114) " "Inferred latch for \"word\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] io_ctrl.v(114) " "Inferred latch for \"word\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] io_ctrl.v(114) " "Inferred latch for \"word\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] io_ctrl.v(114) " "Inferred latch for \"word\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] io_ctrl.v(114) " "Inferred latch for \"word\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] io_ctrl.v(114) " "Inferred latch for \"word\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] io_ctrl.v(114) " "Inferred latch for \"word\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] io_ctrl.v(114) " "Inferred latch for \"word\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] io_ctrl.v(114) " "Inferred latch for \"word\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] io_ctrl.v(114) " "Inferred latch for \"word\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] io_ctrl.v(114) " "Inferred latch for \"word\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] io_ctrl.v(114) " "Inferred latch for \"word\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600290 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] io_ctrl.v(114) " "Inferred latch for \"word\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] io_ctrl.v(114) " "Inferred latch for \"word\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] io_ctrl.v(114) " "Inferred latch for \"word\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] io_ctrl.v(114) " "Inferred latch for \"word\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] io_ctrl.v(114) " "Inferred latch for \"word\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] io_ctrl.v(114) " "Inferred latch for \"word\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] io_ctrl.v(114) " "Inferred latch for \"word\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] io_ctrl.v(114) " "Inferred latch for \"word\[20\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] io_ctrl.v(114) " "Inferred latch for \"word\[21\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] io_ctrl.v(114) " "Inferred latch for \"word\[22\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] io_ctrl.v(114) " "Inferred latch for \"word\[23\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] io_ctrl.v(114) " "Inferred latch for \"word\[24\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] io_ctrl.v(114) " "Inferred latch for \"word\[25\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] io_ctrl.v(114) " "Inferred latch for \"word\[26\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] io_ctrl.v(114) " "Inferred latch for \"word\[27\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] io_ctrl.v(114) " "Inferred latch for \"word\[28\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] io_ctrl.v(114) " "Inferred latch for \"word\[29\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] io_ctrl.v(114) " "Inferred latch for \"word\[30\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] io_ctrl.v(114) " "Inferred latch for \"word\[31\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600291 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600292 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[18\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[19\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600293 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465413600294 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465413600827 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1465413600827 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0\"" {  } { { "../src/alu.v" "Div0" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413603186 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0\"" {  } { { "../src/alu.v" "Mult0" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413603186 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465413603186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\"" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413603243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603244 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465413603244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413603286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413603286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413603291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413603291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413603354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413603354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413603415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413603415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413603452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413603452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\"" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413603471 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465413603471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465413603512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465413603512 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/cabul/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 83 0 0 } } { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 282 0 0 } } { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 76 0 0 } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413603706 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/cabul/Documents/miri/pd/ace/project/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/cabul/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 83 0 0 } } { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 282 0 0 } } { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 76 0 0 } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413603706 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1465413603706 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1465413603706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465413604324 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1465413604382 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1465413604382 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Duplicate LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread\" merged with LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg\"" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465413604496 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1465413604496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604499 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604499 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604499 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604499 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604499 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604499 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604500 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[0\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604501 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604502 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[31\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[30\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[29\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[28\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[27\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[26\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[25\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[24\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[23\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604503 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[22\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[21\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[20\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req_next " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_req_next " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_req_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[19\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[18\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[17\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604504 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[16\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[15\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[14\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[13\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[12\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[11\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[10\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[9\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[8\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[7\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604505 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[6\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[5\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[4\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[3\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[2\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[1\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[0\] " "Latch ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_req" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]~15 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]~14 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]~13 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604506 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]~12 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]~11 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]~10 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]~9 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]~8 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]~7 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]~6 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]~5 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]~4 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]~3 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604507 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]~2 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]~1 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]~0 " "Latch ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|select " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|select" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[31\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[31\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[30\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[30\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[29\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604508 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[29\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[28\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[28\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[27\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[27\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[26\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604509 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[26\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[25\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[25\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[24\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[24\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[23\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604510 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[23\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[22\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[22\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[21\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[21\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[20\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[20\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604511 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\]" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604512 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604513 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604514 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604515 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[17\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[19\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[19\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604516 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[18\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[18\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[17\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[17\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[16\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[16\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[15\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604517 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[15\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[14\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[14\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[13\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[13\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[12\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604518 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[12\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[11\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[11\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[10\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[10\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[9\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[9\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604519 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[8\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[8\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[7\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[7\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[6\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[6\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[5\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604520 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[5\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[4\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[4\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[3\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[3\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[2\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604521 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[2\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[1\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[1\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[0\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[0\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_read_addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_read" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[16\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[15\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[14\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604522 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[13\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[12\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[11\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[10\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[9\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[8\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[7\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[6\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[5\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[4\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604523 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[3\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[2\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[1\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[0\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604524 ""}  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[31\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[30\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[29\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[28\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[27\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[26\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[25\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[24\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604525 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[23\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[22\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[21\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[20\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[19\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[18\] " "Latch ace:inst\|cpu:cpu\|mem_stage:mem_stage\|mem_write_data_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|mem_stage:mem_stage\|state.state_write" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604526 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604527 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[20\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[21\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604528 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[22\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[23\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[24\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[25\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[26\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[27\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[28\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[29\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[30\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[31\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604529 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|ledg_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|ledg_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[31\]" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465413604530 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465413604530 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 30 -1 0 } } { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 31 -1 0 } } { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1465413604564 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1465413604564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 312 752 928 328 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 328 752 928 344 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 344 752 928 360 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] GND " "Pin \"hex5\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] GND " "Pin \"hex6\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] GND " "Pin \"hex7\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465413607379 "|ace-top|ledg[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465413607379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465413607730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465413615944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465413616097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465413616458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465413616458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6459 " "Implemented 6459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465413616897 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465413616897 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1465413616897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6306 " "Implemented 6306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465413616897 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1465413616897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465413616897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 754 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 754 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465413616929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  8 21:20:16 2016 " "Processing ended: Wed Jun  8 21:20:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465413616929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465413616929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465413616929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465413616929 ""}
>>>>>>> 598d6088567b12bc5a5ca2eed5e569515e83a825
