#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec  2 22:39:57 2018
# Process ID: 5408
# Current directory: D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/123NCKU/FPGA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Arithmetic_0_0/design_1_Arithmetic_0_0.dcp' for cell 'design_1_i/Arithmetic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/design_1_PWM_ctrl_0_0.dcp' for cell 'design_1_i/PWM_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_ParityGenerator_0_0/design_1_ParityGenerator_0_0.dcp' for cell 'design_1_i/ParityGenerator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/design_1_Sorting_0_0.dcp' for cell 'design_1_i/Sorting_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_djb2_0_0/design_1_djb2_0_0.dcp' for cell 'design_1_i/djb2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/src/Sorting_ooc.xdc] for cell 'design_1_i/Sorting_0/inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/src/Sorting_ooc.xdc] for cell 'design_1_i/Sorting_0/inst'
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc] for cell 'design_1_i/PWM_ctrl_0/inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_PWM_ctrl_0_0/src/PWM_ctrl_ooc.xdc] for cell 'design_1_i/PWM_ctrl_0/inst'
Parsing XDC File [D:/123NCKU/FPGA/Lab5_HW/Lab5_HW.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/123NCKU/FPGA/Lab5_HW/Lab5_HW.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 693.852 ; gain = 382.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 699.957 ; gain = 6.105
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1440fb52e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13b20a63b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20adbd7d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 247 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20adbd7d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 20adbd7d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20adbd7d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1261.059 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20adbd7d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1261.059 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21cc3cda4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.059 ; gain = 567.207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1261.059 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ba4960db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1261.059 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c8a3e31a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e10795dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e10795dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.059 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e10795dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 224612d18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224612d18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 147d8872d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16c0882fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16c0882fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16c0882fa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 107229d05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: b6284698

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1543680cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1543680cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 209d60bdc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1261.059 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 209d60bdc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1261.059 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25696005e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25696005e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1296.145 ; gain = 35.086
INFO: [Place 30-746] Post Placement Timing Summary WNS=-33.089. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f32bcee2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086
Phase 4.1 Post Commit Optimization | Checksum: 1f32bcee2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f32bcee2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f32bcee2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f285e6fd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f285e6fd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086
Ending Placer Task | Checksum: 1205a5893

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1296.145 ; gain = 35.086
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1296.145 ; gain = 35.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1303.719 ; gain = 7.574
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1303.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1303.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1303.719 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 54d074fe ConstDB: 0 ShapeSum: cb89e395 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d7738be7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.293 ; gain = 104.574
Post Restoration Checksum: NetGraph: 94dc2e6e NumContArr: 42975d79 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d7738be7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.293 ; gain = 104.574

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d7738be7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1414.926 ; gain = 111.207

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d7738be7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1414.926 ; gain = 111.207
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 97b2b784

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1439.223 ; gain = 135.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.315| TNS=-7307.855| WHS=-0.379 | THS=-32.217|

Phase 2 Router Initialization | Checksum: cd487790

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1439.223 ; gain = 135.504

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11665e65a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1439.223 ; gain = 135.504

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4483
 Number of Nodes with overlaps = 1921
 Number of Nodes with overlaps = 935
 Number of Nodes with overlaps = 412
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.451| TNS=-10416.146| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12b452c63

Time (s): cpu = 00:01:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1439.223 ; gain = 135.504

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1612
 Number of Nodes with overlaps = 1494
 Number of Nodes with overlaps = 1081
 Number of Nodes with overlaps = 657
 Number of Nodes with overlaps = 398
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-47.071| TNS=-10544.593| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10063b3ce

Time (s): cpu = 00:02:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1439.223 ; gain = 135.504
Phase 4 Rip-up And Reroute | Checksum: 10063b3ce

Time (s): cpu = 00:02:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1439.223 ; gain = 135.504

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13dab5e9c

Time (s): cpu = 00:02:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1439.223 ; gain = 135.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.451| TNS=-10364.878| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17c8e6f01

Time (s): cpu = 00:02:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c8e6f01

Time (s): cpu = 00:02:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008
Phase 5 Delay and Skew Optimization | Checksum: 17c8e6f01

Time (s): cpu = 00:02:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20abd7b32

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.231| TNS=-10248.325| WHS=0.000  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8152be7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.231| TNS=-10248.325| WHS=0.000  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1ca4292d5

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
	design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D

Phase 6 Post Hold Fix | Checksum: 211722778

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.26535 %
  Global Horizontal Routing Utilization  = 2.5857 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y66 -> INT_R_X39Y66
   INT_R_X39Y63 -> INT_R_X39Y63
   INT_L_X28Y54 -> INT_L_X28Y54
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y54 -> INT_L_X30Y54
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1fc2ad1b7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc2ad1b7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2332af3f4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1445.727 ; gain = 142.008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-46.231| TNS=-10248.325| WHS=0.000  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2332af3f4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1445.727 ; gain = 142.008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1445.727 ; gain = 142.008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1445.727 ; gain = 142.008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.746 . Memory (MB): peak = 1445.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1449.934 ; gain = 4.207
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec  2 22:43:30 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1923.844 ; gain = 447.516
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 22:43:30 2018...
