Kostas Siozios , Dimitrios Soudris, An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2009
Muhammad Shafique , Lars Bauer , Jörg Henkel, REMiS: run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California
Harry Sidiropoulos , Kostas Siozios , Dimitrios Soudris, On supporting rapid exploration of memory hierarchies onto FPGAs, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.2, p.78-90, February, 2013
Julien Lamoureux , Steven J. E. Wilton, FPGA clock network architecture: flexibility vs. area and power, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA
Axel Reimer , Arne Schulz , Wolfgang Nebel, Modelling macromodules for high-level dynamic power estimation of FPGA-based digital designs, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
Hiroshi Shinohara , Hideaki Monji , Masahiro Iida , Toshinori Sueyoshi, A Novel Technique to Design Energy-Efficient Contexts for Reconfigurable Logic Devices, IEICE - Transactions on Information and Systems, v.E90-D n.12, p.1986-1989, December 2007
Abdullah Nazma Nowroz , Sherief Reda, Thermal and power characterization of field-programmable gate arrays, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA
Hossein Mehri , Bijan Alizadeh, Analytical performance model for FPGA-based reconfigurable computing, Microprocessors & Microsystems, v.39 n.8, p.796-806, November 2015
Jingzhao Ou , Viktor K. Prasanna, Rapid energy estimation for hardware-software codesign using FPGAs, EURASIP Journal on Embedded Systems, v.2006 n.1, p.17-17, January 2006
Ce Li , Yiping Dong , Takahiro Watanabe, New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Wei Ting Loke , Yajun Ha, Power-aware FPGA technology mapping for programmable-VT architectures (abstract only), Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA
Julien Lamoureux , Guy G. Lemieux , Steven J. E. Wilton, GlitchLess: an active glitch minimization technique for FPGAs, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA
Joydip Das , Steven J.E. Wilton, An analytical model relating FPGA architecture parameters to routability, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA
Scott Y. L. Chin , Clarence S. P. Lee , Steven J. E. Wilton, On the power dissipation of embedded memory blocks used to implement logic in field-programmable gate arrays, International Journal of Reconfigurable Computing, 2008, p.1-13, January 2008
Wei Ting Loke , Yajun Ha, A routing architecture for FPGAs with Dual-VT switch box and logic clusters, Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications, March 19-23, 2012, Hong Kong, China
André DeHon, Wordwidth, instructions, looping, and virtualization: the role of sharing in absolute energy minimization, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA
Senthilkumar Thoravi Rajavel , Ali Akoglu, MO-pack: many-objective clustering for FPGA CAD, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California
Julien Lamoureux , Steven J. E. Wilton, On the trade-off between power and flexibility of FPGA clock networks, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.3, p.1-33, September 2008
Keheng Huang , Yu Hu , Xiaowei Li , Bo Liu , Hongjin Liu , Jian Gong, Off-path leakage power aware routing for SRAM-based FPGAs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Edin Kadric , David Lakata , André DeHon, Impact of Memory Architecture on FPGA Energy Consumption, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, February 22-24, 2015, Monterey, California, USA
Ruzica Jevtic , Carlos Carreras, A complete dynamic power estimation model for data-paths in FPGA DSP designs, Integration, the VLSI Journal, v.45 n.2, p.172-185, March, 2012
Satish Sivaswamy , Kia Bazargan, Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.1, p.1-35, March 2008
Harry Sidiropoulos , Kostas Siozios , Dimitrios Soudris, A novel 3-D FPGA architecture targeting communication intensive applications, Journal of Systems Architecture: the EUROMICRO Journal, v.60 n.1, p.32-39, January, 2014
Scott Y.L. Chin , Steven J.E. Wilton, Towards scalable FPGA CAD through architecture, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA
Julien Lamoureux , Guy G. F. Lemieux , Steven J. E. Wilton, GlitchLess: dynamic power minimization in FPGAs through edge alignment and glitch filtering, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.11, p.1521-1534, November 2008
Assem A.M. Bsoul , Steven J.E. Wilton, A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA
A. Belghadr , A. Jahanian, Metro-on-FPGA: A feasible solution to improve the congestion and routing resource management in future FPGAs, Integration, the VLSI Journal, v.47 n.1, p.96-104, January, 2014
Jason Luu , Ian Kuon , Peter Jamieson , Ted Campbell , Andy Ye , Wei Mark Fang , Jonathan Rose, VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA
André M. DeHon, Location, location, location: the role of spatial locality in asymptotic energy minimization, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 11-13, 2013, Monterey, California, USA
Casey Reardon , Eric Grobelny , Alan D. George , Gongyu Wang, A Simulation Framework for Rapid Analysis of Reconfigurable Computing Systems, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.3 n.4, p.1-29, November 2010
Yi Zhu , Yuanfang Hu , Michael B. Taylor , Chung-Kuan Cheng, Energy and switch area optimizations for FPGA global routing architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-25, January 2009
Jason Luu , Ian Kuon , Peter Jamieson , Ted Campbell , Andy Ye , Wei Mark Fang , Kenneth Kent , Jonathan Rose, VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.4, p.1-23, December 2011
Kostas Siozios , Dimitrios Soudris , Michael Hübner, A Framework for Supporting Adaptive Fault-Tolerant Solutions, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.5s, November 2014
Ion Bucur , Nicolae Cupcea , Adrian Surpateanu , Costin Stefanescu , Florin Radulescu, Power-aware, depth-optimum and area minimization mapping of K-LUT based FPGA circuits, WSEAS Transactions on Computers, v.8 n.11, p.1812-1824, November 2009
Lakshmi Easwaran , Ali Akoglu, Net-length-based routability-driven power-aware clustering, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.4, p.1-16, December 2011
Jason Luu , Jeffrey Goeders , Michael Wainberg , Andrew Somerville , Thien Yu , Konstantin Nasartschuk , Miad Nasr , Sen Wang , Tim Liu , Nooruddin Ahmed , Kenneth B. Kent , Jason Anderson , Jonathan Rose , Vaughn Betz, VTR 7.0: Next Generation Architecture and CAD System for FPGAs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.7 n.2, p.1-30, June 2014
Rajarshi Mukherjee , Song Liu , Seda Ogrenci Memik , Somsubhra Mondal, A high-level clustering algorithm targeting dual VddFPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.4, p.1-20, September 2008
Jason Meyer , Fatih Kocan, Sharing of SRAM tables among NPN-equivalent LUTs in SRAM-based FPGAs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.2, p.182-195, February 2007
Xiaofang (Maggie) Wang, Energy-Constrained Multiplication of Non-square Matrices on FPGA-Based SIMD-MIMD Hybrid Multi-core Processors, Journal of Signal Processing Systems, v.80 n.2, p.209-224, August    2015
Hadi Parandeh-Afshar , Philip Brisk , Paolo Ienne, An FPGA Logic Cell and Carry Chain Configurable as a 6:2 or 7:2 Compressor, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.3, p.1-42, September 2009
Hadi Parandeh-Afshar , Ajay Kumar Verma , Philip Brisk , Paolo Ienne, Improving FPGA performance for carry-save arithmetic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.578-590, April 2010
Philip Garcia , Katherine Compton , Michael Schulte , Emily Blem , Wenyin Fu, An overview of reconfigurable hardware in embedded systems, EURASIP Journal on Embedded Systems, v.2006 n.1, p.13-13, January 2006
Lech Jówiak , Nadia Nedjah , Miguel Figueroa, Modern development methods and tools for embedded reconfigurable systems: A survey, Integration, the VLSI Journal, v.43 n.1, p.1-33, January, 2010
Sherief Reda , Abdullah N. Nowroz, Power Modeling and Characterization of Computing Devices: A Survey, Foundations and Trends in Electronic Design Automation, v.6 n.2, p.121-216, February 2012
Deming Chen , Jason Cong , Peichen Pan, FPGA Design Automation: A Survey, Foundations and Trends in Electronic Design Automation, v.1 n.3, p.139-169, January 2006
