INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.srcs/sources_1/new/bin2Gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.srcs/sim_1/new/gray2bin_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2bin_test
ERROR: [VRFC 10-2109] no definition for port BinaryIn [C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.srcs/sim_1/new/gray2bin_test.v:3]
ERROR: [VRFC 10-1040] module gray2bin_test ignored due to previous errors [C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.srcs/sim_1/new/gray2bin_test.v:3]
