(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param26 = {((!(((8'hbc) ? (8'hb0) : (8'hab)) ? ((7'h44) ? (8'h9f) : (8'hab)) : (|(8'ha6)))) <<< (8'ha7))}, 
parameter param27 = param26)
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h111):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire4;
  input wire [(5'h10):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire25;
  wire [(5'h14):(1'h0)] wire24;
  wire [(5'h13):(1'h0)] wire23;
  wire signed [(5'h12):(1'h0)] wire22;
  wire [(5'h11):(1'h0)] wire21;
  wire signed [(4'h8):(1'h0)] wire20;
  wire signed [(2'h3):(1'h0)] wire19;
  wire signed [(4'he):(1'h0)] wire18;
  wire signed [(5'h15):(1'h0)] wire6;
  wire [(5'h10):(1'h0)] wire5;
  reg signed [(5'h15):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg [(5'h10):(1'h0)] forvar15 = (1'h0);
  reg [(4'h8):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg11 = (1'h0);
  reg [(2'h3):(1'h0)] reg10 = (1'h0);
  reg [(2'h2):(1'h0)] forvar9 = (1'h0);
  reg [(2'h3):(1'h0)] forvar8 = (1'h0);
  assign y = {wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire6,
                 wire5,
                 reg17,
                 reg16,
                 reg13,
                 reg7,
                 forvar15,
                 reg14,
                 reg12,
                 reg11,
                 reg10,
                 forvar9,
                 forvar8,
                 (1'h0)};
  assign wire5 = (-$unsigned($signed(wire1[(3'h6):(1'h0)])));
  assign wire6 = $signed(wire3);
  always
    @(posedge clk) begin
      reg7 <= {(wire4 ?
              $unsigned(((wire2 < wire2) ~^ $signed(wire0))) : $signed(wire5))};
      for (forvar8 = (1'h0); (forvar8 < (1'h1)); forvar8 = (forvar8 + (1'h1)))
        begin
          for (forvar9 = (1'h0); (forvar9 < (3'h4)); forvar9 = (forvar9 + (1'h1)))
            begin
              reg10 = wire1[(1'h0):(1'h0)];
              reg11 = ($signed($unsigned(forvar9[(1'h1):(1'h1)])) ?
                  ((|({wire4} > (wire5 ?
                      wire4 : forvar8))) <= reg7[(2'h3):(2'h2)]) : (|((~|(wire1 ?
                          forvar9 : forvar9)) ?
                      (8'ha5) : (&wire1[(4'h8):(1'h0)]))));
              reg12 = wire3;
              reg13 <= wire6;
              reg14 = (^~(&((-wire4) << forvar8[(2'h2):(1'h1)])));
            end
        end
      for (forvar15 = (1'h0); (forvar15 < (1'h1)); forvar15 = (forvar15 + (1'h1)))
        begin
          reg16 <= $signed(((wire2 ?
              reg14[(4'h8):(2'h3)] : (~|(forvar9 | reg14))) != ($signed($signed(wire2)) ?
              ((reg12 <<< forvar8) ^~ (reg12 ?
                  wire2 : reg10)) : (~&$signed((8'hb8))))));
        end
    end
  always
    @(posedge clk) begin
      reg17 <= (!$unsigned(($unsigned((wire4 ~^ reg13)) ^ ((wire1 ?
              wire0 : (8'ha9)) ?
          (wire4 ? reg16 : (8'hb1)) : $unsigned(wire0)))));
    end
  assign wire18 = reg16[(4'h8):(3'h7)];
  assign wire19 = ({($unsigned(wire4[(1'h1):(1'h0)]) ?
                              ($unsigned(wire1) ?
                                  wire18 : $signed(reg17)) : (wire5[(3'h4):(3'h4)] >= {wire4}))} ?
                      wire4 : wire1);
  assign wire20 = wire19[(2'h3):(2'h3)];
  assign wire21 = {((wire4 ? wire4[(3'h6):(1'h1)] : (8'ha3)) ?
                          (($signed((8'hbe)) ?
                              (+reg17) : {wire20,
                                  (8'ha3)}) - (reg16 ^~ (~&(8'hb5)))) : {((wire19 ?
                                  wire20 : reg17) <= $unsigned(wire4))})};
  assign wire22 = $unsigned(reg17[(1'h0):(1'h0)]);
  assign wire23 = $unsigned((^~wire3));
  assign wire24 = (~&{$unsigned($signed({wire3, wire22}))});
  assign wire25 = reg16[(4'hc):(1'h0)];
endmodule