Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:26:31 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/adpcm_main_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 3.414ns (58.352%)  route 2.437ns (41.648%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     5.437 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.255     5.692    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[30]
    SLICE_X76Y67         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     5.850 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[30]_i_1/O
                         net (fo=1, routed)           0.030     5.880    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_886
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y67         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 3.320ns (57.344%)  route 2.470ns (42.656%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     5.450 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.246     5.696    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[29]
    SLICE_X76Y67         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.747 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[29]_i_1/O
                         net (fo=1, routed)           0.072     5.819    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_887
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y67         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 3.334ns (57.635%)  route 2.451ns (42.365%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     5.416 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.227     5.643    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[27]
    SLICE_X74Y70         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.742 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[27]_i_1/O
                         net (fo=1, routed)           0.072     5.814    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_889
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X74Y70         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 3.353ns (57.974%)  route 2.431ns (42.026%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     5.409 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[5]
                         net (fo=2, routed)           0.233     5.642    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[21]
    SLICE_X74Y69         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.741 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[21]_i_1/O
                         net (fo=1, routed)           0.072     5.813    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_895
    SLICE_X74Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[21]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X74Y69         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[21]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 3.305ns (57.452%)  route 2.448ns (42.548%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     5.420 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.266     5.686    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[28]
    SLICE_X74Y70         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.752 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[28]_i_1/O
                         net (fo=1, routed)           0.030     5.782    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_888
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X74Y70         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 3.364ns (58.488%)  route 2.388ns (41.512%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     5.409 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[7]
                         net (fo=2, routed)           0.232     5.641    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[23]
    SLICE_X72Y68         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     5.751 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[23]_i_1/O
                         net (fo=1, routed)           0.030     5.781    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_893
    SLICE_X72Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y68         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 3.340ns (58.111%)  route 2.408ns (41.889%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.360 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.252     5.612    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[18]
    SLICE_X76Y66         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.747 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[18]_i_1/O
                         net (fo=1, routed)           0.030     5.777    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_898
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[18]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y66         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 3.330ns (58.048%)  route 2.407ns (41.952%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.401 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.225     5.626    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[26]
    SLICE_X76Y69         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     5.736 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[26]_i_1/O
                         net (fo=1, routed)           0.030     5.766    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_890
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[26]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y69         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[26]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 3.280ns (57.206%)  route 2.454ns (42.794%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     5.410 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.230     5.640    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[25]
    SLICE_X76Y69         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.691 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[25]_i_1/O
                         net (fo=1, routed)           0.072     5.763    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_891
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[25]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y69         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[25]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 3.361ns (58.958%)  route 2.340ns (41.042%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     5.379 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/O[4]
                         net (fo=2, routed)           0.187     5.566    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[20]
    SLICE_X76Y66         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     5.703 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[20]_i_1/O
                         net (fo=1, routed)           0.027     5.730    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_896
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y66         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y66         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  2.281    




