Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto aa02f9614f3947559fe140ef568c18e8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot szimulacio_jelgenerator_behav xil_defaultlib.szimulacio_jelgenerator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.jelgenerator [jelgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.szimulacio_jelgenerator
Built simulation snapshot szimulacio_jelgenerator_behav
