--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1877 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.303ns.
--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_5 (SLICE_X22Y30.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X23Y32.C3      net (fanout=2)        0.518   cpu_sclk/counter<14>
    SLICE_X23Y32.C       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y32.A2      net (fanout=1)        0.437   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (1.925ns logic, 2.318ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X23Y32.B2      net (fanout=2)        0.653   cpu_sclk/counter<7>
    SLICE_X23Y32.B       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.925ns logic, 2.203ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X23Y32.B1      net (fanout=2)        0.617   cpu_sclk/counter<8>
    SLICE_X23Y32.B       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.925ns logic, 2.167ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_7 (SLICE_X22Y30.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X23Y32.C3      net (fanout=2)        0.518   cpu_sclk/counter<14>
    SLICE_X23Y32.C       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y32.A2      net (fanout=1)        0.437   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.922ns logic, 2.318ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X23Y32.B2      net (fanout=2)        0.653   cpu_sclk/counter<7>
    SLICE_X23Y32.B       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.922ns logic, 2.203ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X23Y32.B1      net (fanout=2)        0.617   cpu_sclk/counter<8>
    SLICE_X23Y32.B       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (1.922ns logic, 2.167ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_6 (SLICE_X22Y30.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X23Y32.C3      net (fanout=2)        0.518   cpu_sclk/counter<14>
    SLICE_X23Y32.C       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y32.A2      net (fanout=1)        0.437   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.914ns logic, 2.318ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X23Y32.B2      net (fanout=2)        0.653   cpu_sclk/counter<7>
    SLICE_X23Y32.B       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.914ns logic, 2.203ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X23Y32.B1      net (fanout=2)        0.617   cpu_sclk/counter<8>
    SLICE_X23Y32.B       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X23Y32.A       Tilo                  0.259   cpu/addr_mux/Mmux_o09118
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A6      net (fanout=1)        0.308   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X23Y34.A       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X23Y34.B       Tilo                  0.259   mem/addr[7]_addr[15]_AND_1000_o1130
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X22Y30.SR      net (fanout=7)        0.697   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X22Y30.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (1.914ns logic, 2.167ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point seg7_sclk/sclk (SLICE_X29Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/sclk (FF)
  Destination:          seg7_sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/sclk to seg7_sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.198   seg7_sclk/sclk
                                                       seg7_sclk/sclk
    SLICE_X29Y24.A6      net (fanout=2)        0.025   seg7_sclk/sclk
    SLICE_X29Y24.CLK     Tah         (-Th)    -0.215   seg7_sclk/sclk
                                                       seg7_sclk/sclk_rstpot
                                                       seg7_sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point seg7_sclk/counter_1 (SLICE_X28Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/counter_1 (FF)
  Destination:          seg7_sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/counter_1 to seg7_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.BQ      Tcko                  0.200   seg7_sclk/counter<3>
                                                       seg7_sclk/counter_1
    SLICE_X28Y21.B5      net (fanout=1)        0.070   seg7_sclk/counter<1>
    SLICE_X28Y21.CLK     Tah         (-Th)    -0.234   seg7_sclk/counter<3>
                                                       seg7_sclk/counter<1>_rt
                                                       seg7_sclk/Mcount_counter_cy<3>
                                                       seg7_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point seg7_sclk/counter_5 (SLICE_X28Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/counter_5 (FF)
  Destination:          seg7_sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/counter_5 to seg7_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.200   seg7_sclk/counter<7>
                                                       seg7_sclk/counter_5
    SLICE_X28Y22.B5      net (fanout=1)        0.070   seg7_sclk/counter<5>
    SLICE_X28Y22.CLK     Tah         (-Th)    -0.234   seg7_sclk/counter<7>
                                                       seg7_sclk/counter<5>_rt
                                                       seg7_sclk/Mcount_counter_cy<7>
                                                       seg7_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seg7_sclk/counter<3>/CLK
  Logical resource: seg7_sclk/counter_0/CK
  Location pin: SLICE_X28Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seg7_sclk/counter<3>/CLK
  Logical resource: seg7_sclk/counter_1/CK
  Location pin: SLICE_X28Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz 
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2224115 paths analyzed, 25091 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.426ns.
--------------------------------------------------------------------------------

Paths for end point mem/store_0_3106 (SLICE_X8Y15.D2), 393 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3106 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.674ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.445 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.A2      net (fanout=18)       1.407   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcya                0.395   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.BMUX    Tcinb                 0.260   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X23Y39.D5      net (fanout=1)        0.612   cpu/SR_id<9>
    SLICE_X23Y39.D       Tilo                  0.259   mem/old_addr<9>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X24Y40.C2      net (fanout=4)        0.655   addr<9>
    SLICE_X24Y40.CMUX    Tilo                  0.343   cpu/CU/memory_w
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X33Y49.A2      net (fanout=35)       1.779   N14
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X8Y15.D2       net (fanout=1024)     4.891   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X8Y15.CLK      Tas                   0.341   mem/store_0<3106>
                                                       mem/mux98411
                                                       mem/store_0_3106
    -------------------------------------------------  ---------------------------
    Total                                     11.674ns (2.324ns logic, 9.350ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3106 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.506ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.445 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.A2      net (fanout=18)       1.407   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcya                0.395   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.COUT    Tbyp                  0.076   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X20Y38.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X20Y38.AMUX    Tcina                 0.177   cpu/SR/out<15>
                                                       cpu/SR_idc/Maddsub_o0_xor<15>
    SLICE_X14Y39.B3      net (fanout=1)        1.095   cpu/SR_id<12>
    SLICE_X14Y39.B       Tilo                  0.203   mem/old_addr<13>
                                                       cpu/addr_mux/Mmux_o041
    SLICE_X33Y49.A1      net (fanout=37)       2.186   addr<12>
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X8Y15.D2       net (fanout=1024)     4.891   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X8Y15.CLK      Tas                   0.341   mem/store_0<3106>
                                                       mem/mux98411
                                                       mem/store_0_3106
    -------------------------------------------------  ---------------------------
    Total                                     11.506ns (1.918ns logic, 9.588ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3106 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.488ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.445 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.C3      net (fanout=18)       1.321   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcyc                0.295   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.BMUX    Tcinb                 0.260   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X23Y39.D5      net (fanout=1)        0.612   cpu/SR_id<9>
    SLICE_X23Y39.D       Tilo                  0.259   mem/old_addr<9>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X24Y40.C2      net (fanout=4)        0.655   addr<9>
    SLICE_X24Y40.CMUX    Tilo                  0.343   cpu/CU/memory_w
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X33Y49.A2      net (fanout=35)       1.779   N14
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X8Y15.D2       net (fanout=1024)     4.891   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X8Y15.CLK      Tas                   0.341   mem/store_0<3106>
                                                       mem/mux98411
                                                       mem/store_0_3106
    -------------------------------------------------  ---------------------------
    Total                                     11.488ns (2.224ns logic, 9.264ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_3241 (SLICE_X2Y16.D2), 393 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3241 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.674ns (Levels of Logic = 7)
  Clock Path Skew:      0.021ns (0.470 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.A2      net (fanout=18)       1.407   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcya                0.395   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.BMUX    Tcinb                 0.260   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X23Y39.D5      net (fanout=1)        0.612   cpu/SR_id<9>
    SLICE_X23Y39.D       Tilo                  0.259   mem/old_addr<9>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X24Y40.C2      net (fanout=4)        0.655   addr<9>
    SLICE_X24Y40.CMUX    Tilo                  0.343   cpu/CU/memory_w
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X33Y49.A2      net (fanout=35)       1.779   N14
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X2Y16.D2       net (fanout=1024)     4.943   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X2Y16.CLK      Tas                   0.289   mem/store_0<3241>
                                                       mem/mux86311
                                                       mem/store_0_3241
    -------------------------------------------------  ---------------------------
    Total                                     11.674ns (2.272ns logic, 9.402ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3241 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.506ns (Levels of Logic = 7)
  Clock Path Skew:      0.021ns (0.470 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.A2      net (fanout=18)       1.407   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcya                0.395   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.COUT    Tbyp                  0.076   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X20Y38.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X20Y38.AMUX    Tcina                 0.177   cpu/SR/out<15>
                                                       cpu/SR_idc/Maddsub_o0_xor<15>
    SLICE_X14Y39.B3      net (fanout=1)        1.095   cpu/SR_id<12>
    SLICE_X14Y39.B       Tilo                  0.203   mem/old_addr<13>
                                                       cpu/addr_mux/Mmux_o041
    SLICE_X33Y49.A1      net (fanout=37)       2.186   addr<12>
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X2Y16.D2       net (fanout=1024)     4.943   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X2Y16.CLK      Tas                   0.289   mem/store_0<3241>
                                                       mem/mux86311
                                                       mem/store_0_3241
    -------------------------------------------------  ---------------------------
    Total                                     11.506ns (1.866ns logic, 9.640ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3241 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.488ns (Levels of Logic = 7)
  Clock Path Skew:      0.021ns (0.470 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.C3      net (fanout=18)       1.321   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcyc                0.295   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.BMUX    Tcinb                 0.260   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X23Y39.D5      net (fanout=1)        0.612   cpu/SR_id<9>
    SLICE_X23Y39.D       Tilo                  0.259   mem/old_addr<9>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X24Y40.C2      net (fanout=4)        0.655   addr<9>
    SLICE_X24Y40.CMUX    Tilo                  0.343   cpu/CU/memory_w
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X33Y49.A2      net (fanout=35)       1.779   N14
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X2Y16.D2       net (fanout=1024)     4.943   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X2Y16.CLK      Tas                   0.289   mem/store_0<3241>
                                                       mem/mux86311
                                                       mem/store_0_3241
    -------------------------------------------------  ---------------------------
    Total                                     11.488ns (2.172ns logic, 9.316ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_3119 (SLICE_X9Y15.A2), 393 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3119 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.647ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.445 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.A2      net (fanout=18)       1.407   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcya                0.395   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.BMUX    Tcinb                 0.260   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X23Y39.D5      net (fanout=1)        0.612   cpu/SR_id<9>
    SLICE_X23Y39.D       Tilo                  0.259   mem/old_addr<9>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X24Y40.C2      net (fanout=4)        0.655   addr<9>
    SLICE_X24Y40.CMUX    Tilo                  0.343   cpu/CU/memory_w
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X33Y49.A2      net (fanout=35)       1.779   N14
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X9Y15.A2       net (fanout=1024)     4.883   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X9Y15.CLK      Tas                   0.322   mem/store_0<3122>
                                                       mem/mux98211
                                                       mem/store_0_3119
    -------------------------------------------------  ---------------------------
    Total                                     11.647ns (2.305ns logic, 9.342ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3119 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.479ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.445 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.A2      net (fanout=18)       1.407   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcya                0.395   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.COUT    Tbyp                  0.076   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X20Y38.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X20Y38.AMUX    Tcina                 0.177   cpu/SR/out<15>
                                                       cpu/SR_idc/Maddsub_o0_xor<15>
    SLICE_X14Y39.B3      net (fanout=1)        1.095   cpu/SR_id<12>
    SLICE_X14Y39.B       Tilo                  0.203   mem/old_addr<13>
                                                       cpu/addr_mux/Mmux_o041
    SLICE_X33Y49.A1      net (fanout=37)       2.186   addr<12>
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X9Y15.A2       net (fanout=1024)     4.883   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X9Y15.CLK      Tas                   0.322   mem/store_0<3122>
                                                       mem/mux98211
                                                       mem/store_0_3119
    -------------------------------------------------  ---------------------------
    Total                                     11.479ns (1.899ns logic, 9.580ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3119 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.445 - 0.449)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y40.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X20Y35.C3      net (fanout=18)       1.321   cpu/CU/SR_inc
    SLICE_X20Y35.COUT    Topcyc                0.295   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X20Y36.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X20Y37.BMUX    Tcinb                 0.260   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X23Y39.D5      net (fanout=1)        0.612   cpu/SR_id<9>
    SLICE_X23Y39.D       Tilo                  0.259   mem/old_addr<9>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X24Y40.C2      net (fanout=4)        0.655   addr<9>
    SLICE_X24Y40.CMUX    Tilo                  0.343   cpu/CU/memory_w
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X33Y49.A2      net (fanout=35)       1.779   N14
    SLICE_X33Y49.A       Tilo                  0.259   mem/store_0<43>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X9Y15.A2       net (fanout=1024)     4.883   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X9Y15.CLK      Tas                   0.322   mem/store_0<3122>
                                                       mem/mux98211
                                                       mem/store_0_3119
    -------------------------------------------------  ---------------------------
    Total                                     11.461ns (2.205ns logic, 9.256ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/store_0_1103 (SLICE_X0Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_1103 (FF)
  Destination:          mem/store_0_1103 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_1103 to mem/store_0_1103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.DQ       Tcko                  0.200   mem/store_0<1103>
                                                       mem/store_0_1103
    SLICE_X0Y30.D6       net (fanout=2)        0.021   mem/store_0<1103>
    SLICE_X0Y30.CLK      Tah         (-Th)    -0.190   mem/store_0<1103>
                                                       mem/mux299811
                                                       mem/store_0_1103
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_873 (SLICE_X0Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_873 (FF)
  Destination:          mem/store_0_873 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_873 to mem/store_0_873
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.DQ       Tcko                  0.200   mem/store_0<873>
                                                       mem/store_0_873
    SLICE_X0Y44.D6       net (fanout=2)        0.021   mem/store_0<873>
    SLICE_X0Y44.CLK      Tah         (-Th)    -0.190   mem/store_0<873>
                                                       mem/mux3231111
                                                       mem/store_0_873
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_972 (SLICE_X4Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_972 (FF)
  Destination:          mem/store_0_972 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_972 to mem/store_0_972
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y47.DQ       Tcko                  0.200   mem/store_0<972>
                                                       mem/store_0_972
    SLICE_X4Y47.D6       net (fanout=2)        0.021   mem/store_0<972>
    SLICE_X4Y47.CLK      Tah         (-Th)    -0.190   mem/store_0<972>
                                                       mem/mux312311
                                                       mem/store_0_972
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 9998.270ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cpu_sclk/sclk_BUFG/I0
  Logical resource: cpu_sclk/sclk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cpu_sclk/sclk
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/SR/out<3>/CLK
  Logical resource: cpu/SR/out_0/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/SR/out<3>/CLK
  Logical resource: cpu/SR/out_1/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.303|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2225992 paths, 0 nets, and 31137 connections

Design statistics:
   Minimum period:  23.426ns{1}   (Maximum frequency:  42.688MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 13 21:44:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



