

================================================================
== Vivado HLS Report for 'fully_connected'
================================================================
* Date:           Mon Mar 11 15:26:36 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fullyconnected
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  80501|  80501|  80501|  80501|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP1   |  80500|  80500|      1610|          -|          -|    50|    no    |
        | + LOOP2  |   1602|   1602|         7|          4|          1|   400|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    163|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    149|    -|
|Register         |        -|      -|     184|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      5|     605|   1274|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fully_connected_fdEe_U1  |fully_connected_fdEe  |        0|      2|  227|  403|    0|
    |fully_connected_feOg_U2  |fully_connected_feOg  |        0|      3|  128|  320|    0|
    |fully_connected_ffYi_U3  |fully_connected_ffYi  |        0|      0|   66|  239|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fullyconnected_weigh_U  |fully_connected_fbkb  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    |fullyconnected_bias_U   |fully_connected_fcud  |        1|  0|   0|    0|     50|   32|     1|         1600|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                   |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_233_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln15_fu_223_p2     |     +    |      0|  0|  21|          15|          15|
    |i_fu_192_p2            |     +    |      0|  0|  15|           6|           1|
    |j_fu_212_p2            |     +    |      0|  0|  15|           9|           1|
    |and_ln20_fu_274_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_206_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln20_1_fu_262_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln20_fu_256_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_186_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln20_fu_268_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_out_d0           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 163|          95|          44|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_149_p4      |   9|          2|    9|         18|
    |ap_phi_mux_phi_mul_phi_fu_160_p4  |   9|          2|   15|         30|
    |grp_fu_168_p0                     |  15|          3|   32|         96|
    |grp_fu_168_p1                     |  15|          3|   32|         96|
    |i_0_reg_122                       |   9|          2|    6|         12|
    |j_0_reg_145                       |   9|          2|    9|         18|
    |phi_mul_reg_156                   |   9|          2|   15|         30|
    |sum_0_reg_133                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 149|         33|  152|        379|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln15_1_reg_342               |  15|   0|   15|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_0_reg_122                      |   6|   0|    6|          0|
    |i_reg_292                        |   6|   0|    6|          0|
    |icmp_ln14_reg_308                |   1|   0|    1|          0|
    |icmp_ln14_reg_308_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_0_reg_145                      |   9|   0|    9|          0|
    |j_reg_312                        |   9|   0|    9|          0|
    |phi_mul_reg_156                  |  15|   0|   15|          0|
    |sum_0_reg_133                    |  32|   0|   32|          0|
    |tmp_2_reg_337                    |  32|   0|   32|          0|
    |tmp_reg_362                      |  32|   0|   32|          0|
    |zext_ln14_reg_303                |   6|   0|   15|          9|
    |zext_ln15_reg_297                |   6|   0|   64|         58|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 184|   0|  251|         67|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_start             |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_done              | out |    1| ap_ctrl_hs | fully_connected | return value |
|ap_idle              | out |    1| ap_ctrl_hs | fully_connected | return value |
|ap_ready             | out |    1| ap_ctrl_hs | fully_connected | return value |
|flat_array_address0  | out |    9|  ap_memory |    flat_array   |     array    |
|flat_array_ce0       | out |    1|  ap_memory |    flat_array   |     array    |
|flat_array_q0        |  in |   32|  ap_memory |    flat_array   |     array    |
|dense_out_address0   | out |    6|  ap_memory |    dense_out    |     array    |
|dense_out_ce0        | out |    1|  ap_memory |    dense_out    |     array    |
|dense_out_we0        | out |    1|  ap_memory |    dense_out    |     array    |
|dense_out_d0         | out |   32|  ap_memory |    dense_out    |     array    |
+---------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !7"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x float]* %dense_out) nounwind, !map !13"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @fully_connected_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %LOOP1_end ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [fullyconnected/fully_connected.cpp:9]   --->   Operation 21 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %LOOP1_begin" [fullyconnected/fully_connected.cpp:9]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 26 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %i_0 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 27 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0 to i15" [fullyconnected/fully_connected.cpp:14]   --->   Operation 28 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 29 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [fullyconnected/fully_connected.cpp:24]   --->   Operation 30 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %LOOP1_begin ], [ %sum, %LOOP2 ]"   --->   Operation 31 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %LOOP1_begin ], [ %j, %LOOP2 ]"   --->   Operation 32 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %LOOP1_begin ], [ %add_ln15_1, %LOOP2 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 33 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.66ns)   --->   "%icmp_ln14 = icmp eq i9 %j_0, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 34 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.82ns)   --->   "%j = add i9 %j_0, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 36 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %LOOP1_end, label %LOOP2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i9 %j_0 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 38 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.94ns)   --->   "%add_ln15 = add i15 %zext_ln14, %phi_mul" [fullyconnected/fully_connected.cpp:15]   --->   Operation 39 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i15 %add_ln15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 40 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_1 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 41 'getelementptr' 'fullyconnected_weigh_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 42 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 43 'load' 'flat_array_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_2 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 44 'load' 'fullyconnected_weigh_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 45 'load' 'flat_array_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_2 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 46 'load' 'fullyconnected_weigh_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_4 : Operation 47 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 47 'fmul' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 48 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 48 'fmul' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 49 [1/1] (1.94ns)   --->   "%add_ln15_1 = add i15 %phi_mul, 50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 49 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 50 'fadd' 'sum' <Predicate = (!icmp_ln14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 51 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 51 'fadd' 'sum' <Predicate = (!icmp_ln14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 52 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 52 'fadd' 'sum' <Predicate = (!icmp_ln14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 54 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fullyconnected/fully_connected.cpp:15]   --->   Operation 55 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 56 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 56 'fadd' 'sum' <Predicate = (!icmp_ln14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_4) nounwind" [fullyconnected/fully_connected.cpp:16]   --->   Operation 57 'specregionend' 'empty_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 58 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%fullyconnected_bias_s = getelementptr inbounds [50 x float]* @fullyconnected_bias, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 59 'getelementptr' 'fullyconnected_bias_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [2/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 60 'load' 'fullyconnected_bias_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 11 <SV = 4> <Delay = 13.7>
ST_11 : Operation 61 [1/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 61 'load' 'fullyconnected_bias_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_11 : Operation 62 [4/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 62 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 10.5>
ST_12 : Operation 63 [3/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 63 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 10.5>
ST_13 : Operation 64 [2/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 64 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 15.9>
ST_14 : Operation 65 [1/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 65 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 66 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 9.66>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%dense_out_addr = getelementptr [50 x float]* %dense_out, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 67 'getelementptr' 'dense_out_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %tmp to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 68 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 70 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp ne i8 %tmp_1, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 71 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp eq i23 %trunc_ln20, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, %icmp_ln20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 73 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 74 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, %tmp_5" [fullyconnected/fully_connected.cpp:20]   --->   Operation 75 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, float 0.000000e+00, float %tmp" [fullyconnected/fully_connected.cpp:20]   --->   Operation 76 'select' 'select_ln20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (3.25ns)   --->   "store float %select_ln20, float* %dense_out_addr, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 77 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_3) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 78 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fullyconnected_weigh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fullyconnected_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000]
br_ln9                 (br               ) [ 0111111111111111]
i_0                    (phi              ) [ 0010000000000000]
icmp_ln9               (icmp             ) [ 0011111111111111]
empty                  (speclooptripcount) [ 0000000000000000]
i                      (add              ) [ 0111111111111111]
br_ln9                 (br               ) [ 0000000000000000]
specloopname_ln9       (specloopname     ) [ 0000000000000000]
tmp_3                  (specregionbegin  ) [ 0001111111111111]
zext_ln15              (zext             ) [ 0001111111111111]
zext_ln14              (zext             ) [ 0001111111000000]
br_ln14                (br               ) [ 0011111111111111]
ret_ln24               (ret              ) [ 0000000000000000]
sum_0                  (phi              ) [ 0001111111111110]
j_0                    (phi              ) [ 0001000000000000]
phi_mul                (phi              ) [ 0001111000000000]
icmp_ln14              (icmp             ) [ 0011111111111111]
empty_4                (speclooptripcount) [ 0000000000000000]
j                      (add              ) [ 0011111111111111]
br_ln14                (br               ) [ 0000000000000000]
zext_ln15_1            (zext             ) [ 0000000000000000]
add_ln15               (add              ) [ 0000000000000000]
zext_ln15_2            (zext             ) [ 0000000000000000]
fullyconnected_weigh_1 (getelementptr    ) [ 0000100000000000]
flat_array_addr        (getelementptr    ) [ 0000100000000000]
flat_array_load        (load             ) [ 0000010000000000]
fullyconnected_weigh_2 (load             ) [ 0000010000000000]
tmp_2                  (fmul             ) [ 0001111111000000]
add_ln15_1             (add              ) [ 0011110111111111]
specloopname_ln14      (specloopname     ) [ 0000000000000000]
tmp_4                  (specregionbegin  ) [ 0000000000000000]
specpipeline_ln15      (specpipeline     ) [ 0000000000000000]
sum                    (fadd             ) [ 0011111111111111]
empty_5                (specregionend    ) [ 0000000000000000]
br_ln14                (br               ) [ 0011111111111111]
fullyconnected_bias_s  (getelementptr    ) [ 0000000000010000]
fullyconnected_bias_1  (load             ) [ 0000000000001110]
tmp                    (fadd             ) [ 0000000000000001]
dense_out_addr         (getelementptr    ) [ 0000000000000000]
bitcast_ln20           (bitcast          ) [ 0000000000000000]
tmp_1                  (partselect       ) [ 0000000000000000]
trunc_ln20             (trunc            ) [ 0000000000000000]
icmp_ln20              (icmp             ) [ 0000000000000000]
icmp_ln20_1            (icmp             ) [ 0000000000000000]
or_ln20                (or               ) [ 0000000000000000]
tmp_5                  (fcmp             ) [ 0000000000000000]
and_ln20               (and              ) [ 0000000000000000]
select_ln20            (select           ) [ 0000000000000000]
store_ln18             (store            ) [ 0000000000000000]
empty_6                (specregionend    ) [ 0000000000000000]
br_ln9                 (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fullyconnected_weigh">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullyconnected_weigh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fullyconnected_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullyconnected_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fully_connected_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="fullyconnected_weigh_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="15" slack="0"/>
<pin id="74" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fullyconnected_weigh_1/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="flat_array_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fullyconnected_weigh_2/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="fullyconnected_bias_s_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="2"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fullyconnected_bias_s/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fullyconnected_bias_1/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="dense_out_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="7"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_addr/15 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln18_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/15 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="sum_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="sum_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="j_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="1"/>
<pin id="147" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="phi_mul_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="1"/>
<pin id="158" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="phi_mul_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="15" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/6 tmp/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln15_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln14_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln14_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln15_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln15_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="0" index="1" bw="15" slack="0"/>
<pin id="226" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln15_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln15_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="15" slack="3"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln20_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln20_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln20_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln20_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="0" index="1" bw="23" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln20_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/15 "/>
</bind>
</comp>

<comp id="274" class="1004" name="and_ln20_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/15 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln20_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/15 "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln9_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="297" class="1005" name="zext_ln15_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2"/>
<pin id="299" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="303" class="1005" name="zext_ln14_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="1"/>
<pin id="305" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln14_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="312" class="1005" name="j_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="317" class="1005" name="fullyconnected_weigh_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="1"/>
<pin id="319" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_weigh_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="flat_array_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="1"/>
<pin id="324" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="flat_array_load_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="332" class="1005" name="fullyconnected_weigh_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_weigh_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="add_ln15_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="1"/>
<pin id="344" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="sum_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="352" class="1005" name="fullyconnected_bias_s_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_bias_s "/>
</bind>
</comp>

<comp id="357" class="1005" name="fullyconnected_bias_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_bias_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="70" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="133" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="103" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="84" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="90" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="168" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="126" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="126" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="126" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="126" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="149" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="149" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="149" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="227"><net_src comp="160" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="237"><net_src comp="156" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="239" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="242" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="252" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="180" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="291"><net_src comp="186" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="192" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="300"><net_src comp="198" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="306"><net_src comp="202" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="311"><net_src comp="206" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="212" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="320"><net_src comp="70" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="325"><net_src comp="77" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="330"><net_src comp="84" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="335"><net_src comp="90" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="340"><net_src comp="174" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="345"><net_src comp="233" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="350"><net_src comp="168" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="355"><net_src comp="96" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="360"><net_src comp="103" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="365"><net_src comp="168" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="280" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_out | {15 }
 - Input state : 
	Port: fully_connected : flat_array | {3 4 }
	Port: fully_connected : fullyconnected_weigh | {3 4 }
	Port: fully_connected : fullyconnected_bias | {10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln15 : 1
		zext_ln14 : 1
	State 3
		icmp_ln14 : 1
		j : 1
		br_ln14 : 2
		zext_ln15_1 : 1
		add_ln15 : 1
		zext_ln15_2 : 2
		fullyconnected_weigh_1 : 3
		flat_array_addr : 2
		flat_array_load : 3
		fullyconnected_weigh_2 : 4
	State 4
		tmp_2 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_5 : 1
	State 10
		fullyconnected_bias_1 : 1
	State 11
		tmp : 1
	State 12
	State 13
	State 14
		tmp_5 : 1
	State 15
		tmp_1 : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_1 : 2
		or_ln20 : 3
		and_ln20 : 3
		select_ln20 : 3
		store_ln18 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_168     |    2    |   227   |   403   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_174     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_180     |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_192      |    0    |    0    |    15   |
|    add   |      j_fu_212      |    0    |    0    |    15   |
|          |   add_ln15_fu_223  |    0    |    0    |    21   |
|          |  add_ln15_1_fu_233 |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln9_fu_186  |    0    |    0    |    11   |
|   icmp   |  icmp_ln14_fu_206  |    0    |    0    |    13   |
|          |  icmp_ln20_fu_256  |    0    |    0    |    11   |
|          | icmp_ln20_1_fu_262 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln20_fu_280 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln20_fu_268   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln20_fu_274  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln15_fu_198  |    0    |    0    |    0    |
|   zext   |  zext_ln14_fu_202  |    0    |    0    |    0    |
|          | zext_ln15_1_fu_218 |    0    |    0    |    0    |
|          | zext_ln15_2_fu_228 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_1_fu_242    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln20_fu_252 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   421   |   1123  |
|----------|--------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
| fullyconnected_bias|    1   |    0   |    0   |
|fullyconnected_weigh|   64   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   65   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln15_1_reg_342      |   15   |
|    flat_array_addr_reg_322   |    9   |
|    flat_array_load_reg_327   |   32   |
| fullyconnected_bias_1_reg_357|   32   |
| fullyconnected_bias_s_reg_352|    6   |
|fullyconnected_weigh_1_reg_317|   15   |
|fullyconnected_weigh_2_reg_332|   32   |
|          i_0_reg_122         |    6   |
|           i_reg_292          |    6   |
|       icmp_ln14_reg_308      |    1   |
|       icmp_ln9_reg_288       |    1   |
|          j_0_reg_145         |    9   |
|           j_reg_312          |    9   |
|        phi_mul_reg_156       |   15   |
|         sum_0_reg_133        |   32   |
|          sum_reg_347         |   32   |
|         tmp_2_reg_337        |   32   |
|          tmp_reg_362         |   32   |
|       zext_ln14_reg_303      |   15   |
|       zext_ln15_reg_297      |   64   |
+------------------------------+--------+
|             Total            |   395  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   6  |   12   ||    9    |
|   sum_0_reg_133   |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul_reg_156  |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_168    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_174    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_180    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   442  || 15.9667 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   421  |  1123  |
|   Memory  |   65   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |    -   |   395  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   65   |    5   |   15   |   816  |  1210  |
+-----------+--------+--------+--------+--------+--------+
