#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 30 00:01:54 2020
# Process ID: 25343
# Current directory: /nfs/home/g/g_karra/COEN316/Synthesis/Lab4
# Command line: vivado -log CPU.log -mode batch -source CPU.tcl
# Log file: /nfs/home/g/g_karra/COEN316/Synthesis/Lab4/CPU.log
# Journal file: /nfs/home/g/g_karra/COEN316/Synthesis/Lab4/vivado.jou
#-----------------------------------------------------------
source CPU.tcl
# set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
# set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
# read_vhdl  { ../../Code/Lab4/logic_unit.vhd ../../Code/Lab4/adder_sub_unit.vhd ../../Code/Lab4/overflow_unit.vhd ../../Code/Lab4/ALU.vhd ../../Code/Lab4/next_addr_unit.vhd  
#              ../../Code/Lab4/d_cache.vhd ../../Code/Lab4/i_cache.vhd ../../Code/Lab4/pc_reg.vhd ../../Code/Lab4/reg_file.vhd ../../Code/Lab4/sign_extend_unit.vhd
#              ../../Code/Lab4/control_unit.vhd ../../Code/Lab4/CPU.vhd }
read_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.133 ; gain = 26.016 ; free physical = 141614 ; free virtual = 187386
# read_xdc CPU.xdc
# synth_design -top cpu_v2 -part xc7a100tcsg324-1
Command: synth_design -top cpu_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25413 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1468.586 ; gain = 86.727 ; free physical = 141498 ; free virtual = 187270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_v2' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:59]
INFO: [Synth 8-3491] module 'pc_reg' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/pc_reg.vhd:34' bound to instance 'U1' of component 'pc_reg' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:183]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [/nfs/home/g/g_karra/COEN316/Code/Lab4/pc_reg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/pc_reg.vhd:43]
INFO: [Synth 8-3491] module 'i_cache' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/i_cache.vhd:38' bound to instance 'U2' of component 'i_cache' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:187]
INFO: [Synth 8-638] synthesizing module 'i_cache' [/nfs/home/g/g_karra/COEN316/Code/Lab4/i_cache.vhd:48]
	Parameter g_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i_cache' (2#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/i_cache.vhd:48]
INFO: [Synth 8-3491] module 'next_address' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/next_addr_unit.vhd:47' bound to instance 'U3' of component 'next_address' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:191]
INFO: [Synth 8-638] synthesizing module 'next_address' [/nfs/home/g/g_karra/COEN316/Code/Lab4/next_addr_unit.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'next_address' (3#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/next_addr_unit.vhd:59]
INFO: [Synth 8-3491] module 'regfile' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/reg_file.vhd:43' bound to instance 'U4' of component 'regfile' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:208]
INFO: [Synth 8-638] synthesizing module 'regfile' [/nfs/home/g/g_karra/COEN316/Code/Lab4/reg_file.vhd:60]
	Parameter g_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/reg_file.vhd:60]
INFO: [Synth 8-3491] module 'alu' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/ALU.vhd:44' bound to instance 'U5' of component 'alu' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:216]
INFO: [Synth 8-638] synthesizing module 'alu' [/nfs/home/g/g_karra/COEN316/Code/Lab4/ALU.vhd:56]
INFO: [Synth 8-3491] module 'adder_sub' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/adder_sub_unit.vhd:5' bound to instance 'U1' of component 'adder_sub' [/nfs/home/g/g_karra/COEN316/Code/Lab4/ALU.vhd:99]
INFO: [Synth 8-638] synthesizing module 'adder_sub' [/nfs/home/g/g_karra/COEN316/Code/Lab4/adder_sub_unit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder_sub' (5#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/adder_sub_unit.vhd:13]
INFO: [Synth 8-3491] module 'logic' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/logic_unit.vhd:4' bound to instance 'U2' of component 'logic' [/nfs/home/g/g_karra/COEN316/Code/Lab4/ALU.vhd:102]
INFO: [Synth 8-638] synthesizing module 'logic' [/nfs/home/g/g_karra/COEN316/Code/Lab4/logic_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logic' (6#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/logic_unit.vhd:12]
INFO: [Synth 8-3491] module 'overflow' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/overflow_unit.vhd:4' bound to instance 'U3' of component 'overflow' [/nfs/home/g/g_karra/COEN316/Code/Lab4/ALU.vhd:116]
INFO: [Synth 8-638] synthesizing module 'overflow' [/nfs/home/g/g_karra/COEN316/Code/Lab4/overflow_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'overflow' (7#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/overflow_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/ALU.vhd:56]
INFO: [Synth 8-3491] module 'd_cache' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/d_cache.vhd:40' bound to instance 'U6' of component 'd_cache' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:221]
INFO: [Synth 8-638] synthesizing module 'd_cache' [/nfs/home/g/g_karra/COEN316/Code/Lab4/d_cache.vhd:54]
	Parameter g_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_cache' (9#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/d_cache.vhd:54]
INFO: [Synth 8-3491] module 'sign_extend' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/sign_extend_unit.vhd:37' bound to instance 'U7' of component 'sign_extend' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:226]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [/nfs/home/g/g_karra/COEN316/Code/Lab4/sign_extend_unit.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (10#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/sign_extend_unit.vhd:45]
INFO: [Synth 8-3491] module 'control_unit' declared at '/nfs/home/g/g_karra/COEN316/Code/Lab4/control_unit.vhd:45' bound to instance 'U8' of component 'control_unit' [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/nfs/home/g/g_karra/COEN316/Code/Lab4/control_unit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (11#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/control_unit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'cpu_v2' (12#1) [/nfs/home/g/g_karra/COEN316/Code/Lab4/CPU.vhd:59]
WARNING: [Synth 8-3331] design overflow has unconnected port x[30]
WARNING: [Synth 8-3331] design overflow has unconnected port x[29]
WARNING: [Synth 8-3331] design overflow has unconnected port x[28]
WARNING: [Synth 8-3331] design overflow has unconnected port x[27]
WARNING: [Synth 8-3331] design overflow has unconnected port x[26]
WARNING: [Synth 8-3331] design overflow has unconnected port x[25]
WARNING: [Synth 8-3331] design overflow has unconnected port x[24]
WARNING: [Synth 8-3331] design overflow has unconnected port x[23]
WARNING: [Synth 8-3331] design overflow has unconnected port x[22]
WARNING: [Synth 8-3331] design overflow has unconnected port x[21]
WARNING: [Synth 8-3331] design overflow has unconnected port x[20]
WARNING: [Synth 8-3331] design overflow has unconnected port x[19]
WARNING: [Synth 8-3331] design overflow has unconnected port x[18]
WARNING: [Synth 8-3331] design overflow has unconnected port x[17]
WARNING: [Synth 8-3331] design overflow has unconnected port x[16]
WARNING: [Synth 8-3331] design overflow has unconnected port x[15]
WARNING: [Synth 8-3331] design overflow has unconnected port x[14]
WARNING: [Synth 8-3331] design overflow has unconnected port x[13]
WARNING: [Synth 8-3331] design overflow has unconnected port x[12]
WARNING: [Synth 8-3331] design overflow has unconnected port x[11]
WARNING: [Synth 8-3331] design overflow has unconnected port x[10]
WARNING: [Synth 8-3331] design overflow has unconnected port x[9]
WARNING: [Synth 8-3331] design overflow has unconnected port x[8]
WARNING: [Synth 8-3331] design overflow has unconnected port x[7]
WARNING: [Synth 8-3331] design overflow has unconnected port x[6]
WARNING: [Synth 8-3331] design overflow has unconnected port x[5]
WARNING: [Synth 8-3331] design overflow has unconnected port x[4]
WARNING: [Synth 8-3331] design overflow has unconnected port x[3]
WARNING: [Synth 8-3331] design overflow has unconnected port x[2]
WARNING: [Synth 8-3331] design overflow has unconnected port x[1]
WARNING: [Synth 8-3331] design overflow has unconnected port x[0]
WARNING: [Synth 8-3331] design overflow has unconnected port y[30]
WARNING: [Synth 8-3331] design overflow has unconnected port y[29]
WARNING: [Synth 8-3331] design overflow has unconnected port y[28]
WARNING: [Synth 8-3331] design overflow has unconnected port y[27]
WARNING: [Synth 8-3331] design overflow has unconnected port y[26]
WARNING: [Synth 8-3331] design overflow has unconnected port y[25]
WARNING: [Synth 8-3331] design overflow has unconnected port y[24]
WARNING: [Synth 8-3331] design overflow has unconnected port y[23]
WARNING: [Synth 8-3331] design overflow has unconnected port y[22]
WARNING: [Synth 8-3331] design overflow has unconnected port y[21]
WARNING: [Synth 8-3331] design overflow has unconnected port y[20]
WARNING: [Synth 8-3331] design overflow has unconnected port y[19]
WARNING: [Synth 8-3331] design overflow has unconnected port y[18]
WARNING: [Synth 8-3331] design overflow has unconnected port y[17]
WARNING: [Synth 8-3331] design overflow has unconnected port y[16]
WARNING: [Synth 8-3331] design overflow has unconnected port y[15]
WARNING: [Synth 8-3331] design overflow has unconnected port y[14]
WARNING: [Synth 8-3331] design overflow has unconnected port y[13]
WARNING: [Synth 8-3331] design overflow has unconnected port y[12]
WARNING: [Synth 8-3331] design overflow has unconnected port y[11]
WARNING: [Synth 8-3331] design overflow has unconnected port y[10]
WARNING: [Synth 8-3331] design overflow has unconnected port y[9]
WARNING: [Synth 8-3331] design overflow has unconnected port y[8]
WARNING: [Synth 8-3331] design overflow has unconnected port y[7]
WARNING: [Synth 8-3331] design overflow has unconnected port y[6]
WARNING: [Synth 8-3331] design overflow has unconnected port y[5]
WARNING: [Synth 8-3331] design overflow has unconnected port y[4]
WARNING: [Synth 8-3331] design overflow has unconnected port y[3]
WARNING: [Synth 8-3331] design overflow has unconnected port y[2]
WARNING: [Synth 8-3331] design overflow has unconnected port y[1]
WARNING: [Synth 8-3331] design overflow has unconnected port y[0]
WARNING: [Synth 8-3331] design overflow has unconnected port r[30]
WARNING: [Synth 8-3331] design overflow has unconnected port r[29]
WARNING: [Synth 8-3331] design overflow has unconnected port r[28]
WARNING: [Synth 8-3331] design overflow has unconnected port r[27]
WARNING: [Synth 8-3331] design overflow has unconnected port r[26]
WARNING: [Synth 8-3331] design overflow has unconnected port r[25]
WARNING: [Synth 8-3331] design overflow has unconnected port r[24]
WARNING: [Synth 8-3331] design overflow has unconnected port r[23]
WARNING: [Synth 8-3331] design overflow has unconnected port r[22]
WARNING: [Synth 8-3331] design overflow has unconnected port r[21]
WARNING: [Synth 8-3331] design overflow has unconnected port r[20]
WARNING: [Synth 8-3331] design overflow has unconnected port r[19]
WARNING: [Synth 8-3331] design overflow has unconnected port r[18]
WARNING: [Synth 8-3331] design overflow has unconnected port r[17]
WARNING: [Synth 8-3331] design overflow has unconnected port r[16]
WARNING: [Synth 8-3331] design overflow has unconnected port r[15]
WARNING: [Synth 8-3331] design overflow has unconnected port r[14]
WARNING: [Synth 8-3331] design overflow has unconnected port r[13]
WARNING: [Synth 8-3331] design overflow has unconnected port r[12]
WARNING: [Synth 8-3331] design overflow has unconnected port r[11]
WARNING: [Synth 8-3331] design overflow has unconnected port r[10]
WARNING: [Synth 8-3331] design overflow has unconnected port r[9]
WARNING: [Synth 8-3331] design overflow has unconnected port r[8]
WARNING: [Synth 8-3331] design overflow has unconnected port r[7]
WARNING: [Synth 8-3331] design overflow has unconnected port r[6]
WARNING: [Synth 8-3331] design overflow has unconnected port r[5]
WARNING: [Synth 8-3331] design overflow has unconnected port r[4]
WARNING: [Synth 8-3331] design overflow has unconnected port r[3]
WARNING: [Synth 8-3331] design overflow has unconnected port r[2]
WARNING: [Synth 8-3331] design overflow has unconnected port r[1]
WARNING: [Synth 8-3331] design overflow has unconnected port r[0]
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[4]
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[3]
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[2]
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[1]
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1513.227 ; gain = 131.367 ; free physical = 141504 ; free virtual = 187277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1513.227 ; gain = 131.367 ; free physical = 141506 ; free virtual = 187279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1513.227 ; gain = 131.367 ; free physical = 141506 ; free virtual = 187279
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/g/g_karra/COEN316/Synthesis/Lab4/CPU.xdc]
Finished Parsing XDC File [/nfs/home/g/g_karra/COEN316/Synthesis/Lab4/CPU.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.191 ; gain = 0.000 ; free physical = 141168 ; free virtual = 186941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:01:10 . Memory (MB): peak = 1887.191 ; gain = 505.332 ; free physical = 141311 ; free virtual = 187083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:01:10 . Memory (MB): peak = 1887.191 ; gain = 505.332 ; free physical = 141311 ; free virtual = 187083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:11 . Memory (MB): peak = 1887.191 ; gain = 505.332 ; free physical = 141313 ; free virtual = 187085
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/home/g/g_karra/COEN316/Code/Lab4/adder_sub_unit.vhd:18]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "s_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_func" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1887.191 ; gain = 505.332 ; free physical = 141304 ; free virtual = 187076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 65    
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 5     
	   9 Input     14 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_v2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i_cache 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
Module next_address 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module adder_sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module logic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module overflow 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module d_cache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module sign_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     14 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U8/s_func" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[4]
WARNING: [Synth 8-3331] design regfile has unconnected port read_b[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][0]' (FDCE) to 'U4/reg_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][0]' (FDCE) to 'U4/reg_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][0] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][1]' (FDCE) to 'U4/reg_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][1]' (FDCE) to 'U4/reg_reg[11][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][1] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][2]' (FDCE) to 'U4/reg_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][2]' (FDCE) to 'U4/reg_reg[11][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][2] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][3]' (FDCE) to 'U4/reg_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][3]' (FDCE) to 'U4/reg_reg[11][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][3] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][4]' (FDCE) to 'U4/reg_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][4]' (FDCE) to 'U4/reg_reg[11][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][4] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][5]' (FDCE) to 'U4/reg_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][5]' (FDCE) to 'U4/reg_reg[11][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][5] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][6]' (FDCE) to 'U4/reg_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][6]' (FDCE) to 'U4/reg_reg[11][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][6] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][7]' (FDCE) to 'U4/reg_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][7]' (FDCE) to 'U4/reg_reg[11][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][7] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][8]' (FDCE) to 'U4/reg_reg[13][8]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][8]' (FDCE) to 'U4/reg_reg[11][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][8] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][9]' (FDCE) to 'U4/reg_reg[13][9]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][9]' (FDCE) to 'U4/reg_reg[11][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][9] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][10]' (FDCE) to 'U4/reg_reg[13][10]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][10]' (FDCE) to 'U4/reg_reg[11][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][10] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][11]' (FDCE) to 'U4/reg_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][11]' (FDCE) to 'U4/reg_reg[11][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][11] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][12]' (FDCE) to 'U4/reg_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][12]' (FDCE) to 'U4/reg_reg[11][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][12] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][13]' (FDCE) to 'U4/reg_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][13]' (FDCE) to 'U4/reg_reg[11][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][13] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][14]' (FDCE) to 'U4/reg_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][14]' (FDCE) to 'U4/reg_reg[11][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][14] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][15]' (FDCE) to 'U4/reg_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][15]' (FDCE) to 'U4/reg_reg[11][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][15] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][16]' (FDCE) to 'U4/reg_reg[13][16]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][16]' (FDCE) to 'U4/reg_reg[11][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][16] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][17]' (FDCE) to 'U4/reg_reg[13][17]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][17]' (FDCE) to 'U4/reg_reg[11][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][17] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][18]' (FDCE) to 'U4/reg_reg[13][18]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][18]' (FDCE) to 'U4/reg_reg[11][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][18] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][19]' (FDCE) to 'U4/reg_reg[13][19]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][19]' (FDCE) to 'U4/reg_reg[11][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][19] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][20]' (FDCE) to 'U4/reg_reg[13][20]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][20]' (FDCE) to 'U4/reg_reg[11][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][20] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][21]' (FDCE) to 'U4/reg_reg[13][21]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][21]' (FDCE) to 'U4/reg_reg[11][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][21] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][22]' (FDCE) to 'U4/reg_reg[13][22]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][22]' (FDCE) to 'U4/reg_reg[11][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][22] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][23]' (FDCE) to 'U4/reg_reg[13][23]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][23]' (FDCE) to 'U4/reg_reg[11][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][23] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][24]' (FDCE) to 'U4/reg_reg[13][24]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][24]' (FDCE) to 'U4/reg_reg[11][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][24] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][25]' (FDCE) to 'U4/reg_reg[13][25]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][25]' (FDCE) to 'U4/reg_reg[11][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][25] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][26]' (FDCE) to 'U4/reg_reg[13][26]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][26]' (FDCE) to 'U4/reg_reg[11][26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][26] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][27]' (FDCE) to 'U4/reg_reg[13][27]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][27]' (FDCE) to 'U4/reg_reg[11][27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][27] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][28]' (FDCE) to 'U4/reg_reg[13][28]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][28]' (FDCE) to 'U4/reg_reg[11][28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][28] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][29]' (FDCE) to 'U4/reg_reg[13][29]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][29]' (FDCE) to 'U4/reg_reg[11][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][29] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][30]' (FDCE) to 'U4/reg_reg[13][30]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][30]' (FDCE) to 'U4/reg_reg[11][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][30] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[14][31]' (FDCE) to 'U4/reg_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[13][31]' (FDCE) to 'U4/reg_reg[11][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[11][31] )
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][31]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][30]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][29]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][28]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][27]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][26]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][25]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][24]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][23]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][22]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][21]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][20]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][19]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][18]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][17]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][16]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][15]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][14]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][13]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][12]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][11]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][10]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][9]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][8]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][7]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][6]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][5]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][4]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][3]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][2]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][1]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[8][0]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][31]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][30]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][29]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][28]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][27]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][26]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][25]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][24]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][23]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][22]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][21]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][20]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][19]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][18]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][17]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][16]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][15]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][14]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][13]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][12]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][11]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][10]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][9]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][8]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][7]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][6]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][5]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][4]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][3]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][2]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][1]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[9][0]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][31]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][30]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][29]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][28]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][27]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][26]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][25]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][24]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][23]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][22]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][21]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][20]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][19]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][18]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][17]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][16]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][15]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][14]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][13]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][12]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][11]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][10]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][9]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][8]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][7]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][6]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][5]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][4]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][3]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][2]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][1]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[10][0]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[12][31]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[12][30]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[12][29]) is unused and will be removed from module cpu_v2.
WARNING: [Synth 8-3332] Sequential element (U4/reg_reg[12][28]) is unused and will be removed from module cpu_v2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][0]' (FDCE) to 'U4/reg_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][1]' (FDCE) to 'U4/reg_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][2]' (FDCE) to 'U4/reg_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][3]' (FDCE) to 'U4/reg_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][4]' (FDCE) to 'U4/reg_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][5]' (FDCE) to 'U4/reg_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][6]' (FDCE) to 'U4/reg_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][7]' (FDCE) to 'U4/reg_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][8]' (FDCE) to 'U4/reg_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][9]' (FDCE) to 'U4/reg_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][10]' (FDCE) to 'U4/reg_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][11]' (FDCE) to 'U4/reg_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][12]' (FDCE) to 'U4/reg_reg[0][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][12] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][13]' (FDCE) to 'U4/reg_reg[0][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][13] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][14]' (FDCE) to 'U4/reg_reg[0][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][14] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][15]' (FDCE) to 'U4/reg_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][16]' (FDCE) to 'U4/reg_reg[0][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][16] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][17]' (FDCE) to 'U4/reg_reg[0][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][17] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][18]' (FDCE) to 'U4/reg_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][19]' (FDCE) to 'U4/reg_reg[0][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][19] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][20]' (FDCE) to 'U4/reg_reg[0][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][20] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][21]' (FDCE) to 'U4/reg_reg[0][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][21] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][22]' (FDCE) to 'U4/reg_reg[0][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][22] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][23]' (FDCE) to 'U4/reg_reg[0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][23] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][24]' (FDCE) to 'U4/reg_reg[0][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][24] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][25]' (FDCE) to 'U4/reg_reg[0][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][25] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][26]' (FDCE) to 'U4/reg_reg[0][26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][26] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][27]' (FDCE) to 'U4/reg_reg[0][27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][27] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][28]' (FDCE) to 'U4/reg_reg[0][28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][28] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][29]' (FDCE) to 'U4/reg_reg[0][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][29] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][30]' (FDCE) to 'U4/reg_reg[0][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][30] )
INFO: [Synth 8-3886] merging instance 'U4/reg_reg[5][31]' (FDCE) to 'U4/reg_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/reg_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1902.832 ; gain = 520.973 ; free physical = 141270 ; free virtual = 187046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1902.832 ; gain = 520.973 ; free physical = 141153 ; free virtual = 186928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1902.832 ; gain = 520.973 ; free physical = 141153 ; free virtual = 186929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1934.082 ; gain = 552.223 ; free physical = 141147 ; free virtual = 186923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT2   |     1|
|4     |LUT3   |   532|
|5     |LUT4   |     8|
|6     |LUT5   |    82|
|7     |LUT6   |   323|
|8     |MUXF7  |    78|
|9     |FDCE   |  1152|
|10    |IBUF   |     2|
|11    |OBUF   |    98|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  2298|
|2     |  U1     |pc_reg       |   315|
|3     |  U3     |next_address |    12|
|4     |  U4     |regfile      |   131|
|5     |  U5     |alu          |    16|
|6     |  U6     |d_cache      |  1723|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.086 ; gain = 552.227 ; free physical = 141148 ; free virtual = 186924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 837 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 1934.086 ; gain = 178.262 ; free physical = 141206 ; free virtual = 186981
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1934.090 ; gain = 552.227 ; free physical = 141217 ; free virtual = 186992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/g/g_karra/COEN316/Synthesis/Lab4/CPU.xdc]
Finished Parsing XDC File [/nfs/home/g/g_karra/COEN316/Synthesis/Lab4/CPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
277 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:06 . Memory (MB): peak = 1966.102 ; gain = 596.969 ; free physical = 141199 ; free virtual = 186974
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.133 ; gain = 64.031 ; free physical = 141199 ; free virtual = 186975

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 493cb460

Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 2320.289 ; gain = 290.156 ; free physical = 140882 ; free virtual = 186658

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 493cb460

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 493cb460

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 327f9e52

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 327f9e52

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 70419676

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 70419676

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
Ending Logic Optimization Task | Checksum: 70419676

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 70419676

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 70419676

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.289 ; gain = 0.000 ; free physical = 140895 ; free virtual = 186671
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 2320.289 ; gain = 354.188 ; free physical = 140895 ; free virtual = 186671
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140877 ; free virtual = 186653
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3212943a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140877 ; free virtual = 186653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140877 ; free virtual = 186653

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bad3045b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140876 ; free virtual = 186652

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1085c1e5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140876 ; free virtual = 186651

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1085c1e5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140876 ; free virtual = 186651
Phase 1 Placer Initialization | Checksum: 1085c1e5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140876 ; free virtual = 186651

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1085c1e5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.320 ; gain = 0.000 ; free physical = 140874 ; free virtual = 186649
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1a3e2131e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140817 ; free virtual = 186592

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a3e2131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140817 ; free virtual = 186592

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143e2a7d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140816 ; free virtual = 186592

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9847d90a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140816 ; free virtual = 186592

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9847d90a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140816 ; free virtual = 186592

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140820 ; free virtual = 186595

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140820 ; free virtual = 186595

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140820 ; free virtual = 186595
Phase 3 Detail Placement | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140820 ; free virtual = 186595

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140820 ; free virtual = 186595

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140821 ; free virtual = 186596

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f8d3f98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140821 ; free virtual = 186596

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f7748458

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140821 ; free virtual = 186596
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f7748458

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140821 ; free virtual = 186596
Ending Placer Task | Checksum: 68d2b598

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.367 ; gain = 104.047 ; free physical = 140835 ; free virtual = 186611
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2488.367 ; gain = 168.078 ; free physical = 140835 ; free virtual = 186611
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 36c0215e ConstDB: 0 ShapeSum: 3212943a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10eb07947

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2488.367 ; gain = 0.000 ; free physical = 140692 ; free virtual = 186467
Post Restoration Checksum: NetGraph: 77f66700 NumContArr: 96ba1247 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10eb07947

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2490.980 ; gain = 2.613 ; free physical = 140660 ; free virtual = 186436

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10eb07947

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2490.980 ; gain = 2.613 ; free physical = 140660 ; free virtual = 186436
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1169fc732

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 182560a48

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140651 ; free virtual = 186427

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: d3a479ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423
Phase 4 Rip-up And Reroute | Checksum: d3a479ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: d3a479ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: d3a479ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423
Phase 6 Post Hold Fix | Checksum: d3a479ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.327893 %
  Global Horizontal Routing Utilization  = 0.429312 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d3a479ae

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140647 ; free virtual = 186423

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d3a479ae

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140646 ; free virtual = 186421

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17014445f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140646 ; free virtual = 186421
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140680 ; free virtual = 186456

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2512.246 ; gain = 23.879 ; free physical = 140680 ; free virtual = 186456
# report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 30 00:06:40 2020
| Host         : orwell.encs.concordia.ca running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary
| Design       : cpu_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1152 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


# write_bitstream -force CPU.bit
Command: write_bitstream -force CPU.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 100 out of 100 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: pc_out[31:0], rs_out[31:0], rt_out[31:0], clk, overflow, reset, and zero.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CPU.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2872.090 ; gain = 353.824 ; free physical = 140634 ; free virtual = 186414
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 00:07:22 2020...
