{"Source Block": ["oh/common/hdl/oh_mux4.v@22:35@HdlStmAssign", "   output [DW-1:0] out;\n\n   wire \t   error;\n   \n  \n   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n\t\t\t {(DW){sel2}} & in2[DW-1:0] |\n\t\t\t {(DW){sel3}} & in3[DW-1:0]);\n   \n\n   assign error = (sel0 | sel1 | sel2 | sel3) &\n   \t\t  ~(sel0 ^ sel1 ^ sel2 ^ sel3);\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[30, "`ifdef TARGET_SIM\n"]]}}