# SPDX-FileCopyrightText: 2023 - 2025 Rivos Inc.
#
# SPDX-License-Identifier: Apache-2.0

rivos_internal_build: false

max_num_harts_supported: 4

priv_modes_supported: [mmode, smode, umode]

# Hard limits on how many pages the jumsptart infrastructure itself will occupy.
# Allows us to keep track of infrastructure code size.
# The test pages are not limited by these counts and are dependent on the
# number of pages allocated in the test memory map.
jumpstart_mmode:
  text:
    page_size: 0x1000
    linker_script_section: ".jumpstart.cpu.text.mmode.init.enter,.jumpstart.cpu.text.mmode.init.exit,.jumpstart.cpu.text.mmode.init,.jumpstart.cpu.text.mmode.init.end,.jumpstart.cpu.text.mmode"
    pma_memory_type: "wb"
    no_pte_allocation: True
  stack:
    page_size: 0x1000
    num_pages: 4
    xwr: "0b011"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.stack.privileged"
  c_structs:
    page_size: 0x1000
    num_pages: 2
    xwr: "0b011"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.c_structs.mmode"
  data:
    page_size: 0x1000
    xwr: "0b011"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.data.privileged"
jumpstart_smode:
  text:
    page_size: 0x1000
    xwr: "0b101"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.text.smode.init.enter,.jumpstart.cpu.text.smode.init,.jumpstart.cpu.text.smode"
  sdata:
    page_size: 0x1000
    xwr: "0b011"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".sdata"
  bss:
    page_size: 0x1000
    xwr: "0b011"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".bss,.sbss,.sbss.*"
  rodata:
    page_size: 0x1000
    xwr: "0b001"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".rodata"
  heap:
    xwr: "0b011"
    umode: "0b0"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.smode.heap"
jumpstart_umode:
  text:
    page_size: 0x1000
    xwr: "0b101"
    umode: "0b1"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.text.umode"
  stack:
    page_size: 0x1000
    num_pages: 4
    xwr: "0b011"
    umode: "0b1"
    pma_memory_type: "wb"
    linker_script_section: ".jumpstart.cpu.stack.umode"


# These attributes can be overriden by the test attributes file or
# at build time.
diag_attributes:
  diag_entry_label: null
  start_test_in_mmode: false
  enable_virtualization: false
  mmode_start_address: 0x80000000
  # By default smode and umode areas will be placed after the mmode area
  # unless given values by a diag.
  smode_start_address: null
  umode_start_address: null
  num_pages_for_jumpstart_mmode_text: 4
  num_pages_for_jumpstart_mmode_data: 3
  num_pages_for_jumpstart_smode_text: 3
  num_pages_for_jumpstart_smode_sdata: 1
  num_pages_for_jumpstart_smode_bss: 7
  page_size_for_jumpstart_smode_heap: 0x200000
  num_pages_for_jumpstart_smode_heap: 2
  num_pages_for_jumpstart_smode_rodata: 2
  num_pages_for_jumpstart_umode_text: 1
  max_num_pagetable_pages_per_stage: 30
  allow_page_table_modifications: false
  active_hart_mask: '0b1'
  # We'll pick the lowest hart id as the primary hart id if the diag
  # doesn't explicitly specify it or it's not overriden on the command line.
  primary_hart_id: null
  satp_mode: 'sv39'
  vsatp_mode: 'sv39'
  hgatp_mode: 'sv39x4'
  mappings: null
  build_rng_seed: 0xdeadbeef
  # Limit the range of the ELF load sections. If not set then
  # no limit is applied.
  elf_start_address: null
  elf_end_address: null

c_structs:
  thread_attributes:
    fields:
      hart_id: uint8_t
      current_mode: uint8_t
      current_v_bit: uint8_t
      smode_setup_done: uint8_t
      vsmode_setup_done: uint8_t
      trap_override_struct_address: uint64_t
      mmode_reg_context_save_region_address: uint64_t
      num_context_saves_remaining_in_mmode: uint8_t
      smode_reg_context_save_region_address: uint64_t
      num_context_saves_remaining_in_smode: uint8_t
      marchid: uint64_t
      mimpid: uint64_t
      bookend_magic_number: uint64_t
  trap_override_attributes:
    fields:
      vsmode_interrupt_handler_overrides: uint64_t,46
      vsmode_exception_handler_overrides: uint64_t,20
      smode_interrupt_handler_overrides: uint64_t,46
      smode_exception_handler_overrides: uint64_t,20
      mmode_interrupt_handler_overrides: uint64_t,46
      mmode_exception_handler_overrides: uint64_t,20

defines:
  THREAD_ATTRIBUTES_BOOKEND_MAGIC_NUMBER_VALUE: 0x3317150533171505
  PAGE_OFFSET: 12
  DIAG_PASSED: 0
  DIAG_FAILED: 1
  # These are the various states that a hart can be in.
  HART_RUNNING: 2
  HART_INACTIVE: 3
  CHECKTC_DISABLE: nop
  CHECKTC_ENABLE: nop
  MMODE_ROLE_DISABLE: nop
  MMODE_ROLE_ENABLE:  nop
  STIMER_RESET: nop
  MTIMER_RESET: nop
  CPU_CLOCK_FREQUENCY_IN_MHZ: 1

syscall_numbers:
  - SYSCALL_RUN_FUNC_IN_UMODE_COMPLETE
  - SYSCALL_RUN_FUNC_IN_VUMODE_COMPLETE
  - SYSCALL_RUN_FUNC_IN_VSMODE_COMPLETE
  - SYSCALL_RUN_FUNC_IN_SMODE_COMPLETE

# These are the registers that need to be saved/restored when moving
# between U-mode and S-mode. We will generate S and U mode regions to
# hold this context across context switches.
reg_context_to_save_across_exceptions:
  registers:
    gprs: [sp, s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, t0, t1, t2, t3, t4, t5, t6, a0, a1, a2, a3, a4, a5, a6, a7, ra]
    csrs: [epc, tval, status, hstatus]
  # Temporary register to hold the address of the context save area when
  # saving and restoring.
  temp_register: gp
  max_num_context_saves: 5
