# ESP32-C6 OpenOCD - Verified Working Configuration
# Simplified configuration for ESP32-C6 debugging

# Use ESP32 USB-JTAG interface
source [find interface/esp_usb_jtag.cfg]

# ESP32-C6 target (RISC-V based)
set _CHIPNAME esp32c6
set _TARGETNAME $_CHIPNAME.cpu

# Create target
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x0000c25
target create $_TARGETNAME riscv -chain-position $_CHIPNAME.cpu

# Configure debugging
adapter speed 5000
$_TARGETNAME configure -work-area-phys 0x40800000 -work-area-size 0x2000

# Standard debugging ports
gdb_port 3333
telnet_port 4444
tcl_port 6666

# No semihosting - removed ARM command that was causing issues
echo "ESP32-C6 OpenOCD configuration loaded - semihosting issue resolved"
