
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/gobmk_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2549267 heartbeat IPC: 3.9227 cumulative IPC: 3.9227 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2549267 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14300232 heartbeat IPC: 0.850994 cumulative IPC: 0.850994 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 25688622 heartbeat IPC: 0.878088 cumulative IPC: 0.864328 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 36552653 heartbeat IPC: 0.920469 cumulative IPC: 0.882265 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 47798292 heartbeat IPC: 0.889234 cumulative IPC: 0.883997 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 59088160 heartbeat IPC: 0.88575 cumulative IPC: 0.884347 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 70129109 heartbeat IPC: 0.905719 cumulative IPC: 0.887839 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 81722681 heartbeat IPC: 0.862547 cumulative IPC: 0.884135 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 92922383 heartbeat IPC: 0.892881 cumulative IPC: 0.885219 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 104428226 heartbeat IPC: 0.869124 cumulative IPC: 0.883401 (Simulation time: 0 hr 5 min 47 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 115925587 heartbeat IPC: 0.869765 cumulative IPC: 0.882018 (Simulation time: 0 hr 6 min 22 sec) 
Finished CPU 0 instructions: 100000004 cycles: 113376321 cumulative IPC: 0.882018 (Simulation time: 0 hr 6 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.882018 instructions: 100000004 cycles: 113376321
cpu0_DTLB TOTAL     ACCESS:   21502485  HIT:   21376301  MISS:     126184
cpu0_DTLB LOAD      ACCESS:   14899197  HIT:   14792023  MISS:     107174
cpu0_DTLB RFO       ACCESS:    6603288  HIT:    6584278  MISS:      19010
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.267 cycles
cpu0_ITLB TOTAL     ACCESS:    9266885  HIT:    9264444  MISS:       2441
cpu0_ITLB LOAD      ACCESS:    9266885  HIT:    9264444  MISS:       2441
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.8054 cycles
cpu0_L1I TOTAL     ACCESS:    7388571  HIT:    7078795  MISS:     309776
cpu0_L1I LOAD      ACCESS:    7388571  HIT:    7078795  MISS:     309776
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.0094 cycles
cpu0_STLB TOTAL     ACCESS:     128625  HIT:     123297  MISS:       5328
cpu0_STLB LOAD      ACCESS:     109615  HIT:     104521  MISS:       5094
cpu0_STLB RFO       ACCESS:      19010  HIT:      18776  MISS:        234
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 54.4527 cycles
cpu0_L1D TOTAL     ACCESS:   26588444  HIT:   26129256  MISS:     459188
cpu0_L1D LOAD      ACCESS:   14809160  HIT:   14499839  MISS:     309321
cpu0_L1D RFO       ACCESS:   11773962  HIT:   11624748  MISS:     149214
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5322  HIT:       4669  MISS:        653
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.6886 cycles
cpu0_L2C TOTAL     ACCESS:     984504  HIT:     813680  MISS:     170824
cpu0_L2C LOAD      ACCESS:     619095  HIT:     483327  MISS:     135768
cpu0_L2C RFO       ACCESS:     149203  HIT:     114233  MISS:      34970
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     215553  HIT:     215510  MISS:         43
cpu0_L2C TRANSLATION ACCESS:        653  HIT:        610  MISS:         43
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 48.3072 cycles
LLC TOTAL     ACCESS:     247468  HIT:     220068  MISS:      27400
LLC LOAD      ACCESS:     135767  HIT:     112919  MISS:      22848
LLC RFO       ACCESS:      34970  HIT:      30528  MISS:       4442
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      76688  HIT:      76581  MISS:        107
LLC TRANSLATION ACCESS:         43  HIT:         40  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 170.278 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4221  ROW_BUFFER_MISS:      23072
 DBUS AVG_CONGESTED_CYCLE:    3.84691
 WQ ROW_BUFFER_HIT:       1765  ROW_BUFFER_MISS:       5836  FULL:          0


CPU 0 Branch Prediction Accuracy: 87.3602% MPKI: 24.4764 Average ROB Occupancy at Mispredict: 16.8335
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00393
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 24.4297
BRANCH_DIRECT_CALL: 0.00715
BRANCH_INDIRECT_CALL: 0.03275
BRANCH_RETURN: 0.00288

