Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Oct  6 13:32:11 2023
| Host         : AryanLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_timing_summary_routed.rpt -pb BCD_timing_summary_routed.pb -rpx BCD_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.941ns  (logic 5.324ns (48.665%)  route 5.616ns (51.335%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  s1_IBUF_inst/O
                         net (fo=8, routed)           3.180     4.641    s1_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.152     4.793 r  A0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437     7.230    A0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.711    10.941 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000    10.941    A0
    U2                                                                r  A0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.707ns  (logic 5.316ns (49.651%)  route 5.391ns (50.349%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  s3 (IN)
                         net (fo=0)                   0.000     0.000    s3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  s3_IBUF_inst/O
                         net (fo=5, routed)           3.328     4.776    s3_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.149     4.925 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.063     6.988    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.719    10.707 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.707    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.388ns  (logic 5.335ns (51.360%)  route 5.053ns (48.640%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  s1_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.639    s1_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.152     4.791 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.875     6.666    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    10.388 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    10.388    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.348ns  (logic 5.114ns (49.425%)  route 5.233ns (50.575%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  s1_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.639    s1_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I2_O)        0.124     4.763 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.056     6.819    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.348 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    10.348    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.108ns (49.378%)  route 5.237ns (50.622%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  s3 (IN)
                         net (fo=0)                   0.000     0.000    s3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  s3_IBUF_inst/O
                         net (fo=5, routed)           3.323     4.771    s3_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.895 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.914     6.809    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.345 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    10.345    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 5.337ns (51.634%)  route 4.999ns (48.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  s3 (IN)
                         net (fo=0)                   0.000     0.000    s3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  s3_IBUF_inst/O
                         net (fo=5, routed)           3.323     4.771    s3_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.154     4.925 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.676     6.602    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.336 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    10.336    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.264ns  (logic 5.077ns (49.462%)  route 5.187ns (50.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  s3 (IN)
                         net (fo=0)                   0.000     0.000    s3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  s3_IBUF_inst/O
                         net (fo=5, routed)           3.328     4.776    s3_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I1_O)        0.124     4.900 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     6.760    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.264 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    10.264    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 5.120ns (50.151%)  route 5.090ns (49.849%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  s1_IBUF_inst/O
                         net (fo=8, routed)           3.180     4.641    s1_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.124     4.765 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910     6.675    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.210 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    10.210    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.226ns  (logic 1.578ns (48.911%)  route 1.648ns (51.089%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  s1_IBUF_inst/O
                         net (fo=8, routed)           1.317     1.546    s1_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.051     1.597 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.928    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.297     3.226 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.262ns  (logic 1.482ns (45.445%)  route 1.780ns (54.555%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  s2 (IN)
                         net (fo=0)                   0.000     0.000    s2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  s2_IBUF_inst/O
                         net (fo=8, routed)           1.369     1.601    s2_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.646 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     2.056    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.262 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     3.262    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.511ns (46.238%)  route 1.757ns (53.762%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  s1_IBUF_inst/O
                         net (fo=8, routed)           1.317     1.546    s1_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.591 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.440     2.031    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.267 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     3.267    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.513ns (45.337%)  route 1.824ns (54.663%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  s2 (IN)
                         net (fo=0)                   0.000     0.000    s2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  s2_IBUF_inst/O
                         net (fo=8, routed)           1.383     1.615    s2_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.660 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.441     2.101    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.337 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.337    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.557ns (46.457%)  route 1.794ns (53.543%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  s2 (IN)
                         net (fo=0)                   0.000     0.000    s2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  s2_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.613    s2_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I2_O)        0.042     1.655 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.413     2.068    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.351 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.507ns (44.519%)  route 1.878ns (55.481%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  s2 (IN)
                         net (fo=0)                   0.000     0.000    s2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  s2_IBUF_inst/O
                         net (fo=8, routed)           1.381     1.613    s2_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.658 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     2.155    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.385 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     3.385    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.552ns (45.255%)  route 1.878ns (54.745%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  s1_IBUF_inst/O
                         net (fo=8, routed)           1.372     1.601    s1_IBUF
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.044     1.645 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.506     2.151    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.430 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.430    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3
                            (input port)
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.572ns  (logic 1.537ns (43.016%)  route 2.036ns (56.984%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  s3 (IN)
                         net (fo=0)                   0.000     0.000    s3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  s3_IBUF_inst/O
                         net (fo=5, routed)           1.363     1.579    s3_IBUF
    SLICE_X65Y11         LUT3 (Prop_lut3_I2_O)        0.049     1.628 r  A0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.673     2.301    A0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.572 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000     3.572    A0
    U2                                                                r  A0 (OUT)
  -------------------------------------------------------------------    -------------------





