// Seed: 1430752769
`define pp_1 0
module module_0 (
    id_1
);
  inout id_1;
  logic id_1;
endmodule
module module_1 (
    id_1
);
  input id_1;
  initial
    if (id_1)
      #id_1 begin
        id_1 <= 1'b0 === 1 ? 1 : id_1;
        begin
          id_1 <= id_1;
        end
        id_1 <= 1;
        @(negedge 1) begin
          id_1 <= 1;
          begin
            if (1)
              #1
              if (id_1) id_1 = id_1;
              else begin
                begin
                  id_1 = 1;
                end
                {id_1} <= 1;
              end
            else if (id_1) id_1 <= id_1;
          end
          @(posedge id_1 or posedge 1) id_1 = 1;
        end : id_1
      end
endmodule
