********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:59:06
COMMAND: -cd verilog/src/unisims URAM288_BASE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l URAM288_BASE.v.log

[ERR:UH0700] URAM288_BASE.v:805: Unsupported expression "<n<> u<11479> t<Number_1Tickbx> p<11480> l<805>>        $display("Error: [Unisim %s-20] EN_AUTO_SLEEP_MODE attribute is set to %s and USE_EXT_CE_B is set to %s. External OREG CE cannot be used when AUTO_SLEEP_MODE is enabled. Instance: %m", MODULE_NAME, EN_AUTO_SLEEP_MODE_REG, USE_EXT_CE_B_REG);
".

[ERR:UH0701] URAM288_BASE.v:1805: Unsupported statement "<n<> u<24128> t<Tf_item_declaration> p<24472> c<24127> s<24134> l<1805>>       ram_data_a_out = mem[ram_addr_a];
".

[ERR:UH0701] URAM288_BASE.v:1805: Unsupported statement "<n<> u<24134> t<Tf_item_declaration> p<24472> c<24133> s<24140> l<1805>>       ram_data_a_out = mem[ram_addr_a];
".

[ERR:UH0701] URAM288_BASE.v:1805: Unsupported statement "<n<> u<24140> t<Tf_item_declaration> p<24472> c<24139> s<24156> l<1805>>       ram_data_a_out = mem[ram_addr_a];
".

[ERR:UH0701] URAM288_BASE.v:1806: Unsupported statement "<n<> u<24156> t<Tf_item_declaration> p<24472> c<24155> s<24175> l<1806>>     end
".

[ERR:UH0701] URAM288_BASE.v:1807: Unsupported statement "<n<> u<24175> t<Tf_item_declaration> p<24472> c<24174> s<24194> l<1807>> 
".

[ERR:UH0701] URAM288_BASE.v:1807: Unsupported statement "<n<> u<24194> t<Tf_item_declaration> p<24472> c<24193> s<24203> l<1807>> 
".

[ERR:UH0701] URAM288_BASE.v:1807: Unsupported statement "<n<> u<24203> t<Tf_item_declaration> p<24472> c<24202> s<24470> l<1807>> 
".

[NTE:CP0309] URAM288_BASE.v:67: Implicit port type (wire) for "DBITERR_A",
there are 5 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

