.ALIASES
R_R1            R1(1=0 2=N21268 ) CN @TEST.SCHEMATIC1(sch_1):INS14990@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N14709 ) CN @TEST.SCHEMATIC1(sch_1):INS15254@ANALOG.C.Normal(chips)
R_RL            RL(1=0 2=N14709 ) CN @TEST.SCHEMATIC1(sch_1):INS17883@ANALOG.R.Normal(chips)
V_V1            V1(+=N14763 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS20577@SOURCE.VDC.Normal(chips)
X_Q1            Q1(D=N14763 G=N21268 S=N14709 ) CN @TEST.SCHEMATIC1(sch_1):INS20670@SILICONIX.Si1433DH.Normal(chips)
D_D1            D1(A=N21268 C=N14709 ) CN @TEST.SCHEMATIC1(sch_1):INS21032@FAGOR_ZY_GP.ZY15GP.Normal(chips)
_    _(GND_0=0)
.ENDALIASES
