Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'ov5640_udp_pc'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -convert_bram8 -lc off -power off -o ov5640_udp_pc_map.ncd
ov5640_udp_pc.ngd ov5640_udp_pc.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Feb 23 13:53:54 2024

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                 2,094 out of  18,224   11%
    Number used as Flip Flops:               2,071
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               23
  Number of Slice LUTs:                      3,112 out of   9,112   34%
    Number used as logic:                    3,030 out of   9,112   33%
      Number using O6 output only:           2,166
      Number using O5 output only:             108
      Number using O5 and O6:                  756
      Number used as ROM:                        0
    Number used as Memory:                      17 out of   2,176    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            17
        Number using O6 output only:            11
        Number using O5 output only:             0
        Number using O5 and O6:                  6
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:     54
      Number with same-slice carry load:        10
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 1,130 out of   2,278   49%
  Number of MUXCYs used:                       976 out of   4,556   21%
  Number of LUT Flip Flop pairs used:        3,520
    Number with an unused Flip Flop:         1,672 out of   3,520   47%
    Number with an unused LUT:                 408 out of   3,520   11%
    Number of fully used LUT-FF pairs:       1,440 out of   3,520   40%
    Number of unique control sets:              66
    Number of slice register sites lost
      to control set restrictions:             170 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     186   24%
    Number of LOCed IOBs:                       46 out of      46  100%
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        22 out of      32   68%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   5 out of     248    2%
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   6 out of     248    2%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            2 out of      32    6%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.08

Peak Memory Usage:  4621 MB
Total REAL time to MAP completion:  25 secs 
Total CPU time to MAP completion:   19 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:303 - You are using an internal switch -convert_bram8 
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <cam_pclk> is placed at site <D5>. The corresponding BUFG
   component <cam_pclk_BUFGP/BUFG> is placed at site <BUFGMUX_X2Y9>. There is
   only a select set of IOBs that can use the fast path to the Clocker buffer,
   and they are not being used. You may want to analyze why this problem exists
   and correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE
   constraint was applied on COMP.PIN <cam_pclk.PAD> allowing your design to
   continue. This constraint disables all clock placer rules related to the
   specified COMP.PIN. The use of this override is highly discouraged as it may
   lead to very poor timing results. It is recommended that this error condition
   be corrected in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/m_axis_dout_tvalid has no
   load.
INFO:LIT:395 - The above info message is repeated 41 more times for the
   following (max. 5 shown):
   u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig000
   0016c,
   u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig000
   0016e,
   u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig000
   0019e,
   u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig000
   001a0,
   u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/sig000
   001cf
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1261 - RAMB8BWER block
   'u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_r
   am_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram' has been
   converted to a RAMB16BWER.
INFO:MapLib:1261 - RAMB8BWER block
   'u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_r
   am_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram' has been
   converted to a RAMB16BWER.
INFO:MapLib:1261 - RAMB8BWER block
   'u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shi
   ft_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem
   _gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram' has been
   converted to a RAMB16BWER.
INFO:MapLib:1261 - RAMB8BWER block
   'u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shi
   ft_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem
   _gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram' has been
   converted to a RAMB16BWER.
INFO:MapLib:1261 - RAMB8BWER block
   'u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_
   shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_
   mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram' has
   been converted to a RAMB16BWER.
INFO:MapLib:1261 - RAMB8BWER block
   'u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_
   shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_
   mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram' has
   been converted to a RAMB16BWER.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 119 block(s) removed
  53 block(s) optimized away
  86 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT14" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>1" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>10" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT9" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT9" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>11" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT10"
is loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT10" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>12" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT11"
is loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT11" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>13" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT12"
is loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT12" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>14" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT13"
is loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT13" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>2" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT1" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT1" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>3" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT2" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT2" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>4" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT3" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT3" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>5" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT4" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT4" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>6" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT5" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT5" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>7" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT6" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT6" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>8" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT7" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT7" (ROM)
removed.
Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>9" (ROM)
removed.
 The signal "u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT8" is
loadless and has been removed.
  Loadless block
"u_vip_bin/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT8" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT14" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>1"
(ROM) removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>10"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT9"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT9" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>11"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT10"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT10" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>12"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT11"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT11" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>13"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT12"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT12" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>14"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT13"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT13" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>2"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT1"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT1" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>3"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT2"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT2" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>4"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT3"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT3" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>5"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT4"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT4" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>6"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT5"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT5" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>7"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT6"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT6" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>8"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT7"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT7" (ROM)
removed.
Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT_lut<0>9"
(ROM) removed.
 The signal "u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT8"
is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_rgb2ycbcr/Madd_rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT8" (ROM)
removed.
Loadless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk00000
1f1" (XOR) removed.
 The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/sig00000
3d2" is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk00000
1fe" (MUX) removed.
 The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/sig00000
3c6" is loadless and has been removed.
  Loadless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk00000
223" (BUF) removed.
Loadless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk00000
1fd" (XOR) removed.
Loadless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk00000
20a" (XOR) removed.
The signal "u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/m_axis_dout_tvalid"
is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/sig00000010" is
sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/sig0000014f" is
sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000280" (FF)
removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig00000
16c" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig00000
16e" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/sig00000
182" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/blk00000
00f" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig00000
19e" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig00000
1a0" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/sig00000
1b6" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/blk00000
03f" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/sig00000
1cf" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/sig00000
1d1" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/sig00000
1e3" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/blk00000
063" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/sig00000
200" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/sig00000
202" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/sig00000
21a" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/blk00000
081" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/sig00000
232" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/sig00000
234" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/sig00000
244" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/blk00000
0bd" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/sig00000
262" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/sig00000
264" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/sig00000
27e" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/blk00000
0e3" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/sig00000
295" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/sig00000
297" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/sig00000
2a5" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/blk00000
10f" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/sig00000
2c4" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/sig00000
2c6" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/sig00000
2e2" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/blk00000
127" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/sig00000
2f8" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/sig00000
2fa" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/sig00000
305" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/blk00000
16b" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/sig00000
325" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/sig00000
327" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/sig00000
343" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/blk00000
186" (XOR) removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
36e" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
370" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
371" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
372" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
373" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
374" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
375" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
376" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
377" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
378" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
379" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
37a" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
37b" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
37c" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
37d" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
37e" is sourceless and has been removed.
The signal
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/sig00000
38e" is sourceless and has been removed.
 Sourceless block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1b4" (XOR) removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is
sourceless and has been removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is
sourceless and has been removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is
sourceless and has been removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is
sourceless and has been removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_176_o_GND_176_o
_sub_2_OUT<2>" is sourceless and has been removed.
 Sourceless block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF)
removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_176_o_GND_176_o
_sub_2_OUT<1>" is sourceless and has been removed.
 Sourceless block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF)
removed.
The signal
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_176_o_GND_176_o
_sub_2_OUT<0>" is sourceless and has been removed.
 Sourceless block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF)
removed.
Unused block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_176_o_GND_
176_o_sub_2_OUT<10:0>_xor<0>" (XOR) removed.
Unused block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_176_o_GND_
176_o_sub_2_OUT<10:0>_xor<1>" (XOR) removed.
Unused block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_176_o_GND_
176_o_sub_2_OUT<10:0>_xor<2>" (XOR) removed.
Unused block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
Unused block
"u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000004" (FF)
removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/blk00000
011" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/blk00000
019" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/blk00000
041" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/blk00000
04a" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/blk00000
065" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/blk00000
06c" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/blk00000
083" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/blk00000
08d" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/blk00000
0bf" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/blk00000
0c5" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/blk00000
0e5" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/blk00000
0f0" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/blk00000
111" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/blk00000
116" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/blk00000
129" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/blk00000
135" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/blk00000
16d" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/blk00000
171" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/blk00000
188" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/blk00000
195" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1b3" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1b6" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1b7" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1b8" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1b9" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1ba" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1bb" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1bc" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1bd" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1be" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1bf" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1c0" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1c1" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1c2" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1c3" (XOR) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk00000
1c4" (MUX) removed.
Unused block
"u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000027f"
(SRLC16E) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd11
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd111
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd112
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd113
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd115
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd16
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd17
   optimized to 0
LUT2 		u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd19
   optimized to 0
GND
		u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generato
r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.
native_blk_mem_gen/valid.cstr/XST_GND
GND 		u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/XST_GND
VCC 		u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/XST_VCC
GND 		u_rotame_dispose/u_ram_16384x16/XST_GND
VCC 		u_rotame_dispose/u_ram_16384x16/XST_VCC
GND
		u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram
_8bit/u_ram_1024x8_0/XST_GND
VCC
		u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram
_8bit/u_ram_1024x8_0/XST_VCC
GND
		u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram
_8bit/u_ram_1024x8_1/XST_GND
VCC
		u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram
_8bit/u_ram_1024x8_1/XST_VCC
GND
		u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift
_ram_8bit/u_ram_1024x8_0/XST_GND
VCC
		u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift
_ram_8bit/u_ram_1024x8_0/XST_VCC
GND
		u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift
_ram_8bit/u_ram_1024x8_1/XST_GND
VCC
		u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift
_ram_8bit/u_ram_1024x8_1/XST_VCC
VCC 		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000002
GND 		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000003
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/blk0000
000c
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000000b/blk0000
000d
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/blk0000
003c
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000003b/blk0000
003d
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/blk0000
0060
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000005f/blk0000
0061
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/blk0000
007e
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000007d/blk0000
007f
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/blk0000
00ba
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000b9/blk0000
00bb
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/blk0000
00e0
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000000df/blk0000
00e1
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/blk0000
010c
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk0000010b/blk0000
010d
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/blk0000
0124
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000123/blk0000
0125
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/blk0000
0168
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000167/blk0000
0169
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/blk0000
0183
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk00000182/blk0000
0184
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk0000
01b1
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001b0/blk0000
01b2
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk0000
01ef
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_cordic/blk00000001/blk000001ee/blk0000
01f0
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_sh
ift_ram_8bit/u_ram_1024x8_0/XST_GND
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_sh
ift_ram_8bit/u_ram_1024x8_0/XST_VCC
GND
		u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_sh
ift_ram_8bit/u_ram_1024x8_1/XST_GND
VCC
		u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_sh
ift_ram_8bit/u_ram_1024x8_1/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_data<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_data<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_href                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_pclk                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cam_pwdn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| cam_rst_n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| cam_scl                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| cam_sda                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| cam_vsync                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| eth_rst_n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| eth_rx_ctl                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| eth_rxc                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| eth_rxd<0>                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| eth_rxd<1>                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| eth_rxd<2>                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| eth_rxd<3>                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| eth_tx_ctl                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| eth_txc                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| eth_txd<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| eth_txd<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| eth_txd<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| eth_txd<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| led                                | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| remote_in                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| seg_led<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<4>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<5>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<6>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_led<7>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sel<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sel<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sel<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sel<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sel<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sel<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sys_clk                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sys_rst_n                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
