CORE buechi
../../verilog/SVA/system_verilog_assertion3.sv
--buechi --module main
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
