[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of ADM3075EARZ-REEL7 production of ANALOG DEVICES from the text:3.3 V, ±15 kV ESD-Protected, Half- and \nFull-Duplex, RS -485/RS -422 Transceivers  \nADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E  \nRev.  F Document Feedback  \nInformation furnished by Analog Devices is  believed to be accurate and reliable. However, no \nresponsibility is ass umed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice.  No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.  O\nne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  © 2006– 2019 Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nTIA/EIA RS -485/RS -422 compliant  \n±15 kV ESD protection on RS -485 input/output pins  \nData rates  \nADM3070E/ADM3071E/ADM3072E: 250 kbps  \nADM3073E/ADM3074E/ADM3075E: 500 kbps  \nADM3076E/ADM3077E/ADM3078E: 16 Mbps  \nHalf - and full -duplex options  \nTrue fail -safe receiver inputs  \nUp to 256 nodes on the bus  \n−40°C to +125°C temperature option  \nHot -swap input structure on DE and RE pins \nReduced slew rates for low EMI  \nLow power shutdown current (all except ADM3071E/ \nADM3074E/ADM3077E)  \nOutputs high -Z when disabled or powered off  \nCommon- mode input  range: −7 V to +12 V  \nThermal shutdown and short -circuit protection  \n8-lead and 14- lead narrow SOIC packages \nAPPLICATIONS  \nPower/energy metering  \nIndustrial control \nLighting systems Telecommunications Security systems Instrumentation \nGENERAL DESCRIPTION  \nThe A DM307xE are 3.3 V , low power data transceivers with \n±15 kV ESD protection suitable for full - and half -duplex \ncommunication on multipoint bus transmission lines. They  \nare designed for balanced data transmission, and they comply \nwith TIA/EIA standards: RS -485 and  RS-422.  \nThe devices have a ⅛ unit load receiver input impedance, which allows up to 256 transceivers on a bus. Because only one driver should be enabled at any time, the output of a disabled or powered -\ndown driver is tristated to avoid overloading the bus.  \nThe receiver inputs have a  true fail -safe feature, which eliminates \nthe need for external bias resistors and ensures a logic high output level when the inputs are open or shorted. This guar -\nantees that the receiver outputs are in a known state before \ncommunication begins and when c ommunication ceases.  FUNCTIONAL BLOCK DIA GRAMS \nADM3070E/\nADM3073E/\nADM3076E\nRO\nRE\nDE\nDIVCC\nA\nB\nZ\nY\nGNDR\nD\n06285-001\nF\nigure 1. \nADM3071E/\nADM3074E/\nADM3077E\nRO\nDIVCC\nA\nB\nZ\nY\nGNDR\nD\n06285-002\nF\nigure 2. \nADM3072E/\nADM3075E/\nADM3078E\nRO\nRE\nDE\nDIVCC\nA\nB\nGNDDR\n06285-003\nF\nigure 3. \nADM3070E /ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E  \n \nRev. F | Page 2 of 20 TABLE OF CONTENTS \nFeatures .............................................................................................. 1  \nApplications ....................................................................................... 1  \nGeneral Description ......................................................................... 1  \nFunctional Block Diagrams ............................................................. 1  \nRevision History ............................................................................... 2  \nSpecifications ..................................................................................... 4  \nTiming Specifications—\nADM3070E/ADM3071E/ADM3072E ....................................... 5  \nTiming Specifications—ADM3073E/ADM3074E/ADM3075E ....................................... 6\n \nTiming Specifications—ADM3076E/ADM3077E/ADM3078E ....................................... 7\n \nAbsolute Maximum Ratings ............................................................ 8  \nESD Caution .................................................................................. 8  \nPin Configurations and Function Descriptions ........................... 9  \nTest Circuits and Switching Characteristics ................................ 10  Typical Performance Characteristics ........................................... 12  \nCircuit Description......................................................................... 15  \nFunction Tables ........................................................................... 15  \nReceiver Fail-Safe ....................................................................... 15  \nHot-Swap Capability .................................................................. 16  \nLine Length vs. Data Rate ......................................................... 16  \n±15 kV ESD Protection ............................................................. 16  \nHuman Body Model .................................................................. 16  \n256 Transceivers on the Bus ...................................................... 16  \nReduced EMI and Reflections .................................................. 16  \nLow Power Shutdown Mode ..................................................... 17  \nDriver Output Protection .......................................................... 17  \nTypical Applications ................................................................... 17  \nOutline Dimensions ....................................................................... 19  \nOrdering Guide .......................................................................... 20  \n \nREVISION HISTORY \n9/2019—Rev. E to Rev. F \nChanges to Table 6 ............................................................................ 8 \n 8/2009—Rev. D to Rev. E Changes to Ordering Guide .......................................................... 20  \n4/2009—Rev. C to Rev. D \nChanges to Ordering Guide .......................................................... 20  1/2009—Rev. B to Rev. C Changes to Ordering Guide .......................................................... 20 \n \n   8/2008—Rev. A to Rev. B \nChanges to Table 3 ............................................................................. 5 \nChanges to Figure 36 ...................................................................... 18 Updated Outline Dimensions ....................................................... 19 Changes to Ordering Guide .......................................................... 20  \n10/2006—Rev. 0 to Rev. A \nAdded ADM3077E and ADM3078E ............................... Universal Changes to Figure 2 and Figure 3 .................................................... 1 Changes to Figure 5 and Figure 6 .................................................... 9 Changes to Figure 34 and Figure 35............................................. 17 \nUpdated Outline Dimensions ....................................................... 19 \nChanges to Ordering Guide .......................................................... 20  8/06—Revision 0: Initial Version \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 3  of 20 The driver outputs of the 250 kbps and 500 kbps devices are slew \nrate limited to reduce EMI and data errors caused by reflections \nfrom improperly terminated buses. Excessive power dissipation  \ncaused b y bus contention or by output shorting is prevented \nwith a thermal shutdown circuit.  The parts are fully specified over the industrial temperature ranges and are available in 8 -lead and 14 -lead narrow SOIC \npackages.  \n \nTable 1. Sele ction Table  \nPart No.  Half/Full \nDuplex  Data  Rate \n(Mbps) Slew Rate \nLimited  Driver/Receiver Enable Low Power Shutdown  Nodes on \nBus  ±15  kV ESD  \non Bus Pins Pin Count  \nADM3070E  Full 0.25 Yes Yes Yes 256 Yes 14 \nADM3071E  Full 0.25 Yes No No 256 Yes 8 \nADM 3072E  Half 0.25 Yes Yes Yes 256 Yes 8 \nADM3073E  Full 0.5 Yes Yes Yes 256 Yes 14 \nADM3074E  Full 0.5 Yes No No 256 Yes 8 \nADM3075E  Half  0.5 Yes Yes Yes 256 Yes 8 \nADM3076E  Full 16 No Yes Yes 256 Yes 14 \nADM3077E  Full 16 No No No 256 Yes 8 \nADM3078E  Half  16 No Yes Yes 256 Yes 8 \nADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E   \n \nRev. F | Page 4 of 20 SPECIFICATIONS \nVCC = 3.3 V ±  10%, T A = T MIN to T MAX, unless otherwise noted.  \nTable 2. ADM3070E/ADM3071E/ADM3072E/ADM3073E/ADM3074E/ADM3075E/ADM3076E/ADM3077E/ADM3078E  \nParameter  Symbol  Min  Typ  Max  Unit  Test Con ditions/C omments \nDRIVER        \nDifferential Output s       \nDifferential Output Voltage  VOD 2.0  VCC V RL = 100 Ω (RS -422) (see Figure 7) \n  1.5  VCC V RL = 54 Ω (RS -485) (see Figure 7) \n    VCC V No load  \nΔ|V OD| for Complementary Output States1 ΔV OD   0.2 V RL = 54 Ω or 100 Ω (see Figure 7)  \nCommon -Mode Output Voltage VOC  VCC/2 3 V RL = 54 Ω or 100 Ω (see Figure 7) \nΔ|V OC| for Complementary Output States1 ΔV OC   0.2 V RL = 54 Ω or 100 Ω (see Figure 7) \nShort -Circuit Output Current IOSD 40  250 mA 0 V < V OUT < 12 V  \n  −250  −40 mA −7 V < V OUT < V CC \nShort -Circuit Foldback Output Current IOSDF 20   mA (VCC − 1 V) < V OUT < 12 V  \n    −20 mA −7 V < V OUT < +1 V  \nOutput Leakage (Y, Z) Full Duplex  IO   125 µA DE = 0 V, RE = 0 V, V CC = 0 V or 3.6 V, V IN = 12 V  \n  −100   µA DE = 0 V, RE = 0 V, V CC = 0 V or 3.6 V, V IN = −7 V  \nLogic Inputs       \nInput High Voltage  VIH 2.0   V DE, DI, RE \nInput Low Voltage  VIL   0.8 V DE, DI, RE \nInput Hysteresis  VHYS  100  mV DE, DI, RE \nLogic Input Current  IIN   ±1 µA DE, DI, RE \nInput Impedance First Transition   1  10 kΩ DE \nThermal Shutdown Threshold  TTS  175  °C  \nTherma l Shutdown Hysteresis  TTSH  15  °C  \nRECEIVER       \nDifferential Inputs       \nDifferential Input Threshold Voltage  VTH −200 −125 −50 mV −7 V < V CM < +12 V  \nInput Hysteresis  ΔV TH  15  mV VA + V B = 0 V  \nInput Resistance (A, B)  RIN 96   kΩ −7 V < V CM < +12 V \nInput Current (A, B) IA, IB   125 µA DE = 0 V, V CC = 0 V or 3.6 V, V IN = 12 V  \n  −100   µA DE = 0 V, V CC = 0 V or 3.6 V, V IN = −7 V  \nRO Logic Output        \nOutput High Voltage  VOH VCC − 0.6   V IOUT = −1 mA  \nOutput Low Voltage  VOL   0.4 V IOUT = 1 mA  \nShort -Circuit Output Current IOSR   ±80  mA 0 V < V RO < V CC \nTristate Output Leakage Current IOZR   ±1 µA VCC = 3.6 V, 0 V < V OUT < V CC \nPOWER SUPPLY       \nSupply Current ICC  0.8 1.5 mA No load, DE = V CC, RE = 0 V  \n   0.8 1.5 mA No load, DE = V CC, RE = V CC \n   0.8 1.5 mA No load, DE = 0 V, RE = 0 V  \nShutdown Current  ISHDN  0.05 10 µA DE = 0 V, RE = V CC \nESD PROTECTION        \nA, B, Y, Z Pins    ±15   kV Human body model  \nAll Pins Except A,  B, Y, Z Pins    ±4  kV Human body model  \n \n1 Δ|VOD| and Δ| VOC| are the changes in V OD and V OC, respectively, when the DI input changes state.  \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 5 of 20 TIMING SPECIFICATION S—ADM3070E/ADM3071E/ADM3072E  \nVCC = 3.3 V ± 10%, T A = T MIN to T MAX, unless otherwise noted.  \nTable 3.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nDRIVER        \nMaximum Data Rate  250   kbps   \nPropagation Delay, Low -to-High Level  tDPLH 250  1500 ns CL = 50 pF , RL = 54 Ω (see Figure 8 and Figure 9) \nPropagation Delay, High-to -Low Level  tDPHL 250  1500 ns CL = 50 pF, RL = 54 Ω (see Figure 8 and Figure 9) \nRise Time/Fa ll Time  tDR/tDF 350  1600 ns CL = 50 pF , RL = 54 Ω (see Figure 8 and Figure 9) \n|tDPLH − t DPHL| Differential Driver Output Skew tDSKEW    200 ns CL = 50 pF, R L = 54 Ω (see Figure 8 and Figure 9)1 \nEnable to Output High  tDZH   2500 ns See Figure 10 \nEnable to Output Low  tDZL   2500 ns See Figure 11 \nDisable Time from Low tDLZ   100 ns See Figure 11 \nDisable Time from High  tDHZ   100 ns See Figure 10 \nEnable Time from Shutdown to High  tDZH(SHDN)    5500 ns See Figure 10 \nEnable Time from Shutdown to Low  tDZL(SHDN)    5500 ns See Figure 11 \nRECEIVER        \nMaximum Data Rate  250   kbps   \nPropagation Delay, Low -to-High Level  tRPLH   200 ns CL = 15 pF (see Figure 12 and Figure 13) \nPropagation Delay, High-to -Low Level  tRPHL   200 ns CL = 15 pF (see Figure 12 and Figure 13) \n|tRPLH − t RPHL| Output Skew  tRSKEW    30 ns CL = 15 pF (see Figure 12 and Figure 13) \nEnable to Output High  tRZH   50 ns See Figure 14 \nEnable to Output Low  tRZL   50 ns See Figure 14 \nDisable Time from Low tRLZ   50 ns See Figure 14 \nDisable Time from High  tRHZ   50 ns See Figure 14 \nEnable Time from Shutdown to High  tRZH(SHDN)    4000 ns See Figure 14 \nEnable Time from Shutdown to Low  tRZL(SHDN)    4000 ns See Figure 14 \nTIME TO SHUTDOWN tSHDN 50 200 600 ns  \n \n1 VCC = 3.3 V.  \n \nADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E   \n \nRev. F | Page 6  of 20 TIMING SPECIFICATION S—ADM3073E/ADM3074E/ADM3075E  \nVCC = 3.3 V ± 10%, T A = T MIN to T MAX, unless otherwise note d. \nTable 4.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nDRIVER        \nMaximum Data Rate  500   kbps   \nPropagation Delay, Low -to-High Level  tDPLH 180  800 ns CL = 50 pF, R L = 54 Ω (see Figure 8 and Figure 9) \nPropagation Delay, High-to -Low Level  tDPHL 180  800 ns CL = 50 pF, R L = 54 Ω (see Figure 8 and Figure 9) \nRise Time/Fall Time tDR/tDF 200  800 ns CL = 50 pF, R L = 54 Ω (see Figure 8 and Figure 9) \n|tDPLH − t DPHL| Differential Driver Output Skew  tDSKEW    100 ns CL = 50 pF, R L = 54 Ω (see Figure 8 and Figure 9) \nEnable to Output High  tDZH   2500 ns See Figure 10 \nEnable to Output Low  tDZL   2500 ns See Figure 11 \nDisable Time from Low  tDLZ   100 ns See Figure 11 \nDisable Time from High  tDHZ   100 ns See Figure 10 \nEnable Time from Shutdown to High  tDZH(SHDN)    4500 ns See Figure 10 \nEnable Time from Shutdown to Low  tDZL(SHDN)    4500 ns See Figure 11 \nRECEIVER        \nMaximum Data Rate   500   kbps   \nPropagation Delay, Low -to-High Level  tRPLH   200 ns CL = 15 pF (see Figure 12 and Figure 13) \nPropagation Delay, High-to -Low Level  tRPHL   200 ns CL = 15 pF (see Figure 12 and Figure 13) \n|tRPLH − t RPHL| Output Skew  tRSKEW    30 ns CL = 15 pF (see Figure 12 and Figure 13) \nEnable to Output High  tRZH   50 ns See Figure 14 \nEnable to Output Low  tRZL   50 ns See Figure 14 \nDisable Time from Low  tRLZ   50 ns See Figure 14 \nDisable Time from High  tRHZ   50 ns See Figure 14 \nEnable Time from Shutdown to High  tRZH(SHDN)    4000 ns See Figure 14 \nEnable Time from Shutdown to Low  tRZL(SHDN)    4000 ns See Figure 14 \nTIME TO SHUTDOWN  tSHDN 50 200 600 ns  \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 7  of 20 TIMING SPECIFICATION S—ADM3076E/ADM3077E/ADM3078E  \nVCC = 3.3 V ± 10%, T A = T MIN to T MAX, unless otherwise noted.  \nTable 5.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nDRIVER        \nMaximum Data Rate  16   Mbps   \nPropagation Delay, Low -to-High Level  tDPLH   50 ns CL = 50 pF, RL = 54 Ω (see Figure 8 and Figure 9) \nPropagation Delay, High-to -Low Level  tDPHL   50 ns CL = 50 pF,  RL = 54 Ω (see Figure 8 and Figure 9) \nRise Time/Fall Time tDR/tDF   15 ns CL = 50 pF , RL = 54 Ω (see Figure 8 and Figure 9) \n|tDPLH − t DPHL| Differential Driver Output Skew  tDSKEW    8 ns CL = 50 pF, R L = 54 Ω (see Figure 8 and Figure 9) \nEnable to Output High  tDZH   150 ns See Figure 10 \nEnable to Output Low  tDZL   150 ns See Figure 11 \nDisable Time from Low  tDLZ   100 ns See Figure 11 \nDisable Time from High  tDHZ   100 ns See Figure 10 \nEnable Time from Shutdown to High  tDZH(SHDN)   1250 1800 ns See Figure 10 \nEnable Time from Shutdown to Low  tDZL(SHDN)   1250 1800 ns See Figure 11 \nRECEIVER        \nMaximum Data Rate  16   Mbps   \nPropagation Delay, Low -to-High Level  tRPLH  40 75 ns CL = 15 pF (see Figure 12 and Figure 13) \nPropagation Delay, High-to -Low Level  tRPHL  40 75 ns CL = 15 pF (see Figure 12 and Figure 13) \n|tRPLH − t RPHL| Output Skew  tRSKEW    8 ns CL = 15 pF (see Figure 12 and Figure 13) \nEnable to Output High  tRZH   50 ns See Figure 14 \nEnable to Output Low  tRZL   50 ns See Figure 14 \nDisable Time from Low  tRLZ   50 ns See Figure 14 \nDisable Time from High  tRHZ   50 ns See Figure 14 \nEnable Time from Shutdown to High  tRZH(SHDN)    1800 ns See Figure 14 \nEnable Time from Shutdown to Low  tRZL(SHDN)    1800 ns See Figure 14 \nTIME TO SHUTDOWN  tSHDN 50 200 600 ns  \n \nADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E   \n \nRev. F | Page 8  of 20 ABSOLUTE MAXIMUM RAT INGS  \nTA = 25°C, unless otherwise noted.  \nTable 6. \nParameter  Rating  \nVCC to GND  −0.3 V to +6 V  \nDigital Input/Output Voltage (DE, RE, DI)  −0.3 V to +6 V  \nReceiver Output Voltage (RO)  −0.3 V to (V CC + 0.3 V)  \nDriver Output (A, B, Y, Z)/Receiver  \nInput (A, B) Voltage  −8 V to +13 V  \nDriver Output Current ±250 mA \nOperating Temperature Range   \nADM307xEA  −40°C to +85°C \nADM307xEY  −40°C to +125°C \nStorage Temperature Range  −65°C to +150°C \nθJA Thermal Impedance   \n8-Lead SOIC_N  158°C/W  \n14-Lead SOIC_N  120°C/W  \nLead Temperature   \nSoldering (10 sec)  300°C  \nVapor Phase  (10 sec)  215°C  \nInfrared  (15 sec)  220°C Stresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions abov e those indicated in the operational \nsection of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect \nproduct reliability.  \nESD CAUTION  \n \n \n \n \n \n \n \n \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 9  of 20 PIN CONFIGURATIONS A ND FUNCTION DESCRIPT IONS  \nNC 1\nRO 2\nRE 3\nDE 4VCC14\nNC13\nA12\nB11\nDI 5 Z10\nGND 6 Y9\nGND 7 NC8\nNC = NO CONNECTADM3070E/\nADM3073E/\nADM3076E\nTOP VIEW\n(Not to Scale)\n06285-004 VCC1\nRO 2\nDI 3\nGND 4A8\nB7\nZ6\nY5ADM3071E/\nADM3074E/\nADM3077E\nTOP VIEW\n(Not to Scale)\n06285-005 RO 1\nRE 2\nDE 3\nDI 4VCC8\nB7\nA6\nGND5ADM3072E/\nADM3075E/\nADM3078E\nTOP VIEW\n(Not to Scale)\n06285-006 \nFigur e 4. ADM3070E/ADM3073E/ADM3076E  \nPin Configuration  Figure 5. ADM3071E/ADM3074E/ADM3077E  \nPin Configuration  Figure 6. ADM3072E/ADM3075E/ADM3078E  \nPin Configuration  \nTable 7. Pin Function Descriptions \nADM3070E/ \nADM3073 E/ \nADM3076E  \nPin No.  ADM3071E/ ADM3074E/ \nADM3077E  \nPin No.  ADM3072E/ \nADM3075E/  \nADM3078E  \nPin No.  Mnemonic  Description  \n2 2 1 RO Receiver Output. When enabled, if (A − B) ≥ −50 mV, RO is high.  If \n(A − B) ≤ −200 mV, RO is low.  \n3 N/A  2 RE Receiver Output Enable. A low level enables the receiver output. \nA high level places it in a high impedance state. If RE is high and DE \nis low, the device enters a low power shutdown mode.  \n4 N/A  3 DE Driver Output Enable. A high level enables the driver differential \nA and B outputs. A low level places it in a high impedance state. If  \nRE is high and DE is low, the de vice enters a low power shutdown mode.  \n5 3 4 DI Driver Input. With a half -duplex part when the driver is enabled, a \nlogic low on DI forces A low and B high; a logic high on DI forces A high and B low. With a full -duplex part when the driver is enabled, \na logic low on DI forces Y low and Z high; a logic high on DI forces \nY high and Z low.  \n6, 7 4 5 GND  Ground.  \n9 5 N/A  Y Noninverting Driver Output.  \nN/A  N/A  6 A Noninverting Receiver Input A and Noninverting Driver Output A.  \n12 8 N/A  A Noninverting Receiver  Input A.  \n10 6 N/A  Z Inverting Driver Output.  \nN/A  N/A  7 B Inverting Receiver Input B and Inverting Driver Output B.  \n11 7 N/A  B Inverting Receiver Input B.  \n14 1 8 VCC Power Supply, 3.3 V ± 10%. Bypass V CC to GND with a 0.1 µF capacitor.  \n1, 8, 13  N/A  N/A NC No Connect. Not internally connected; can be connected to GND.  \n \nADM3070E /ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E  \n \nRev. F | Page 10 of 20 TEST CIRCUITS AND SWITCHING CHARACTERISTICS \nVOC RL/2RL/2\nZY\n06285-007VOD\n \nFigure 7. Driver DC Test Load \nDIDE\nY\nZ3V\nCL RL VOD\n06285-008 \nFigure 8. Driver Timing Test Circuit \nVCC\ntDPLH\ntDR tDFtDPHL0VVCC/2\n1/2V O\n1/2VODI\nZ\nYVO\n+VO\n–VOVDIFF10%90% 90%\n10%VDIFF = V (Y) – V (Z)\ntDSKEW  = |tDPLH  –tDPHL |0V\n06285-009\nFigure 9. Driver Propagation Delays \nOUTS1\n0V OR 3V\nGENERATORRL\n500Ω\n50Ω\nDE\nOUTCL\n50pF+\ntDZH,tDZH(SHDN)\nVOM = (0 + V OH)/2\ntDHZVCC/2\n0.25VVCC\n0V\nVOH\n0VD\n06285-010\nFigure 10. Driver Enable and Disable Times (t DHZ, tDZH, tDZH(SHDN) ) OUTS1VCC\n0V OR 3V\nGENERATORRL\n500Ω\n50Ω\nDE\nOUTCL\n50pF+\ntDZL,tDZL(SHDN)\nVOM = (V OL + V CC)/2tDLZVCC/2\n0.25VVCC\nVCC0V\nVOLD\n06285-011\nFigure 11. Driver Enable and Disable Times (t DZL, tDLZ, tDZL(SHDN) ) \nVID ATEB\nRRECEIVER\nOUTPUT\nA\n06285-012 \nFigure 12. Receiver Propagation Delay Test Circuit \nNOTES\n1. THE RISE TIME AND FALL TIME OF INPUT A AND INPUT B < 4ns.A\nB\nROVOLVOH\n1.5V+1V\n–1V\ntRPHL tRPLH\n06285-013 \nFigure 13. Receiver Propagation Delays \n \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 11 of 20 tRZH,tRZH(SHDN)tRZL,tRZL(SHDN)\n(VOL + V CC)/2\ntRHZ1.5V\ntRLZ1.5V1.5V\n0.25V3V\n0V\nVCC\nVOL\n3V\n0V\nVCC\nVOL3V\n0V\nVOH\n0V3V\n0V\nVOH\nVOH/2\n0V\n0.25VVCCS3 S1\n–1.5V+1.5V\nGENERATOR1kΩ\n50ΩCL\n15pF+VID\nS2\nS1 CLOSED\nS2 OPEN\nS3 = –1.5VS1 OPEN\nS2 CLOSED\nS3 = +1.5V\nS1 CLOSED\nS2 OPEN\nS3 = –1.5VS1 OPEN\nS2 CLOSED\nS3 = +1.5VRE\nRORE\nRO\nRE\nRORE\nRO\n06285-014 \nFigure 14. Receiver Enable and Disable Times  \n \nADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E   \n \nRev. F | Page 12 of 20 TYPICAL PERFORMANCE CHARACTERISTICS  06285-0201.2\n0.5\n–40\nTEMPERATURE (°C)SUPPLY CURRENT (mA)\n–10 20 50 801.1\n1.0\n0.9\n0.8\n0.7\n0.6\n110\n \nFigur e 15. Supply Current vs. Temperature  \n06285-0210 3.5\nOUTPUT HIGH VOLTAGE ( V)0.5 1.0 1.5 2.0 2.5 3.0–18\n0OUTPUT CURRENT (mA)–16\n–14\n–12\n–10\n–8\n–6\n–4\n–2\n \nFigure 16. Output Current vs. Receiver Output High Voltage  \n06285-02225\n0\n0 3.5\nOUTPUT LOW VOLTAGE ( V)OUTPUT CURRENT (mA)\n0.5 1.0 1.5 2.0 2.5 3.020\n15\n10\n5\n \nFigure 17. Output Current vs. Receiver Output Low Voltage  \n06285-0233.30\n3.00\n–50 125\nTEMPERATURE (°C)OUTPUT HIGH VOLTAGE (V)3.25\n3.20\n3.15\n3.10\n3.05\n–25 0 25 50 75 100IRO = –1mA\n \nFigure 18. Receiver Output High Voltage vs. Temperature  \n06285-0240.7\n0\n–50 125\nTEMPERATURE (°C)OUTPUT LOW VOLTAGE (V)0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n–25 0 25 50 75 100IRO = 1mA\n \nFigure 19. Receiver Output Low Voltage vs. Temperature  \n06285-025100\n0\n0 3.5\nDIFFERENTIAL OUTPUT VOLTAGE ( V)OUTPUT CURRENT (mA)\n0.5 1.0 1.5 2.0 2.5 3.090\n80\n70\n60\n50\n40\n30\n20\n10\n \nFigure 20. Driver Output Current vs. Differential Output Voltage  \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 13 of 20 06285-0262.6\n1.6\n–50 125\nTEMPERATURE (°C)DIFFERENTIAL OUTPUT VOLTAGE (V)\n–25 0 25 50 75 1002.5\n2.4\n2.3\n2.2\n2.1\n2.0\n1.9\n1.8\n1.7RL = 54Ω\n \nFigure 21. Driver Differential Output Voltage vs. Temperature  \n06285-027OUTPUT HIGH VOLTAGE (V)OUTPUT CURRENT (mA)\n020406080100120\n–7 –6 –5 –4 –3 –2 –1 0 1 2 3 4\n \nFigure 22. Output Current vs. Driver Output High Voltage  \n06285-028OUTPUT LOW VOLTAGE (V)OUTPUT CURRENT (mA)\n020406080100120\n0 2 4 6 8 10 12\n \nFigure 23. Output Current vs. Driver Output Low Voltage  \n06285-0290.9\n0\n–50 125\nTEMPERATURE (°C)SHUTDOWN CURRENT ( µA)\n–25 0 25 50 75 1000.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n \nFigure 24. Shutdown Current vs. Temperature  \n06285-030TEMPERATURE (°C)PROPAGATION DELAY (ns)\n020040060080010001200\n–40 25 125tDPLHtDPHL\n \nFigure 25. ADM3070E /ADM3071E/ADM3072E Driver  \nPropagation Delay vs. Temperature (250 kbps)  \n06285-031TEMPERATURE (°C)PROPAGATION DELAY (ns)\n–40 250100200300400500600700\n125tDPLHtDPHL\n \nFigure 26. ADM3073E /ADM3074E/ADM3075E Driver  \nPropagation Delay vs. Temperature (500 kbps)  \nADM3070E /ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E  \n \nRev. F | Page 14 of 20 06285-03235\n0\n–50 125\nTEMPERATURE (°C)PROPAGATION DELAY (ns)30\n25\n201510\n5\n–25 0 25 50 75 100tDPLH\ntDPHL\nFigure 27. ADM3076E/ADM3077E/ADM3078E Driver \nPropagation Delay vs. Temperature (16 Mbps) \n06285-03370\n0\n–50 125\nTEMPERATURE (°C)PROPAGATION DELAY (ns)60\n50\n403020\n10\n–25 0 25 50 75 100tDPHLtDPLH\n \nFigure 28. Receiver Propagation Delay vs. Temperature \n06285-034\nCH3  2.0V 20ns/pt\nMATH1  2.01V    1.0µsM1.0µs 50MS/s A  CH2      1.24V3\nM1\nVY– VZDI\n \nFigure 29. ADM3070E/ADM3071E/ADM3072E Driver \nPropagation Delay (250 kbps) \n06285-036\nCH3  2.0V 8ns/pt\nMATH1  2.01V    400nsM400s 125MS/s A  CH2      1.24V3\nM1\nVY– VZDI\n \nFigure 30. ADM3073E/ADM3074E/ADM3075E Driver \nPropagation Delay (500 kbps) \n06285-037\nCH3  2.0V IT 400ps/pt\nMATH1  1.0V    20nsM20ns 1.25GS/s A  CH3      1.64V3M1\nDIVY– VZ\nΩ\n \nFigure 31. ADM3076E/ADM3077E/ADM3078E Driver \nPropagation Delay (16 Mbps) \n06285-035\nCH3  2.0V 4ns/pt\nMATH1  2.01V    200nsM200ns 250MS/s A  CH2      1.24V3M1VA– VB\nRO\nΩ\n \nFigure 32. Receiver Propagation Delay \n \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 15 of 20 CIRCUIT DESCRIPTION  \nThe ADM307xE series are high speed transceivers for RS\xad485 \nand RS -422 communications. Each device contains one driver \nand one receiver. All devices feature fail -safe circuitry, which \nguarantees a logic high receiver output when the receiver inputs \nare open or shorted or when they are connected to a terminated \ntransmission line with all drivers disabled (see the Receiver Fail -\nSafe secti on). The ADM307xE also feature a hot -swap capabilit y, \nallowing line insertion without erroneous data transfer (see the Hot-Swap Capability  section). The ADM3070E/ADM3071E/ \nADM3072E feature re duced slew rate drivers that minimize \nEMI and reduce reflections caused by improperly terminated cables, allowing for error -free data transmission at rates up to \n250 kbps.  \nThe ADM3073E/ADM3074E/ADM3075E also offer slew rate limits, allowing transmit speeds up to 500 kbps. The ADM3076E/  \nADM3 077E/ADM3078E driver slew rates are not limited, makin g \npossible transmit speeds of up to 16 Mbps. The ADM3072E/ \nADM3075E/ADM3078E are half- duplex transceivers; the \nADM3070E/ADM3071E/ADM3073E/ADM3074E/ADM3076E/  \nADM3077E a re each full -duplex transceivers. All devices operate  \nfrom a single 3.3 V supply. Drivers are output short- circuit \ncurrent limited, and thermal shutdown circuitry protects drivers against excessive power dissipation. When activated,  \nthe thermal shutdown c ircuitry places the driver outputs into  \na high impedance state.  \nFUNCTION TABLES  \nADM3070E/ADM3073E/ADM3076E  \nTable 8. Transmitting Truth Table  \nTransmitting Inputs Transmitting Outputs  \nRE DE DI Y Z \nX1 1 1 1 0 \nX1 1 0 0 1 \n0 0 X1 High -Z2 High -Z2 \n1 0 X1 Shutdown  Shutdown  \n \n1 X = don't care.  \n2 High -Z = high impedance.  \nTable 9. Receiving Truth Table  \nReceiving Inputs Receiving Outputs  \nRE DE A − B  RO \n0 X1 ≥ −50 mV  1 \n0 X1 ≤ −20 0 mV  0 \n0 X1 Open/shorted  1 \n1 1 X1 High -Z2 \n1 0 X1 Shutdown  \n 1\n X = don't care.  \n2 High -Z = high impedance.  ADM3071E/ADM3074E/ADM3077E  \nTable 10. Transmitting Truth Table  \nTransmitting Input  Transmitting Outputs  \nDI Y Z \n1 1 0 \n0 0 1 \nTable 11. Receiving Truth Table  \nReceiving Input  Receiving Output  \nA − B  RO \n≥ −50 mV  1 \n≤ −200 mV  0 \nOpen/shorted  1 \nADM3072E/ADM3075E/ADM3078E  \nTable 12. Transmitting Truth Table  \nTransmitting Inputs Transmitting Outputs  \nRE DE DI A, Y  B, Z  \nX1 1 1 1 0 \nX1 1 0 0 1 \n0 0 X1 High -Z2 High -Z2 \n1 0 X1 Shutdown  Shutdown  \n 1\n X = don't care.  \n2 High -Z = high impedance.  \nTable 13. Receiving Truth Table   \nReceiving Inputs Receiving Output  \nRE DE A − B  RO \n0 0 ≥ −50 mV  1 \n0 0 ≤ −200 mV  0 \n0 0 Open/shorted  1 \n1 1 X1 High -Z2 \n1 0 X1 Shutdown  \n 1\n X = don't care.  \n2 High -Z = high impedance.  \nRECEIVER FAIL -SAFE  \nThe ADM307xE family guarantees a logic high receiver output \nwhen the receiver inputs are shorted, open, or connected to a terminated transmission line wit h all drivers disabled. This is \ndone by setting the receiver input threshold between −50 mV and −200  mV . If the differen tial receiver input voltage (A −  B)  \nis greater than or equal to − 50 mV , RO is logic high. If A −  B  \nis less than or equal to −200 mV , R O is logic low. In the case  \nof a terminated bus with all transmitters disabled, the receiver differential input voltage is pulled to 0 V by the termination. \nWith the receiver thresholds of the ADM307xE family, this \nresults in a logic high with a 50 mV min imum noise margin.  \n \nADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E   \n \nRev. F | Page 16 of 20 HOT -SWAP CAPABILITY \n(ALL EXCEPT ADM3071E/ADM3074E/ADM3077E)  \nHot -Swap Inputs  \nWhen a circuit board is inserted into a hot (or powered) back -\nplane, differential disturbances to the data bus can lead to data \nerrors. During this period, proc essor logic output drivers are \nhigh impedance and are unable to drive the DE and RE inputs \nof the RS -485 transceivers to a defined logic level. Leakage currents  \nup to ±10 µA from the high impedance state of the processor logic drivers can  cause standard CMOS enable inputs of a tran-\nsceiver to drift to an incorrect logic level. Additionally, parasitic circuit board capacitance can cause coupling of V\nCC or GND to \nthe enable inputs. Without the hot- swap capability, these factors \ncan improperl y enable the driver or receiver of the transceiver. \nWhen V CC rises, an internal pull -down circuit holds DE low and \nRE high. After the initial power -up sequence, the pull -down \ncircuit becomes transparent, resetting the hot -swap tolerable i nput.  \nLINE LENGTH vs . DATA RATE  \nThe RS -485/RS -422 standard covers line lengths up to 4000 feet. \nFor line lengths greater than 4000 feet, Figure 37 illustrates an \nexample line repeater.  \n±15 k V ESD PROTECTION  \nTwo coupling methods ar e used for ESD testing: contact \ndischarge and air -gap discharge. Contact discharge calls for  \na direct connection to the unit being tested. Air -gap discharge \nuses a higher test voltage but does not make direct contact with the test unit. With air -gap disch arge, the discharge gun is m oved \ntoward the unit under test, developing an arc across the air gap, \nthus the term air -gap discharge. This method is influenced by \nhumidity, temperature, barometric pressure, distance, and rate of closure of the discharge gun.  The contact discharge method, \nwhile less realistic, is more repeatable and is gaining acceptance \nand preference over the air -gap method.  \nAlthough very little energy is contained within an ESD pulse, the  \nextremely fast rise time, coupled with high voltages, can cause failures in unprotected semiconductors. Catastrophic destruc -\ntion can occur immediately as a result of arcing or heating.  \nEven if catastrophic failure does not occur immediately, the device can suffer from parametric degradation that can resu lt  \nin degraded performance. The cumulative effects of continuous exposure can eventually lead to complete failure.  \nInput/output lines are particularly vulnerable to ESD damage. Simply touching or connecting an input/output cable can result \nin a static dis charge that damages or completely destroys the \ninterface product connected to the input/output port. It is \nextremely important, therefore, to have high levels of ESD protection on the input/output lines.  \nThe ESD discharge can induce latch -up in the device under test, \nso it is important that ESD testing on the input/output pins be  carried out while device power is applied. This type of testing  \nis more representative of a real -world input/output discharge, \nwhich occurs when equipment is operating normally.  \nThe transmitter outputs and receiver inputs of the ADM307xE family are characterized for protection to a ±15 kV limit using the human body model.  \nHUMAN BODY MODEL  \nFigure 33 shows the human body model and the current \nwaveform it ge nerates when discharged into low impedance. \nThis model consists of a 100 pF capacitor charged to the ESD \nvoltage of interest, which is then discharged into the test device \nthrough a 1.5 kΩ resistor.  \n100%\n90%\n36.8%\n10%\ntRL tDLIPEAK\nTIME tR2\nC1R1 HIGH\nVOLTAGE\nGENERATORDEVICE\nUNDER\nTEST\nESD TEST METHOD\nHUMAN BODY MODEL\nESD ASSOC. STD 55.1R2\n1.5kΩC1\n100pF\n06285-015 \nFigure 33. Human Body Model an d Current Waveform  \n256 TRANSCEIVERS ON THE BUS  \nThe standard RS -485 receiver input impedance is 12 kΩ (1 unit \nload), and the standard driver can drive up to 32 unit loads. The ADM307xE family of transceivers has a ⅛ unit load receiver input impedance (96 kΩ ), allowing up to 256 transceivers to be \nconnected in parallel on one commu nication line. Any combi-\nnation of these devices and other RS -485 transceivers with a \ntotal of 32 unit loads or fewer can be connected to the line.  \nREDUCED EMI AND REFL ECTIONS  \nThe ADM3070E/ADM3071E/ADM3072E feature reduced  \nslew rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing for error - \nfree data transmission at rates up to 250 kbps. The ADM3073E/ ADM3074E/ADM3075E offer higher driver output slew rate \nlimits, allowing for transmit speeds of up to 500 kbps.  \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 17 of 20 LOW POWER SHUTDOWN M ODE  \n(ALL EXCEPT ADM3071E/ADM3074E/ADM3077E)  \nLow power shutdown mode is initiated by bringing both RE \nhigh and DE low. In shutdown mode, the device draws less  \nthan 1 µA of supply current. RE and DE can be driven simulta -\nneously, but the parts are guaranteed not to enter shutdown if \nRE is high and DE is low for fewer than 50  ns. If the inputs are \nin this state for 600 ns or more, the parts are guaranteed to enter \nshutdown. Enable times t ZH and t ZL assume that the part was not \noriginally in a low power shutdown state (see the Test Circuits \nand Switching Characteristics  section). En able times (t ZH(SHDN)  \nand t ZL(SHDN) ) assume that the part was originally shut down. It \ntakes drivers and receivers longer to become enabled from low \npower shutdown mode (t ZH(SHDN) , tZL(SHDN) ) than from driver/  \nreceiver disable mode (t ZH, tZL). \nDRIVER OUTPU T PROTECTION  \nThe ADM307xE family features two methods to prevent excessive output current and power dissipation caused by  \nfaults or by bus contention. Current limit protection on the output stage provides immediate protection against short circuits over t he whole common -mode volta ge range (see \nFigure 22 and Figure 23). In addition, a thermal  shutdown \ncircuit forces the driver outputs into a high impedance state  \nif the die temperature rises excessively.  \nTYPICAL APPLICATIONS  \nThe ADM3072E/ADM3075E/ADM3078E transceivers are designed for bidirectional data communications on multipoint bus transmission lines. F igure 34 shows a typical network \napplications circuit. The ADM3071E/ADM3074E/ADM3077E transceivers are designed for point -to-point transmission lines \n(see Figure 35). The ADM3070E/ADM3073E/ADM3076E \ntransceivers are designed for full -duplex RS -485 networks  \n(see Figure 36).  \nTo minimize reflections, terminate the line at both ends with  \na termination resistor (the value of the termination resistor should be equal to the characteristic impedance of the cable used) and keep stub lengths off the main line as short as possible.  \n \nBAR\nDRO\nDIDEADM3072E/\nADM3075E/\nADM3078E\nADM3072E/\nADM3075E/\nADM3078EADM3072E/\nADM3075E/\nADM3078EADM3072E/\nADM3075E/\nADM3078E\nBAR\nDRO\nDIDE\nB A\nR\nD\nRO RE DI DEB A\nR\nD\nRO RE DI DERT RT\n06285-016NOTES\n1. MAXIMUM NUMBER OF NODES: 256.\n2. R T IS EQUA LTO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.RE RE\n \nFigure 34. ADM3072E/ADM3075E/ADM3078E Typical Half -Duplex RS- 485 Network  \n \nBA\nR\nDRO\nDI RODI\nYZ B\nAY\nZMASTER\nRDSLAVE\nADM3071E/\nADM3074E/\nADM3077EADM3071E/ADM3074E/\nADM3077E\n06285-017 \nFigure 35. ADM3071E/ADM3074E/ADM3077E Full- Duplex Point -to-Point Applications  \nADM3070E /ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E  \n \nRev. F | Page 18 of 20 R\nDRO\nDIDEADM3070E/\nADM3073E/ADM3076E\nADM3070E/ADM3073E/\nADM3076EADM3070E/\nADM3073E/\nADM3076EADM3070E/\nADM3073E/ADM3076E\nNOTES\n1. MAXIMUM NUMBER OF NODES: 256.\n2. RT IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.A\nB\nYZ\nRORT\nRT\nR\nD\nRO DI DESLAVE AB Y ZRDIDE\nB\nAZY\nD\nR\nD\nRO DI DESLAVESLAVE MASTER\nAB Y Z\n06285-019RE RERE\nRE\n \nFigure 36. ADM3070E/ADM3073E/ADM3076E Full-Duplex RS-485 Network \n \nR\nDRO\nDIDATA IN\nDATA OUTDEADM3070E/\nADM3073E/ADM3076E\nNOTES\n1. R T IS EQUAL TO THE CHARACTERISTIC\n    IMPE DANCE OF THE CABLE USED.A\nB\nYZRT\nRT\n06285-018RE\n \nFigure 37. Line Repeater for ADM3070E/ADM3073E/ADM3076E \n  ADM3070E/ ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E \n \nRev. F | Page 19 of 20 OUTLINE DIMENSIONS \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.COMPLIANT TO JEDEC S TANDARDS MS-012-A A\n012407- A0.25 (0.0098)\n0.17 (0.0067)1.27 (0.0500)\n0.40 (0.0157)0.50 (0.0196)\n0.25 (0.0099)45°\n8°\n0°1.75 (0.0688)\n1.35 (0.0532)\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0040)418 55.00 (0.1968)\n4.80 (0.1890)\n4.00 (0.1574)\n3.80 (0.1497)\n1.27 (0.0500)\nBSC6.20 (0.2441)\n5.80 (0.2284)\n0.51 (0.0201)\n0.31 (0.0122)COPLANARIT Y\n0.10\n \nFigure 38. 8-Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body  \n(R-8) \nDimensions shown in millimeters and (inches)  \n \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.COMPLIANT TO JEDEC S TANDARDS MS-012-AB\n060606- A14 8\n716.20 (0.2441)\n5.80 (0.2283)4.00 (0.1575)\n3.80 (0.1496)8.75 (0.3445)\n8.55 (0.3366)\n1.27 (0.0500)\nBSC\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0039)\n0.51 (0.0201)\n0.31 (0.0122)1.75 (0.0689)\n1.35 (0.0531)0.50 (0.0197)\n0.25 (0.0098)\n1.27 (0.0500)0.40 (0.0157) 0.25 (0.0098)\n0.17 (0.0067)COPLANARIT Y\n0.108°\n0°45°\n \nFigure 39. 14- Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body  \n(R-14) \nDimensions shown in millimeters and (inches)  \nADM3070E /ADM3071E/ ADM3072E/ ADM3073E/ ADM3074E/ ADM3075E/ ADM3076E/ ADM3077E/ ADM3078E  \n \nRev. F | Page 20 of 20 ORDERING GUIDE \nModel1 Temperature \nRange Package Description Package Option Ordering Quantity \nADM3070EARZ −40°C to +85°C 14-Lead Standa rd Small Outline Package (SOIC_N) R-14  \nADM3070EARZ-REEL7 −40°C to +85°C 14-Lead Standard Small Outline Package (SOIC_N) R-14 1,000 \nADM3070EYRZ −40°C to +125°C 14-Lead Standa rd Small Outline Package (SOIC_N) R-14  \nADM3070EYRZ-REEL7 −40°C to +125°C 14-Lead Standard Small Outline Package (SOIC_N) R-14 1,000 \nADM3071EARZ −40°C to +85°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3071EARZ-REEL7 −40°C to +85°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3071EYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3071EYRZ-REEL7 −40°C to +125°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3072EARZ −40°C to +85°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3072EARZ-REEL7 −40°C to +85°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3072EYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3072EYRZ-REEL7 −40°C to +125°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3073EARZ −40°C to +85°C 14-Lead Standa rd Small Outline Package (SOIC_N) R-14  \nADM3073EARZ-REEL7 −40°C to +85°C 14-Lead Standard Small Outline Package (SOIC_N) R-14 1,000 \nADM3073EYRZ −40°C to +125°C 14-Lead Standa rd Small Outline Package (SOIC_N) R-14  \nADM3073EYRZ-REEL7 −40°C to +125°C 14-Lead Standard Small Outline Package (SOIC_N) R-14 1,000 \nADM3074EARZ −40°C to +85°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3074EARZ-REEL7 −40°C to +85°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3074EYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3074EYRZ-REEL7 −40°C to +125°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3075EARZ −40°C to +85°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3075EARZ-REEL7 −40°C to +85°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3075EWYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3075EWYRZ-RL7 −40°C to +125°C 8-Lead Stan dard Small Outline Package (SOIC_N) R-8 1,000 \nADM3075EYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3075EYRZ-REEL7 −40°C to +125°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3076EARZ −40°C to +85°C 14-Lead Standa rd Small Outline Package (SOIC_N) R-14  \nADM3076EARZ-REEL7 −40°C to +85°C 14-Lead Standard Small Outline Package (SOIC_N) R-14 1,000 \nADM3076EYRZ −40°C to +125°C 14-Lead Standa rd Small Outline Package (SOIC_N) R-14  \nADM3076EYRZ-REEL7 −40°C to +125°C 14-Lead Standard Small Outline Package (SOIC_N) R-14 1,000 \nADM3077EARZ −40°C to +85°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3077EARZ-REEL7 −40°C to +85°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3077EYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3077EYRZ-REEL7 −40°C to +125°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3078EARZ −40°C to +85°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3078EARZ-REEL7 −40°C to +85°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \nADM3078EYRZ −40°C to +125°C 8-Lead Standa rd Small Outline Package (SOIC_N) R-8  \nADM3078EYRZ-REEL7 −40°C to +125°C 8-Lead Standard Small Outline Package (SOIC_N) R-8 1,000 \n \n1 Z = RoHS Compliant Part. \n \n \n©2006–2019 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the prop erty of their respective owners. \n  D06285-0-9/19(F)  \n"}]
!==============================================================================!
### Component Summary: ADM3075EARZ-REEL7

**Key Characteristics and Specifications:**

- **Voltage Ratings:** 
  - Supply Voltage (VCC): 3.3 V ± 10%
  
- **Current Ratings:**
  - Supply Current (ICC): 0.8 to 1.5 mA (typical)
  - Shutdown Current (ISHDN): 0.05 to 10 µA

- **Power Consumption:**
  - Low power shutdown mode: < 1 µA

- **Operating Temperature Range:**
  - Industrial: -40°C to +85°C (ADM3075EARZ)
  - Extended: -40°C to +125°C (ADM3075EYRZ)

- **Package Type:**
  - 8-lead Standard Small Outline Package (SOIC_N)

- **Special Features or Notes:**
  - ±15 kV ESD protection on RS-485 input/output pins
  - Half-duplex operation
  - True fail-safe receiver inputs
  - Hot-swap input structure on DE and RE pins
  - Reduced slew rates for low EMI
  - Thermal shutdown and short-circuit protection
  - Outputs high-Z when disabled or powered off
  - Common-mode input range: -7 V to +12 V

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1

**Description:**
The ADM3075E is a low-power, half-duplex RS-485/RS-422 transceiver designed for balanced data transmission over multipoint bus transmission lines. It operates at a supply voltage of 3.3 V and features ±15 kV ESD protection, making it suitable for robust industrial applications. The device includes a true fail-safe feature that ensures a known output state when the inputs are open or shorted, eliminating the need for external bias resistors.

**Typical Applications:**
The ADM3075E is commonly used in various applications, including:
- Power and energy metering
- Industrial control systems
- Lighting systems
- Telecommunications
- Security systems
- Instrumentation

These applications benefit from the device's ability to support up to 256 nodes on a bus, making it ideal for multipoint communication scenarios. The low power consumption and robust ESD protection further enhance its suitability for demanding environments.