
---------- Begin Simulation Statistics ----------
final_tick                               2542184692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   226507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.52                       # Real time elapsed on the host
host_tick_rate                              657324794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195311                       # Number of instructions simulated
sim_ops                                       4195311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012175                       # Number of seconds simulated
sim_ticks                                 12174847500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.903952                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369417                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740256                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2628                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114280                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            951598                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30475                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          210967                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1156911                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30213                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195311                       # Number of instructions committed
system.cpu.committedOps                       4195311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.800774                       # CPI: cycles per instruction
system.cpu.discardedOps                        317473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618580                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479016                       # DTB hits
system.cpu.dtb.data_misses                       8420                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416778                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874853                       # DTB read hits
system.cpu.dtb.read_misses                       7532                       # DTB read misses
system.cpu.dtb.write_accesses                  201802                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604163                       # DTB write hits
system.cpu.dtb.write_misses                       888                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3687833                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163206                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687797                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17112325                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172391                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  987227                       # ITB accesses
system.cpu.itb.fetch_acv                          417                       # ITB acv
system.cpu.itb.fetch_hits                      981419                       # ITB hits
system.cpu.itb.fetch_misses                      5808                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11216658500     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9078500      0.07%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19564000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933820000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12179121000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8213030500     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3966090500     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24336050                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85381      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541052     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839148     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592439     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195311                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7223725                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22995958                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22995958                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22995958                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22995958                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117927.989744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117927.989744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117927.989744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117927.989744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13233991                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13233991                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13233991                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13233991                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67866.620513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67866.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67866.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67866.620513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22645961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22645961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117947.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117947.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     13033994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     13033994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67885.385417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67885.385417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.286517                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539682812000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.286517                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205407                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205407                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131048                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34955                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88840                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34697                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28990                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28990                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41512                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11405120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11405120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6737664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6738105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18154489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160347                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002757                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052430                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159905     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160347                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837263536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379344750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474178000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5719360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4511808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10231168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5719360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5719360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2237120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2237120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469768513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370584354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840352867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469768513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469768513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183749324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183749324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183749324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469768513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370584354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024102191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     70026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159862                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123571                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159862                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123571                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10330                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5964                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2046778750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4850503750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13687.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32437.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81946                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159862                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123571                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.462132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.176332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.949514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35255     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24815     29.83%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10069     12.10%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4697      5.65%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2494      3.00%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1509      1.81%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          885      1.06%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.75%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2848      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83197                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.998529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.404549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.766543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1294     17.31%     17.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5696     76.18%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.05%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6648     88.91%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.28%     90.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.62%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.34%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9570048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7775808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10231168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7908544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12174842500                       # Total gap between requests
system.mem_ctrls.avgGap                      42954.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4481664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7775808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417942319.195373892784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368108430.105592668056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638678061.470585107803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123571                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581555000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2268948750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298681165000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28887.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32185.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417081.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321649860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170934390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571364220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315961380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5318031600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196799040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7855422810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.217347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    458400250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11310067250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272476680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144798225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496294260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318252960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252564820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251928960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696998225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.204898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    600167750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11168299750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998958                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12167647500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1703829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1703829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1703829                       # number of overall hits
system.cpu.icache.overall_hits::total         1703829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89431                       # number of overall misses
system.cpu.icache.overall_misses::total         89431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5507976000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5507976000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5507976000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5507976000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793260                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049871                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049871                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049871                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049871                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61589.113395                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61589.113395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61589.113395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61589.113395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88840                       # number of writebacks
system.cpu.icache.writebacks::total             88840                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5418546000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5418546000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5418546000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5418546000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049871                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049871                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049871                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049871                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60589.124576                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60589.124576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60589.124576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60589.124576                       # average overall mshr miss latency
system.cpu.icache.replacements                  88840                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1703829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1703829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5507976000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5507976000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049871                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049871                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61589.113395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61589.113395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5418546000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5418546000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60589.124576                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60589.124576                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.758575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3675950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3675950                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335067                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335067                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106293                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106293                       # number of overall misses
system.cpu.dcache.overall_misses::total        106293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6817191500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6817191500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6817191500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6817191500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441360                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441360                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073745                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073745                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073745                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64135.846199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64135.846199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64135.846199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64135.846199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34779                       # number of writebacks
system.cpu.dcache.writebacks::total             34779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4437536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4437536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4437536000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4437536000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048311                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048311                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048311                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63727.485531                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63727.485531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63727.485531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63727.485531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69473                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3337401500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3337401500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66973.059480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66973.059480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2714451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2714451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66809.032734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66809.032734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587198                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587198                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61631.745807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61631.745807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723085000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723085000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59410.578216                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59410.578216                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63290500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63290500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078738                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078738                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71839.387060                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71839.387060                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62409500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62409500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078738                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078738                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70839.387060                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70839.387060                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542184692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.510469                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69473                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.118046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.510469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997841                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552044680500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 655320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   655314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.76                       # Real time elapsed on the host
host_tick_rate                              642149193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7704087                       # Number of instructions simulated
sim_ops                                       7704087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007549                       # Number of seconds simulated
sim_ticks                                  7549331000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.222658                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  179889                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               447233                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12388                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70420                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            493564                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18804                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          160005                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           141201                       # Number of indirect misses.
system.cpu.branchPred.lookups                  662345                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81363                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19720                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769498                       # Number of instructions committed
system.cpu.committedOps                       2769498                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.399535                       # CPI: cycles per instruction
system.cpu.discardedOps                        274388                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348844                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       874234                       # DTB hits
system.cpu.dtb.data_misses                       2208                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233517                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       544194                       # DTB read hits
system.cpu.dtb.read_misses                       1749                       # DTB read misses
system.cpu.dtb.write_accesses                  115327                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      330040                       # DTB write hits
system.cpu.dtb.write_misses                       459                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205003                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2387850                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            710660                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           378901                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10451964                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185201                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  573734                       # ITB accesses
system.cpu.itb.fetch_acv                          941                       # ITB acv
system.cpu.itb.fetch_hits                      572215                       # ITB hits
system.cpu.itb.fetch_misses                      1519                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4330     82.62%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      3.64%     89.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.93% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.67%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.21%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5241                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7183                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1815     38.82%     38.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.86%     39.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2812     60.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4675                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1812     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1812     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3672                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5062572500     67.04%     67.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71686500      0.95%     67.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9930500      0.13%     68.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2407592500     31.88%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7551782000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998347                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644381                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785455                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 251                      
system.cpu.kern.mode_good::user                   251                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 251                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.526205                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.689560                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6097499000     80.74%     80.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1454283000     19.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14954001                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107235      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685483     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4447      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466422     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293260     10.59%     96.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                38998      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769498                       # Class of committed instruction
system.cpu.quiesceCycles                       144661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4502037                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2982798918                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2982798918                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2982798918                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2982798918                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118280.550321                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118280.550321                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118280.550321                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118280.550321                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           260                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1720478384                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1720478384                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1720478384                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1720478384                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68224.220160                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68224.220160                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68224.220160                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68224.220160                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7610468                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7610468                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115310.121212                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115310.121212                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4310468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4310468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65310.121212                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65310.121212                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2975188450                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2975188450                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118288.344863                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118288.344863                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1716167916                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1716167916                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68231.866889                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68231.866889                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80385                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38652                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67212                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9207                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10269                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12442                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        67942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        70862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2313280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2315872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12528032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116547                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001459                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038164                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116377     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116547                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2524000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           664326491                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124554250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          357343500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4300864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1449280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5750144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4300864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4300864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2473728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2473728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38652                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38652                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569701342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         191974627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             761675968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569701342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569701342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      327675128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327675128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      327675128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569701342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        191974627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1089351096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000489154500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6450                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105798                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3500                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   904                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5149                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1326356000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  431730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2945343500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15360.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34110.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       168                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73743                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    602                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.971583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.667356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.750644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22292     40.25%     40.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16648     30.06%     70.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7010     12.66%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3215      5.80%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1809      3.27%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          927      1.67%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          626      1.13%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          416      0.75%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2447      4.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.387132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.621338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.943672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1581     24.51%     24.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              38      0.59%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            120      1.86%     26.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           621      9.63%     36.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3429     53.16%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           413      6.40%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           109      1.69%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            68      1.05%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            29      0.45%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.821253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5581     86.53%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              362      5.61%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              328      5.09%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              118      1.83%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.42%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.26%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6450                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5526144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  224000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6713280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5750144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6771072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       889.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    761.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    896.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7549331000                       # Total gap between requests
system.mem_ctrls.avgGap                      38587.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4083008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1443136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6713280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 540843685.354371070862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 191160779.677033632994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 889254955.174173712730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105798                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2147339000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    798004500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190745872750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31953.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35239.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1802925.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219048060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116396445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           329696640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286692840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     595586160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3078535230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        307325280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4933280655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.472560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    771741000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    251940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6527818500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176629320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93854145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           287099400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261041760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     595586160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3173547390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227558880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4815317055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.846858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    563306000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6736888750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               210000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131295918                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1476000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              726500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9783188000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1020337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1020337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1020337                       # number of overall hits
system.cpu.icache.overall_hits::total         1020337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67213                       # number of overall misses
system.cpu.icache.overall_misses::total         67213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4407884000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4407884000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4407884000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4407884000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1087550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1087550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1087550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1087550                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061802                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061802                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061802                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061802                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65580.825138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65580.825138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65580.825138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65580.825138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67212                       # number of writebacks
system.cpu.icache.writebacks::total             67212                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4340671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4340671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4340671000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4340671000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061802                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061802                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061802                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061802                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64580.825138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64580.825138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64580.825138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64580.825138                       # average overall mshr miss latency
system.cpu.icache.replacements                  67212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1020337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1020337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4407884000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4407884000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1087550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1087550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061802                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061802                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65580.825138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65580.825138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4340671000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4340671000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64580.825138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64580.825138                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1135885                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67212                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.900033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2242313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2242313                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       810154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           810154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       810154                       # number of overall hits
system.cpu.dcache.overall_hits::total          810154                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33412                       # number of overall misses
system.cpu.dcache.overall_misses::total         33412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2205497500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2205497500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2205497500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2205497500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       843566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       843566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       843566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       843566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039608                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039608                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66009.143422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66009.143422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66009.143422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66009.143422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13500                       # number of writebacks
system.cpu.dcache.writebacks::total             13500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11170                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1487514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1487514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1487514500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1487514500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138695500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138695500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66878.630519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66878.630519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66878.630519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66878.630519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94996.917808                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94996.917808                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    994925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    994925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       524382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       524382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72169.265922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72169.265922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    869555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    869555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138695500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138695500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72674.885081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72674.885081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189993.835616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189993.835616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1210572000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1210572000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61682.054418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61682.054418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    617959500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    617959500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60130.339593                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60130.339593                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6581                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6581                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          415                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          415                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32001500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32001500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059320                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059320                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77112.048193                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77112.048193                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          414                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          414                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     31568500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31568500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059177                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059177                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76252.415459                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76252.415459                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9859988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.886642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              816491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22645                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.056127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.886642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1737497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1737497                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3190388087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436793                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   436793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.31                       # Real time elapsed on the host
host_tick_rate                              361808774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770639548                       # Number of instructions simulated
sim_ops                                     770639548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.638343                       # Number of seconds simulated
sim_ticks                                638343406500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.148126                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19373766                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22488900                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2298                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5856757                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22721815                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             702798                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1739075                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1036277                       # Number of indirect misses.
system.cpu.branchPred.lookups                33077253                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4284092                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       344999                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   762935461                       # Number of instructions committed
system.cpu.committedOps                     762935461                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.672562                       # CPI: cycles per instruction
system.cpu.discardedOps                      16111591                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                171431304                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    172987170                       # DTB hits
system.cpu.dtb.data_misses                       4914                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122849742                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    123569594                       # DTB read hits
system.cpu.dtb.read_misses                       4211                       # DTB read misses
system.cpu.dtb.write_accesses                48581562                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    49417576                       # DTB write hits
system.cpu.dtb.write_misses                       703                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              509748                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          589280619                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134683251                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52539027                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       594801050                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597885                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118247000                       # ITB accesses
system.cpu.itb.fetch_acv                          200                       # ITB acv
system.cpu.itb.fetch_hits                   118218902                       # ITB hits
system.cpu.itb.fetch_misses                     28098                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.41%      0.41% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13808     82.30%     82.71% # number of callpals executed
system.cpu.kern.callpal::rdps                    1446      8.62%     91.33% # number of callpals executed
system.cpu.kern.callpal::rti                     1222      7.28%     98.62% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.14%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16777                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      45511                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4384     27.93%     27.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     653      4.16%     32.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10646     67.82%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15698                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4345     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      653      6.98%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4345     46.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9358                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             626606689500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29128000      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               903269500      0.14%     98.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10647621500      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         638186708500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991104                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.408135                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.596127                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1160                      
system.cpu.kern.mode_good::user                  1159                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1288                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1159                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.900621                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.947325                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20708885500      3.24%      3.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         617437405000     96.75%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40418000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1276056918                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48141361      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               540021604     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5093409      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504003      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              119703914     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49216224      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12105      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8928      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               233561      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                762935461                       # Class of committed instruction
system.cpu.quiesceCycles                       629895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       681255868                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7410                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5412175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10824308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035435718                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035435718                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035435718                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035435718                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117962.081600                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117962.081600                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117962.081600                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117962.081600                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            59                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171734222                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171734222                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171734222                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171734222                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67906.938395                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67906.938395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67906.938395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67906.938395                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4733985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4733985                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121384.230769                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121384.230769                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2783985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2783985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71384.230769                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71384.230769                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030701733                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030701733                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117954.329287                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117954.329287                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168950237                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168950237                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67899.061164                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67899.061164                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5261261                       # Transaction distribution
system.membus.trans_dist::WriteReq               1203                       # Transaction distribution
system.membus.trans_dist::WriteResp              1203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       223457                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4987776                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200901                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134102                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4987776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        273040                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14957415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14957415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1221313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1224609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16216536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    638056896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    638056896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39254016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39260665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               678419513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5950                       # Total snoops (count)
system.membus.snoopTraffic                     380800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5413786                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001369                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036973                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5406375     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7411      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5413786                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3444500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32098940769                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2203564250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26336142749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      318839232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26054592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          344893952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    318839232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     318839232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14301248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14301248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4981863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          407103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5388968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       223457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             223457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         499479166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40815949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540295315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    499479166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        499479166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22403690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22403690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22403690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        499479166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40815949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            562699005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5167344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4828304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000643838500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319084                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319085                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15475497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4852365                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5388968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5204042                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5388968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5204042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 156082                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            856299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            152557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            117351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            525353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            219033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            290712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             97465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           296907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           380603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           419148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           250433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           732521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            834939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            183984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            528478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            278757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            322096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           209796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           294563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           352216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           415765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           240921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           727053                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55496129750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26164430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153612742250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10605.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29355.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4440718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4204755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5388968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5204042                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5064485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  163020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 307671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 319405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 321020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 319629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 319305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 319454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 319779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 320045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 319303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 319177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 319112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1754764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.319457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.364938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.993484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       423617     24.14%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404399     23.05%     47.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237721     13.55%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       154222      8.79%     69.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107820      6.14%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91865      5.24%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60742      3.46%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45300      2.58%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       229078     13.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1754764                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.399674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.115888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.194098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2456      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27474      8.61%      9.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        285192     89.38%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2758      0.86%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           601      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           217      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           116      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            78      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            54      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            27      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        292369     91.63%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         25182      7.89%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1487      0.47%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319084                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              334904704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9989248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330709952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               344893952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            333058688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       524.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       518.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    521.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  638343356000                       # Total gap between requests
system.mem_ctrls.avgGap                      60260.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    309011456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25893120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330709952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 484083414.747388005257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40562994.363755524158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 200.519028937444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 518075300.273349046707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4981863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       407103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5204042                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 139246996750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14365539500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       206000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15533883156750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27950.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35287.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    103000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2984964.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6168960000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3278891385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19212361980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13851254340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50390645760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     228250320630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52913071680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       374065505775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.994156                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135315726750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21315840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 481711839750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6359990700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3380430405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18150444060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13122260460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50390645760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     225822204420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      54957801120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372183776925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.046324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 140815303000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21315840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 476212263500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18419                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18419                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1715000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2093000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89954718                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              693000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    133231.569869                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       128000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    638021406000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    114598071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        114598071                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    114598071                       # number of overall hits
system.cpu.icache.overall_hits::total       114598071                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4987775                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4987775                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4987775                       # number of overall misses
system.cpu.icache.overall_misses::total       4987775                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 310286781000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 310286781000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 310286781000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 310286781000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119585846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119585846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119585846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119585846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041709                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62209.458326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62209.458326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62209.458326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62209.458326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4987776                       # number of writebacks
system.cpu.icache.writebacks::total           4987776                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4987775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4987775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4987775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4987775                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 305299005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 305299005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 305299005000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 305299005000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041709                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041709                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61209.458125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61209.458125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61209.458125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61209.458125                       # average overall mshr miss latency
system.cpu.icache.replacements                4987776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    114598071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       114598071                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4987775                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4987775                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 310286781000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 310286781000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119585846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119585846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62209.458326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62209.458326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4987775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4987775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 305299005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 305299005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61209.458125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61209.458125                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119594086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4988288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.974976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         244159468                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        244159468                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167306544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167306544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167306544                       # number of overall hits
system.cpu.dcache.overall_hits::total       167306544                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       547528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         547528                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       547528                       # number of overall misses
system.cpu.dcache.overall_misses::total        547528                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36566532000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36566532000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36566532000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36566532000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167854072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167854072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167854072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167854072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66784.770825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66784.770825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66784.770825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66784.770825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       206241                       # number of writebacks
system.cpu.dcache.writebacks::total            206241                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       141844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       141844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141844                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       405684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       405684                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405684                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1648                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1648                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27216283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27216283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27216283000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27216283000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87671500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87671500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67087.395608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67087.395608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67087.395608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67087.395608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53198.725728                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53198.725728                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 407103                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    118339707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       118339707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       306522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        306522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21224219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21224219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    118646229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118646229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69242.075610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69242.075610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       271581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18612908000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18612908000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87671500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87671500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68535.383550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68535.383550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 197014.606742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 197014.606742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48966837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48966837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       241006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15342312500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15342312500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49207843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49207843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63659.462835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63659.462835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       106903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       106903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1203                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1203                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8603375000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8603375000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64154.977890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64154.977890                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10799                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10799                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    105300000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    105300000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.116502                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116502                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73946.629213                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73946.629213                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    103801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    103801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.116420                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.116420                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72945.186226                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72945.186226                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638343406500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           167798890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            408127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            411.143811                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          759                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         336164095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        336164095                       # Number of data accesses

---------- End Simulation Statistics   ----------
