Fitter report for DE5QGen3x4If128
Wed Feb  2 08:27:30 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Receiver Channel
 18. Transmitter Channel
 19. Transmitter PLL
 20. Optimized GXB Elements
 21. Transceiver Reconfiguration Report
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. Fitter HSLP Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Wed Feb  2 08:27:29 2022           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; DE5QGen3x4If128                                 ;
; Top-level Entity Name           ; DE5QGen3x4If128                                 ;
; Family                          ; Stratix V                                       ;
; Device                          ; 5SGXEA7N2F45C2                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 5,873 / 234,720 ( 3 % )                         ;
; Total registers                 ; 11306                                           ;
; Total pins                      ; 28 / 1,064 ( 3 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 697,720 / 52,428,800 ( 1 % )                    ;
; Total RAM Blocks                ; 56 / 2,560 ( 2 % )                              ;
; Total DSP Blocks                ; 0 / 256 ( 0 % )                                 ;
; Total HSSI STD RX PCSs          ; 4 / 48 ( 8 % )                                  ;
; Total HSSI 10G RX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 RX PCSs         ; 4 / 48 ( 8 % )                                  ;
; Total HSSI PMA RX Deserializers ; 4 / 48 ( 8 % )                                  ;
; Total HSSI STD TX PCSs          ; 4 / 48 ( 8 % )                                  ;
; Total HSSI 10G TX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 TX PCSs         ; 4 / 48 ( 8 % )                                  ;
; Total HSSI PMA TX Serializers   ; 4 / 48 ( 8 % )                                  ;
; Total HSSI PIPE GEN1_2s         ; 4 / 48 ( 8 % )                                  ;
; Total HSSI GEN3s                ; 4 / 48 ( 8 % )                                  ;
; Total PLLs                      ; 6 / 92 ( 7 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5SGXEA7N2F45C2                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                         ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles   ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; MLAB Implementation In 16-Bit Deep Mode                            ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.1%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   4.6%      ;
;     Processor 5            ;   4.4%      ;
;     Processor 6            ;   4.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; PCIE_REFCLK~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip~CLKENA0                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.nonuserfrompmaux                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.nonuserfrompmaux                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.nonuserfrompmaux                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.nonuserfrompmaux                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.nonuserfrompmaux                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.nonuserfrompmaux                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.nonuserfrompmaux                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; NONUSERTOIO  ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.nonuserfrompmaux                                                            ; NONUSERTOIO      ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[1].avmm_readdata[0]                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                          ; AVMMREADDATA     ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[2].avmm_readdata[0]                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                          ; AVMMREADDATA     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a0                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a1                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][13]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a2                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a3                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a4                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a5                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][30]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a6                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][42]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a7                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a8                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a9                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][50]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a10                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][51]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a11                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][52]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a12                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][55]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a13                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][57]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a14                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][60]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a15                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a16                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a17                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a18                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a19                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][83]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a20                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][84]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a21                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a22                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a23                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a24                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a25                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a26                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a27                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a28                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a29                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a30                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][94]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a31                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][95]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a32                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][96]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a33                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a34                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a35                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a36                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a37                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a38                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a39                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][104]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a40                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a41                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a42                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a43                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a44                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a45                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][110]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a46                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a47                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a48                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a49                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a50                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a51                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a52                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][117]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a53                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][118]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a54                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][119]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a55                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a56                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][121]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a57                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a58                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a59                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][124]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a60                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ram_block1a61                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a0                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a1                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][2]                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a2                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a3                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][12]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a4                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][13]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a5                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][14]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a6                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][15]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a7                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][16]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a8                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a9                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a10                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][19]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a11                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][20]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a12                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][21]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a13                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a14                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a15                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a16                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a17                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][30]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a18                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][31]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a19                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a20                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a21                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a22                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][35]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a23                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a24                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a25                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a26                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a27                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a28                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a29                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][59]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a30                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][60]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a31                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a32                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a33                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a34                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a35                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a36                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a37                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a38                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][68]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a39                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][69]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a40                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a41                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a42                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a43                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a44                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][74]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a45                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a46                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a47                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][83]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a48                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][84]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a49                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a50                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a51                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a52                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a53                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a54                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a55                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a56                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a57                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a58                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][94]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a59                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][95]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a60                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][96]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a61                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a62                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a63                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a64                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a65                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a66                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a67                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a68                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][104]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a69                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a70                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a71                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a72                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a73                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a74                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][110]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a75                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a76                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a77                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a78                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a79                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a80                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a81                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][117]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a82                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][118]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a83                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][119]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a84                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a85                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][121]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a86                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a87                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a88                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][124]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a89                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a90                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][126]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a91                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][127]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a92                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a93                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a94                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a95                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a96                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][132]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a97                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][133]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a98                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a99                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a100                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a101                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a102                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a103                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a104                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a105                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a106                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a107                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][143]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a108                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a109                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a110                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a111                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][147]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a112                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][148]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a113                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][149]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a114                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a115                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a116                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][152]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a117                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a118                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a119                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a120                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a121                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ram_block1a122                                                                            ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a0                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a1                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a2                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a3                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a4                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a5                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a6                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a7                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a8                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a9                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a10                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[13]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a11                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[14]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a12                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[15]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a13                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[16]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a14                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[17]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a15                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[18]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a16                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[19]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a17                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[20]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a18                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[21]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a19                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[22]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a20                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[23]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a21                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[24]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a22                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[25]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a23                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[26]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a24                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[27]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a25                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[28]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a26                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[29]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a27                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[30]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a28                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[31]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a29                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[32]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a30                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[33]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a31                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[34]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a32                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[35]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a33                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[36]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a34                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[37]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a35                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[38]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a36                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[39]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a37                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[40]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a38                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[41]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a39                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[42]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a40                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[43]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a41                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[44]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a42                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[45]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a43                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[46]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a44                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[47]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a45                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[48]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a46                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[49]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a47                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[50]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a48                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[51]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a49                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[52]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a50                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[53]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a51                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[54]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a52                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[55]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a53                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[56]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a54                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[57]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a55                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[58]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a56                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[59]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a57                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[60]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a58                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[61]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a59                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[62]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a60                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[63]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a61                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[64]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a62                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[65]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a63                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[66]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a64                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[67]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a65                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[68]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a66                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[69]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a67                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[70]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a68                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[71]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a69                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[72]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a70                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[73]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a71                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[74]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a72                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[75]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a73                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[76]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a74                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[77]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a75                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[78]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a76                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[79]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a77                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[80]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a78                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[81]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a79                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[82]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a80                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[83]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a81                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[84]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a82                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[85]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a83                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[86]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a84                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[87]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a85                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[88]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a86                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[89]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a87                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[90]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a88                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[91]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a89                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[92]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a90                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[93]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a91                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[94]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a92                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rData[95]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a93                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a0                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a1                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a2                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a3                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a4                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a5                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[8]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a6                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[9]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a7                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[10]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a8                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[11]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a9                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[12]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a10                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[13]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a11                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[14]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a12                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[15]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a13                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[16]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a14                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[17]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a15                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[18]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a16                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[19]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a17                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[20]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a18                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[21]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a19                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[22]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a20                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[23]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a21                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[24]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a22                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[25]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a23                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[26]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a24                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[27]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a25                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[28]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a26                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[29]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a27                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[30]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a28                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[31]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a29                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[32]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a30                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[33]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a31                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[34]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a32                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[35]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a33                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[36]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a34                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[37]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a35                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[38]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a36                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[39]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a37                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[40]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a38                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[41]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a39                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[42]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a40                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[43]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a41                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[44]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a42                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[45]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a43                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[46]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a44                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[47]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a45                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[48]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a46                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[49]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a47                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[50]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a48                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[51]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a49                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[52]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a50                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[53]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a51                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[54]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a52                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[55]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a53                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[56]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a54                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[57]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a55                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[58]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a56                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[59]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a57                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[60]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a58                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[61]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a59                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[62]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a60                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[63]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a61                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[64]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a62                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[65]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a63                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[66]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a64                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[67]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a65                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[68]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a66                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[69]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a67                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[70]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a68                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[71]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a69                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[72]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a70                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[73]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a71                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[74]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a72                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[75]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a73                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[76]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a74                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[77]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a75                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[78]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a76                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[79]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a77                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[80]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a78                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[81]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a79                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[82]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a80                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[83]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a81                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[84]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a82                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[85]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a83                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[86]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a84                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[87]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a85                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[88]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a86                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[89]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a87                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[90]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a88                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[91]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a89                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[92]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a90                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[93]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a91                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[94]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a92                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[95]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ram_block1a93                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[0]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a0                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[1]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a1                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[2]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a2                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[3]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a3                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[4]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a4                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[5]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a5                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[6]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a6                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[7]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a7                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[8]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a8                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[9]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a9                                                                                                                        ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[10]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a10                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[11]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a11                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[12]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a12                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[13]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a13                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[14]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a14                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[15]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a15                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[16]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a16                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[17]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a17                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[18]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a18                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[19]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a19                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[20]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a20                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[21]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a21                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[22]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a22                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[23]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a23                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[24]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a24                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[25]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a25                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[26]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a26                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[27]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a27                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[28]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a28                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[29]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a29                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[30]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a30                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[31]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a31                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[32]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a32                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[33]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a33                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[34]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a34                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[35]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a35                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[36]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a36                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[37]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a37                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[38]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a38                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[39]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a39                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[40]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a40                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[41]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a41                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[42]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a42                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[43]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a43                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[44]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a44                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[45]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a45                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[46]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a46                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[47]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a47                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[48]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a48                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[49]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a49                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[50]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a50                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[51]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a51                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[52]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a52                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[53]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a53                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[54]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a54                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[55]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a55                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[56]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a56                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[57]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a57                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[58]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a58                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[59]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a59                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[60]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a60                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[61]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a61                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[62]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a62                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[63]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a63                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[64]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a64                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[65]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a65                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[66]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a66                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[67]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a67                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[68]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a68                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[69]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a69                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[70]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a70                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[71]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a71                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[72]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a72                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[73]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a73                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[74]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a74                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[75]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a75                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[76]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a76                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[77]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a77                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[78]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a78                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[79]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a79                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[80]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a80                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[81]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a81                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[82]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a82                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[83]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a83                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[84]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a84                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[85]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a85                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[86]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a86                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[87]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a87                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[88]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a88                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[89]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a89                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[90]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a90                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[91]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a91                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[92]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a92                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[93]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a93                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[94]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a94                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[95]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a95                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[96]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a96                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[97]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a97                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[98]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a98                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[99]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a99                                                                                                                       ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[100]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a100                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[101]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a101                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[102]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a102                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[103]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a103                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[104]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a104                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[105]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a105                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[106]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a106                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[107]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a107                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[108]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a108                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[109]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a109                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[110]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a110                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[111]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a111                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[112]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a112                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[113]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a113                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[114]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a114                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[115]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a115                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[116]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a116                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[117]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a117                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[118]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a118                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[119]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a119                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[120]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a120                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[121]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a121                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[122]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a122                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[123]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a123                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[124]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a124                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[125]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a125                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[126]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a126                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[127]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ram_block1a127                                                                                                                      ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[0]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a0                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[1]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a1                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[2]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a2                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[3]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a3                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[4]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a4                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[5]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a5                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[6]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a6                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[7]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a7                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[8]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a8                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[9]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a9                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[10]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a10                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[11]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a11                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[12]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a12                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[13]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a13                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[14]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a14                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[15]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a15                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[16]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a16                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[17]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a17                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[18]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a18                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[19]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a19                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[20]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a20                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[21]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a21                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[22]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a22                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[23]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a23                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[24]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a24                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[25]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a25                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[26]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a26                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[27]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a27                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[28]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a28                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[29]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a29                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[30]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a30                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[31]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a31                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[32]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a0                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[33]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a1                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[34]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a2                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[35]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a3                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[36]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a4                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[37]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a5                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[38]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a6                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[39]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a7                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[40]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a8                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[41]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a9                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[42]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a10                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[43]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a11                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[44]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a12                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[45]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a13                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[46]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a14                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[47]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a15                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[48]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a16                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[49]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a17                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[50]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a18                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[51]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a19                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[52]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a20                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[53]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a21                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[54]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a22                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[55]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a23                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[56]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a24                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[57]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a25                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[58]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a26                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[59]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a27                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[60]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a28                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[61]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a29                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[62]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a30                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[63]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a31                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[64]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a0                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[65]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a1                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[66]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a2                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[67]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a3                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[68]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a4                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[69]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a5                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[70]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a6                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[71]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a7                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[72]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a8                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[73]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a9                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[74]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a10                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[75]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a11                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[76]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a12                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[77]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a13                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[78]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a14                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[79]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a15                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[80]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a16                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[81]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a17                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[82]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a18                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[83]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a19                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[84]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a20                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[85]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a21                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[86]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a22                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[87]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a23                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[88]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a24                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[89]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a25                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[90]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a26                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[91]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a27                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[92]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a28                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[93]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a29                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[94]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a30                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[95]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a31                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[96]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a0                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[97]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a1                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[98]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a2                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[99]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a3                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[100]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a4                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[101]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a5                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[102]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a6                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[103]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a7                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[104]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a8                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[105]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a9                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[106]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a10                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[107]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a11                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[108]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a12                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[109]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a13                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[110]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a14                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[111]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a15                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[112]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a16                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[113]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a17                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[114]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a18                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[115]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a19                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[116]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a20                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[117]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a21                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[118]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a22                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[119]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a23                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[120]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a24                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[121]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a25                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[122]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a26                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[123]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a27                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[124]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a28                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[125]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a29                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[126]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a30                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[127]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ram_block1a31                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[1]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[5]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_change_capture                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_change_capture~DUPLICATE                                                                                                                              ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_rd_start                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_rd_start~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_read_results                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_read_results~DUPLICATE                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_state[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_state[8]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_state[9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_state[9]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_udr[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_udr[1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_wr_start                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_wr_start~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|bb_wr_start                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|bb_wr_start~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[8]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[9]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|ctrl_writedata[11]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|ctrl_writedata[11]~DUPLICATE                                                                                                                               ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|going_inactive                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|going_inactive~DUPLICATE                                                                                                                                   ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_delay[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_delay[0]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_index[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_index[1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_index[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_index[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_lf_toggled                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_lf_toggled~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_return_state.OC_WR_ALL_REGS                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_return_state.OC_WR_ALL_REGS~DUPLICATE                                                                                                                   ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_PROCESS_LF                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_PROCESS_LF~DUPLICATE                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_READ                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_READ~DUPLICATE                                                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_SETUP_LOCALS                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_SETUP_LOCALS~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_WRITE                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_WRITE~DUPLICATE                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_WR_HF_REG                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_WR_HF_REG~DUPLICATE                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_hf_transition[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_hf_transition[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_lf_transition[3]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_lf_transition[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_lf_transitioned                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_lf_transitioned~DUPLICATE                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rd_state.RD_IDLE                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rd_state.RD_IDLE~DUPLICATE                                                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|reading_results                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|reading_results~DUPLICATE                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|register_ptr[6]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|register_ptr[6]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rmw_done                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rmw_done~DUPLICATE                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|wr_start                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|wr_start~DUPLICATE                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_legal                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_legal~DUPLICATE                                                                                                               ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14]~DUPLICATE                                                                                                   ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK~DUPLICATE                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_DATA_TO_RECONFIG_BASIC                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_DATA_TO_RECONFIG_BASIC~DUPLICATE                                                                                   ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_addr_offset[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_addr_offset[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_writedata[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_writedata[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_writedata[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_writedata[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG~DUPLICATE                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL~DUPLICATE                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE~DUPLICATE                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN~DUPLICATE                                                                                              ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|lif_inwait                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|lif_inwait~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_addr[11]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_addr[11]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_write                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_write~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|testbus_sel[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|testbus_sel[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|testbus_sel[3]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|testbus_sel[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|upper_16_sel~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent|hold_waitrequest                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent|hold_waitrequest~DUPLICATE                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[6]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[12]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[12]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[7]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[7]~DUPLICATE                                                                                                                          ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[12]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[12]~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[15]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[22]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[24]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[26]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[26]~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[28]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_shift_rot_result[28]~DUPLICATE                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[6]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[6]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[8]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[8]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[9]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[9]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[11]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[11]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[16]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[16]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[29]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[29]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src2[12]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src2[12]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[6]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[7]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[7]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[8]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc[8]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_estatus_reg                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_estatus_reg~DUPLICATE                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_status_reg_pie                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_status_reg_pie~DUPLICATE                                                                                                                               ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|av_ld_byte0_data[7]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|av_ld_byte0_data[7]~DUPLICATE                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_read                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_read~DUPLICATE                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[4]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[7]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[7]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[14]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[14]~DUPLICATE                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[26]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_writedata[26]~DUPLICATE                                                                                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|i_read                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|i_read~DUPLICATE                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_ctlr_state.AVMM_PAUSE                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_ctlr_state.AVMM_PAUSE~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_rr[2]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_rr[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_start_r[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_start_r[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.current_channel[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.current_channel[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.pause_cnt[0]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.pause_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[6]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[7]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|hotreset_cnt[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|hotreset_cnt[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|hotreset_cnt[8]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|hotreset_cnt[8]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|hotreset_cnt[12]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|hotreset_cnt[12]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|ld_ws_tmr_short                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|ld_ws_tmr_short~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[4]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[7]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[8]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[10]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[11]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[12]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[14]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[17]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[17]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_strb0[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_strb0[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_strb1[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_strb1[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|sd_state[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|sd_state[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|serdes_rst_state~5                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|serdes_rst_state~5DUPLICATE                                                                                                                                                           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[6]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[16]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[16]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[17]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[17]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[18]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[18]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[19]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|waitstate_timer[19]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[5]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.ltssm_rr[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.ltssm_rr[2]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|reset_status                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|reset_status~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[1].csr_avmm_n_sel_r                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[1].csr_avmm_n_sel_r~DUPLICATE                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[3].csr_avmm_n_sel_r                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[3].csr_avmm_n_sel_r~DUPLICATE                                                                ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_tx.r_tx_digital_rst_n_val                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_tx.r_tx_digital_rst_n_val~DUPLICATE ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_rst_ovr                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_rst_ovr~DUPLICATE           ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|gen_slpbk_reg.r_seriallpbken                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|gen_slpbk_reg.r_seriallpbken~DUPLICATE             ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_rst_ovr                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_rst_ovr~DUPLICATE           ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[3]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[4]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[4]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[7]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[11]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[15]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[17]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[19]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[25]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rCount[25]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rLen[21]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rLen[21]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rLen[25]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rLen[25]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rState.01~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|rState.10                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; chnl_tester:test_channels[0].chnl_tester_i|rState.10~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable|rData[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable|rData[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][95]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][95]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|cntr_qif:cntr1|counter_reg_bit[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|cntr_qif:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|rState[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|rState[2]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrLast                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrLast~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][1]~DUPLICATE                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][11]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][11]~DUPLICATE                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|rData[1][19]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|rData[1][19]~DUPLICATE                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|rData[1][4]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|rData[1][4]~DUPLICATE                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|rData[1][9]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|rData[1][9]~DUPLICATE                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|rData[1][14]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|rData[1][14]~DUPLICATE                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[0]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[3]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[4]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|rCtrValue[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|rCtrValue[3]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|rCtrValue[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|rCtrValue[4]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtrPlus1[3]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtrPlus1[3]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[3]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[4]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[7]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtrPlus1[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtrPlus1[1]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[0]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[3]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[9]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[9]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[2]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[5]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[7]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rValid                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rValid~DUPLICATE                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtrPlus1[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtrPlus1[1]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[7]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[0]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[1]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[5]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[7]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]~DUPLICATE                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[3]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][11]~DUPLICATE                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][27]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][27]~DUPLICATE                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][30]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][30]~DUPLICATE                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][36]~DUPLICATE                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[4]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|rCtrValue[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|rCtrValue[1]~DUPLICATE                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[7]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[2]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtrPlus1[4]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtrPlus1[4]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[5]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[8]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[8]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtrPlus1[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtrPlus1[2]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[5]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[7]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtrPlus1[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtrPlus1[5]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtrPlus1[7]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtrPlus1[7]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[2]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[4]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[6]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[6]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[3]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtr[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtr[0]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtr[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtr[3]~DUPLICATE                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1]~DUPLICATE                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1]~DUPLICATE                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][0]~DUPLICATE                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][2]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][2]~DUPLICATE                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rEmpty                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rEmpty~DUPLICATE                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rFull                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rFull~DUPLICATE                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rValid                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rValid~DUPLICATE                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][74]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][74]~DUPLICATE                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][84]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][84]~DUPLICATE                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][89]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][89]~DUPLICATE                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][90]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][90]~DUPLICATE                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][96]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][96]~DUPLICATE                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][104]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][104]~DUPLICATE                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][107]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][107]~DUPLICATE                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][109]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][109]~DUPLICATE                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][120]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][120]~DUPLICATE                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][123]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][123]~DUPLICATE                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][127]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][127]~DUPLICATE                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[1]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[2]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[34]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[34]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[38]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[38]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[39]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[39]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[42]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[42]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[65]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[65]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[76]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[76]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[77]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[77]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[93]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[93]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[97]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[97]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[117]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[117]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[122]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[122]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rPackedFlush                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rPackedFlush~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataInEn[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataInEn[1]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[36]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[36]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[37]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[37]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[44]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[44]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[48]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[48]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[57]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[57]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[76]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[76]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[87]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[87]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[98]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[98]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[110]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[110]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[113]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[113]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[114]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[114]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[125]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[125]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMaskedEn[1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMaskedEn[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[23]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[26]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[26]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[33]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[33]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[56]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[56]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[69]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[69]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[75]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[75]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[89]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[89]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[99]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[99]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[103]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[103]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[107]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[107]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[110]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[110]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[112]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[112]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[114]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[114]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[117]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[117]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[123]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[123]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[127]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[127]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rAddr[6]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rAddr[6]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rAddr[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rAddr[10]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[4]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[12]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[17]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[22]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[22]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[24]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWordsInit[24]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[5]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[10]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[11]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rBufWords[21]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rErr                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rErr~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[4]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[7]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLen[8]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rPreLen[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rPreLen[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rPreLen[8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rPreLen[8]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[14]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[21]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[28]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[28]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rReadWords[30]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRecvdWords[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRecvdWords[14]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRecvdWords[26]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRecvdWords[26]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[7]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[4]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnDone                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnDone~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rMainAck                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rMainAck~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rRxReqAck                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rRxReqAck~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rState[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rState[0]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rLen[31]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rLen[31]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddr[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddr[7]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rBufWords[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rBufWords[7]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rBufWords[8]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rBufWords[8]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rData[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rData[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rData[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rData[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rLen[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rLen[7]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[4]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[6]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rState[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rBufWords[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rBufWords[7]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rBufWords[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rBufWords[10]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rData[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rData[11]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLenValid                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLenValid~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLen[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLen[6]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLen[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLen[7]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rPageRem[10]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rPageRem[10]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rPayloadSpill                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rPayloadSpill~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rState[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rState[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rEmpty                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rEmpty~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rRdPtrPlus1[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rRdPtrPlus1[6]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtrPlus1[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtrPlus1[4]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtr[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtr[4]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtr[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtr[6]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rEmpty                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rEmpty~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rRdPtrPlus1[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rRdPtrPlus1[6]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rWrPtr[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rWrPtr[7]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rWrPtr[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rWrPtr[9]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[7]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[7]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[15]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[15]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[18]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[18]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[19]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[19]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[27]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[27]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[29]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[29]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rCountHist[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rCountHist[6]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rCountHist[7]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rCountHist[7]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[5]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[7]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[14]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[17]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[22]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[23]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[33]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[39]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[39]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[42]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[42]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[50]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[50]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[52]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[52]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[54]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[54]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[60]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[60]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[64]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[64]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[65]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[65]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[69]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[69]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[76]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[76]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[77]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[77]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[78]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[78]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[79]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[79]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[80]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[80]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[81]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[81]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[84]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[84]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[88]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[88]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[95]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[95]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[101]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[101]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[102]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[102]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[111]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[111]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[116]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[116]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[118]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[118]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[120]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[120]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[125]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[125]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[129]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[129]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[151]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[151]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[160]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[160]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[167]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[167]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[170]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[170]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[171]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[171]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[172]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[172]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[174]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[174]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[178]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[178]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[189]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[189]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[191]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[191]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[192]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[192]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[203]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[203]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[204]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[204]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[215]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[215]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoRdEn                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoRdEn~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoRdEnHist[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoRdEnHist[1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rEmpty                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rEmpty~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[8]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[8]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[4]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[5]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[9]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtr[9]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtrPlus1[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtrPlus1[0]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rFull                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rFull~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rChnlTx                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rChnlTx~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rFifoWen                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rFifoWen~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~2                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~2DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~3                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~3DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rReadData[58]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rReadData[58]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rReadData[63]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rReadData[63]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rState[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rState[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rWordsRecvd[20]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rWordsRecvd[20]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[6]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[9]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAddr[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAddr[7]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[24]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[24]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[25]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[25]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[30]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[8]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[9]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[16]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[26]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWords[31]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[2]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[4]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[6]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMaxPayload[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMaxPayload[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMaxPayload[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMaxPayload[6]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMaxPayload[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMaxPayload[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rNotRequesting                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rNotRequesting~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[4]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rPreLen[7]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[4]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxnDone[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxnDone[1]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rValsProp[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rValsProp[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rValsPropagated                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rValsPropagated~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[9]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[15]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[16]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[16]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[21]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[25]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rWords[26]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|interrupt:intr|rVect0[4]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|interrupt:intr|rVect0[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][45]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][49]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][49]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][77]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][77]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][80]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][80]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[7]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[7]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDE[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDE[9]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDE[11]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDE[11]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[3]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[12]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[17]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[18]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[11]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[13]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[22]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[22]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[2]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[8]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[24]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[27]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[27]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[32]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[32]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[33]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[33]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[42]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[42]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[45]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[45]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[65]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[65]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[93]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[93]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[109]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[109]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[112]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[112]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[117]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[117]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[120]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[120]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[125]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[125]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rShift[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rShift[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState.10                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState.10~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[4]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtrPlus1[5]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtrPlus1[5]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtrPlus1[2]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtrPlus1[2]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCapState[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCapState[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCapState[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCapState[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCountDone                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCountDone~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rWrAddr[57]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rWrAddr[57]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rChnlNextNextOn                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rChnlNextNextOn~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rChnlNextNext[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rChnlNextNext[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnlNext[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnlNext[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnl[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnl[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNextOn                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNextOn~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNext[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNext[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNext[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNext[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNext[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rChnlNextNext[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnlNext[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnlNext[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnl[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnl[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a0~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a1~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a1~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a1~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a1~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ram_block1a1~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a0~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a0~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ram_block1a10~portb_address_reg4FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ram_block5a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ram_block5a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ram_block5a12~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                         ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ram_block5a12~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                         ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ram_block5a19~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                         ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ram_block5a19~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                         ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a1~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a1~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a1~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                        ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a10~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a10~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a10~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a100~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a100~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a100~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a103~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a103~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a103~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a112~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a112~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a112~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a113~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a113~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ram_block6a113~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                      ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------------------------------------------------------+-----------------+--------------+-------------------+---------------+----------------+
; Name                                                                        ; Ignored Entity  ; Ignored From ; Ignored To        ; Ignored Value ; Ignored Source ;
+-----------------------------------------------------------------------------+-----------------+--------------+-------------------+---------------+----------------+
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_REFCLK(n)    ; HCSL          ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[0](n) ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[1](n) ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[2](n) ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[3](n) ; 1.5-V PCML    ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; pcie_smbclk       ; 2.5 V         ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; pcie_smbdata      ; 2.5 V         ; QSF Assignment ;
; I/O Standard                                                                ; DE5QGen3x4If128 ;              ; pcie_wake         ; 2.5 V         ; QSF Assignment ;
; Input Termination                                                           ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; OCT 100 OHMS  ; QSF Assignment ;
; Input Termination                                                           ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; OCT 100 OHMS  ; QSF Assignment ;
; Input Termination                                                           ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; OCT 100 OHMS  ; QSF Assignment ;
; Input Termination                                                           ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; OCT 100 OHMS  ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[0](n) ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[1](n) ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[2](n) ; 1_0V          ; QSF Assignment ;
; VCCR_GXB/VCCT_GXB Voltage                                                   ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[3](n) ; 1_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[0](n) ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[1](n) ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[2](n) ; 3_0V          ; QSF Assignment ;
; VCCA_GXB Voltage                                                            ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[3](n) ; 3_0V          ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[0](n) ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[1](n) ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[2](n) ; PCIE_GEN3     ; QSF Assignment ;
; Transceiver Analog Settings Protocol                                        ; DE5QGen3x4If128 ;              ; PCIE_TX_OUT[3](n) ; PCIE_GEN3     ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal     ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; 5             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal     ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; 5             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal     ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; 5             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal     ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; 5             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; 1             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; 1             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; 1             ; QSF Assignment ;
; Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; 1             ; QSF Assignment ;
; Receiver Signal Detection Voltage Threshold                                 ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; 4             ; QSF Assignment ;
; Receiver Signal Detection Voltage Threshold                                 ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; 4             ; QSF Assignment ;
; Receiver Signal Detection Voltage Threshold                                 ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; 4             ; QSF Assignment ;
; Receiver Signal Detection Voltage Threshold                                 ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; 4             ; QSF Assignment ;
; Receiver Buffer Common Mode Voltage                                         ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[0](n)  ; VTT_0P70V     ; QSF Assignment ;
; Receiver Buffer Common Mode Voltage                                         ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[1](n)  ; VTT_0P70V     ; QSF Assignment ;
; Receiver Buffer Common Mode Voltage                                         ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[2](n)  ; VTT_0P70V     ; QSF Assignment ;
; Receiver Buffer Common Mode Voltage                                         ; DE5QGen3x4If128 ;              ; PCIE_RX_IN[3](n)  ; VTT_0P70V     ; QSF Assignment ;
+-----------------------------------------------------------------------------+-----------------+--------------+-------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                                        ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Type                                 ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Placement (by node)                  ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 21787 ) ; 0.00 % ( 0 / 21787 )       ; 0.00 % ( 0 / 21787 )     ;
;     -- Achieved                      ; 0.00 % ( 0 / 21787 ) ; 0.00 % ( 0 / 21787 )       ; 0.00 % ( 0 / 21787 )     ;
;                                      ;                      ;                            ;                          ;
; Routing (by net)                     ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved                      ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                                      ;                      ;                            ;                          ;
; Number of Tiles locked to High-Speed ; 0                    ;                            ;                          ;
+--------------------------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 21670 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 117 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.pin.


+---------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                     ;
+------------------------------------------------------------------+------------------------+-------+
; Resource                                                         ; Usage                  ; %     ;
+------------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)           ; 5,873 / 234,720        ; 3 %   ;
; ALMs needed [=A-B+C]                                             ; 5,873                  ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]                  ; 7,496 / 234,720        ; 3 %   ;
;         [a] ALMs used for LUT logic and registers                ; 2,801                  ;       ;
;         [b] ALMs used for LUT logic                              ; 2,188                  ;       ;
;         [c] ALMs used for registers                              ; 2,367                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs)      ; 140                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing            ; 1,630 / 234,720        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                  ; 7 / 234,720            ; < 1 % ;
;         [a] Due to location constrained logic                    ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                     ; 1                      ;       ;
;         [c] Due to LAB input limits                              ; 6                      ;       ;
;         [d] Due to virtual I/Os                                  ; 0                      ;       ;
;                                                                  ;                        ;       ;
; Difficulty packing design                                        ; Low                    ;       ;
;                                                                  ;                        ;       ;
; Total LABs:  partially or completely used                        ; 949 / 23,472           ; 4 %   ;
;     -- Logic LABs                                                ; 935                    ;       ;
;     -- Memory LABs (up to half of total LABs)                    ; 14                     ;       ;
;                                                                  ;                        ;       ;
; Combinational ALUT usage for logic                               ; 8,824                  ;       ;
;     -- 7 input functions                                         ; 228                    ;       ;
;     -- 6 input functions                                         ; 1,545                  ;       ;
;     -- 5 input functions                                         ; 1,940                  ;       ;
;     -- 4 input functions                                         ; 1,759                  ;       ;
;     -- <=3 input functions                                       ; 3,352                  ;       ;
; Combinational ALUT usage for route-throughs                      ; 2,613                  ;       ;
; Memory ALUT usage                                                ; 246                    ;       ;
;     -- 64-address deep                                           ; 0                      ;       ;
;     -- 32-address deep                                           ; 64                     ;       ;
;     -- 16-address deep                                           ; 182                    ;       ;
;                                                                  ;                        ;       ;
;                                                                  ;                        ;       ;
; Dedicated logic registers                                        ; 11,306                 ;       ;
;     -- By type:                                                  ;                        ;       ;
;         -- Primary logic registers                               ; 10,335 / 469,440       ; 2 %   ;
;         -- Secondary logic registers                             ; 971 / 469,440          ; < 1 % ;
;     -- By function:                                              ;                        ;       ;
;         -- Design implementation registers                       ; 10,781                 ;       ;
;         -- Routing optimization registers                        ; 525                    ;       ;
;                                                                  ;                        ;       ;
; Virtual pins                                                     ; 0                      ;       ;
; I/O pins                                                         ; 28 / 1,064             ; 3 %   ;
;     -- Clock pins                                                ; 2 / 40                 ; 5 %   ;
;     -- Dedicated input pins                                      ; 8 / 109                ; 7 %   ;
;                                                                  ;                        ;       ;
; M20K blocks                                                      ; 56 / 2,560             ; 2 %   ;
; Total MLAB memory bits                                           ; 2,850                  ;       ;
; Total block memory bits                                          ; 697,720 / 52,428,800   ; 1 %   ;
; Total block memory implementation bits                           ; 1,146,880 / 52,428,800 ; 2 %   ;
;                                                                  ;                        ;       ;
; Total DSP Blocks                                                 ; 0 / 256                ; 0 %   ;
;                                                                  ;                        ;       ;
; Fractional PLLs                                                  ; 0 / 28                 ; 0 %   ;
; Global signals                                                   ; 2                      ;       ;
;     -- Global clocks                                             ; 2 / 16                 ; 13 %  ;
;     -- Quadrant clocks                                           ; 0 / 92                 ; 0 %   ;
;     -- Horizontal periphery clocks and Vertical periphery clocks ; 0 / 306                ; 0 %   ;
; SERDES transmitters                                              ; 0 / 210                ; 0 %   ;
; SERDES receivers                                                 ; 0 / 210                ; 0 %   ;
; JTAGs                                                            ; 0 / 1                  ; 0 %   ;
; ASMI blocks                                                      ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                       ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                             ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                                ; 0 / 1                  ; 0 %   ;
; Standard RX PCSs                                                 ; 4 / 48                 ; 8 %   ;
; 10G RX PCSs                                                      ; 0 / 48                 ; 0 %   ;
; HSSI PMA RX Deserializers                                        ; 4 / 48                 ; 8 %   ;
; Standard TX PCSs                                                 ; 4 / 48                 ; 8 %   ;
; 10G TX PCSs                                                      ; 0 / 48                 ; 0 %   ;
; HSSI PMA TX Serializers                                          ; 4 / 48                 ; 8 %   ;
; CHANNEL PLLs                                                     ; 5 / 48                 ; 10 %  ;
; HSSI ATX PLL                                                     ; 1 / 16                 ; 6 %   ;
; Impedance control blocks                                         ; 0 / 4                  ; 0 %   ;
; Average interconnect usage (total/H/V)                           ; 0.9% / 0.9% / 0.9%     ;       ;
; Peak interconnect usage (total/H/V)                              ; 23.3% / 23.9% / 28.4%  ;       ;
;                                                                  ;                        ;       ;
; Programmable power technology high-speed tiles                   ; 119 / 14,556           ; < 1 % ;
; Programmable power technology low-power tiles                    ; 14,437 / 14,556        ; 99 %  ;
;     -- low-power tiles that are used by the design               ; 540 / 14,437           ; 4 %   ;
;     -- unused tiles (low-power)                                  ; 13,897 / 14,437        ; 96 %  ;
;                                                                  ;                        ;       ;
; Programmable power technology high-speed LAB tiles               ; 63 / 11,736            ; < 1 % ;
; Programmable power technology low-power LAB tiles                ; 11,673 / 11,736        ; 99 %  ;
;     -- low-power LAB tiles that are used by the design           ; 540 / 11,673           ; 5 %   ;
;     -- unused LAB tiles (low-power)                              ; 11,133 / 11,673        ; 95 %  ;
;                                                                  ;                        ;       ;
; Maximum fan-out                                                  ; 10453                  ;       ;
; Highest non-global fan-out                                       ; 729                    ;       ;
; Total fan-out                                                    ; 77332                  ;       ;
; Average fan-out                                                  ; 3.34                   ;       ;
+------------------------------------------------------------------+------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+-------------------------------------------------------------+-------------------------+--------------------------------+
; Statistic                                                   ; Top                     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5873 / 234720 ( 3 % )   ; 0 / 234720 ( 0 % )             ;
; ALMs needed [=A-B+C]                                        ; 5873                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7496 / 234720 ( 3 % )   ; 0 / 234720 ( 0 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 2801                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2188                    ; 0                              ;
;         [c] ALMs used for registers                         ; 2367                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 140                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1630 / 234720 ( < 1 % ) ; 0 / 234720 ( 0 % )             ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 7 / 234720 ( < 1 % )    ; 0 / 234720 ( 0 % )             ;
;         [a] Due to location constrained logic               ; 0                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                       ; 0                              ;
;         [c] Due to LAB input limits                         ; 6                       ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Difficulty packing design                                   ; Low                     ; Low                            ;
;                                                             ;                         ;                                ;
; Total LABs:  partially or completely used                   ; 949 / 23472 ( 4 % )     ; 0 / 23472 ( 0 % )              ;
;     -- Logic LABs                                           ; 935                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 14                      ; 0                              ;
;                                                             ;                         ;                                ;
; Combinational ALUT usage for logic                          ; 9070                    ; 0                              ;
;     -- 7 input functions                                    ; 228                     ; 0                              ;
;     -- 6 input functions                                    ; 1545                    ; 0                              ;
;     -- 5 input functions                                    ; 1940                    ; 0                              ;
;     -- 4 input functions                                    ; 1759                    ; 0                              ;
;     -- <=3 input functions                                  ; 3352                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2613                    ; 0                              ;
; Memory ALUT usage                                           ; 246                     ; 0                              ;
;     -- 64-address deep                                      ; 0                       ; 0                              ;
;     -- 32-address deep                                      ; 64                      ; 0                              ;
;     -- 16-address deep                                      ; 182                     ; 0                              ;
;                                                             ;                         ;                                ;
; Dedicated logic registers                                   ; 0                       ; 0                              ;
;     -- By type:                                             ;                         ;                                ;
;         -- Primary logic registers                          ; 10335 / 469440 ( 2 % )  ; 0 / 469440 ( 0 % )             ;
;         -- Secondary logic registers                        ; 971 / 469440 ( < 1 % )  ; 0 / 469440 ( 0 % )             ;
;     -- By function:                                         ;                         ;                                ;
;         -- Design implementation registers                  ; 10781                   ; 0                              ;
;         -- Routing optimization registers                   ; 525                     ; 0                              ;
;                                                             ;                         ;                                ;
;                                                             ;                         ;                                ;
; Virtual pins                                                ; 0                       ; 0                              ;
; I/O pins                                                    ; 9                       ; 19                             ;
; I/O registers                                               ; 0                       ; 0                              ;
; Total block memory bits                                     ; 697720                  ; 0                              ;
; Total block memory implementation bits                      ; 1146880                 ; 0                              ;
; M20K block                                                  ; 56 / 2560 ( 2 % )       ; 0 / 2560 ( 0 % )               ;
; Clock enable block                                          ; 0 / 414 ( 0 % )         ; 2 / 414 ( < 1 % )              ;
; ATX PLL                                                     ; 0 / 16 ( 0 % )          ; 1 / 16 ( 6 % )                 ;
; HSSI GEN3 RX PCS                                            ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI GEN3 TX PCS                                            ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI AVMM INTERFACE3                                        ; 0 / 16 ( 0 % )          ; 2 / 16 ( 12 % )                ;
; CHANNEL PLL                                                 ; 0 / 48 ( 0 % )          ; 5 / 48 ( 10 % )                ;
; Standard RX PCS                                             ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; Standard TX PCS                                             ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI Common PCS PMA Interface                               ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI Common PLD PCS Interface                               ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI Pipe Gen1-2                                            ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 4 ( 0 % )           ; 1 / 4 ( 25 % )                 ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 48 ( 0 % )          ; 5 / 48 ( 10 % )                ;
; HSSI PMA RX Buffer                                          ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI PMA RX Deserializer                                    ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; Clock Divider                                               ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI refclk divider                                         ; 0 / 64 ( 0 % )          ; 1 / 64 ( 1 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI RX PLD PCS Interface                                   ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; HSSI Pipe Gen3                                              ; 0 / 48 ( 0 % )          ; 4 / 48 ( 8 % )                 ;
; PCI Express hard IP                                         ; 0 / 4 ( 0 % )           ; 1 / 4 ( 25 % )                 ;
;                                                             ;                         ;                                ;
; Connections                                                 ;                         ;                                ;
;     -- Input Connections                                    ; 12186                   ; 786                            ;
;     -- Registered Input Connections                         ; 11414                   ; 0                              ;
;     -- Output Connections                                   ; 786                     ; 12186                          ;
;     -- Registered Output Connections                        ; 147                     ; 0                              ;
;                                                             ;                         ;                                ;
; Internal Connections                                        ;                         ;                                ;
;     -- Total Connections                                    ; 78123                   ; 23413                          ;
;     -- Registered Connections                               ; 50483                   ; 0                              ;
;                                                             ;                         ;                                ;
; External Connections                                        ;                         ;                                ;
;     -- Top                                                  ; 0                       ; 12972                          ;
;     -- hard_block:auto_generated_inst                       ; 12972                   ; 0                              ;
;                                                             ;                         ;                                ;
; Partition Interface                                         ;                         ;                                ;
;     -- Input Ports                                          ; 7                       ; 878                            ;
;     -- Output Ports                                         ; 12                      ; 362                            ;
;     -- Bidir Ports                                          ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Registered Ports                                            ;                         ;                                ;
;     -- Registered Input Ports                               ; 0                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Port Connectivity                                           ;                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                       ; 497                            ;
;     -- Output Ports driven by GND                           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                       ; 616                            ;
;     -- Output Ports with no Fanout                          ; 0                       ; 0                              ;
+-------------------------------------------------------------+-------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; OSC_BANK3D_50MHZ ; BC28  ; 3D       ; 59           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off                     ; --                        ; User                 ; no        ;
; PCIE_REFCLK      ; AK38  ; B0L      ; 0            ; 29           ; 55           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; HCSL         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; PCIE_REFCLK(n)   ; AK39  ; B0L      ; 0            ; 29           ; 53           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; HCSL         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; PCIE_RESET_N     ; AU33  ; 3B       ; 9            ; 0            ; 56           ; 16                    ; 0                  ; no     ; no             ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; PCIE_RX_IN[0]    ; BB43  ; B0L      ; 0            ; 24           ; 39           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[0](n) ; BB44  ; B0L      ; 0            ; 24           ; 37           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[1]    ; BA41  ; B0L      ; 0            ; 28           ; 39           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[1](n) ; BA42  ; B0L      ; 0            ; 28           ; 37           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[2]    ; AW41  ; B0L      ; 0            ; 32           ; 39           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[2](n) ; AW42  ; B0L      ; 0            ; 32           ; 37           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[3]    ; AY43  ; B0L      ; 0            ; 36           ; 39           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_IN[3](n) ; AY44  ; B0L      ; 0            ; 36           ; 37           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]            ; AW37  ; 3A       ; 0            ; 4            ; 103          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; AV37  ; 3A       ; 0            ; 4            ; 75           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; BB36  ; 3A       ; 0            ; 5            ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; BB39  ; 3A       ; 0            ; 5            ; 87           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]            ; AH15  ; 4C       ; 177          ; 0            ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]            ; AH13  ; 4C       ; 191          ; 0            ; 0            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]            ; AJ13  ; 4C       ; 191          ; 0            ; 84           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]            ; AJ14  ; 4C       ; 177          ; 0            ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[0]    ; AY39  ; B0L      ; 0            ; 21           ; 39           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[0](n) ; AY40  ; B0L      ; 0            ; 21           ; 37           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[1]    ; AV39  ; B0L      ; 0            ; 25           ; 39           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[1](n) ; AV40  ; B0L      ; 0            ; 25           ; 37           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[2]    ; AT39  ; B0L      ; 0            ; 29           ; 39           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[2](n) ; AT40  ; B0L      ; 0            ; 29           ; 37           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[3]    ; AU41  ; B0L      ; 0            ; 33           ; 39           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[3](n) ; AU42  ; B0L      ; 0            ; 33           ; 37           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B3L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B2L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 18 / 28 ( 64 % ) ; --            ; --           ; --            ;
; 3A       ; 5 / 36 ( 14 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3D       ; 1 / 48 ( 2 % )   ; 1.8V          ; --           ; 2.5V          ;
; 3E       ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4E       ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4D       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 4 / 48 ( 8 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; B0R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B1R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B2R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B3R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 7A       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7E       ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8E       ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8D       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8B       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                 ;
+----------+------------+--------------------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank           ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+--------------------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A4       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A7       ; 706        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 704        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A10      ; 754        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 752        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A13      ; 798        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 802        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A16      ; 826        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 834        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A18      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A19      ; 838        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 882        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A22      ; 886        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 890        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A24      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A25      ; 888        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 926        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A27      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A28      ; 930        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A29      ; 929        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A30      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A31      ; 984        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A32      ; 983        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A33      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A34      ; 1020       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A35      ; 1019       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A36      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A37      ; 1068       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A38      ; 1072       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; A39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A41      ;            ;                    ; RREF                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA3      ; 607        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA4      ; 606        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA5      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA14     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA15     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA16     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA18     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA19     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA20     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA21     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA22     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA24     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA25     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA26     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA27     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA28     ;            ; --                 ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA29     ;            ; --                 ; VCCHSSI_L                       ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA30     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA31     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA32     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA38     ;            ; --                 ; VCCT_GXBL2                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AA39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA40     ;            ; --                 ; VCCH_GXBL2                      ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AA41     ; 59         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA42     ; 58         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB1      ; 613        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB2      ; 612        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB5      ; 610        ; B2R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AB6      ; 611        ; B2R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AB7      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB8      ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AB9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB14     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB15     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB16     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB17     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB18     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB19     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB21     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB22     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB23     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB24     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB25     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB26     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB27     ;            ; --                 ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB28     ;            ; --                 ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB29     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB30     ;            ; --                 ; VCCHSSI_L                       ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB31     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB32     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB37     ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AB38     ;            ; --                 ; VCCT_GXBL2                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AB39     ; 54         ; B2L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AB40     ; 55         ; B2L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AB41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB43     ; 53         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB44     ; 52         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC3      ; 603        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC4      ; 602        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AC9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC14     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC15     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC17     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC18     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC19     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC20     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC22     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC23     ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC24     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC25     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC26     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC27     ;            ; --                 ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC28     ;            ; --                 ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC29     ;            ; --                 ; VCCHSSI_L                       ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC30     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC31     ;            ; --                 ; VCCHSSI_L                       ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC32     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC37     ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AC38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC39     ;            ; --                 ; VCCR_GXBL2                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AC40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC41     ; 63         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC42     ; 62         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD1      ; 605        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD2      ; 604        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD5      ; 608        ; B1R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AD6      ; 609        ; B1R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AD7      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD14     ; 475        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD16     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD17     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD18     ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD19     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD20     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD21     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD22     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD23     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD24     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD25     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD26     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD27     ;            ; --                 ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD28     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD29     ;            ; --                 ; VCCHSSI_L                       ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD30     ;            ; --                 ; VCCHSSI_L                       ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD31     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD32     ; 203        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AD33     ; 201        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AD34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD38     ;            ; --                 ; VCCT_GXBL1                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AD39     ; 56         ; B1L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AD40     ; 57         ; B1L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AD41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD43     ; 61         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD44     ; 60         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE3      ; 599        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE4      ; 598        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE5      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE7      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE9      ; 481        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 480        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 473        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 472        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 477        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 474        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 425        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 424        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 427        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 426        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE19     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE20     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE22     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE23     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE24     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE25     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE26     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE27     ; 251        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE28     ; 250        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE29     ; 205        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE30     ; 204        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE31     ; 207        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE32     ; 202        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE33     ; 200        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE34     ; 197        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE35     ; 159        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE36     ; 158        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AE37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE38     ;            ; --                 ; VCCT_GXBL1                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AE39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE40     ;            ; --                 ; VCCH_GXBL1                      ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AE41     ; 67         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE42     ; 66         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF1      ; 601        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF2      ; 600        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF5      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF6      ; 582        ; B1R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AF7      ; 583        ; B1R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AF8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF10     ; 483        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 482        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF13     ; 479        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 476        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF16     ; 429        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 430        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF18     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF19     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF20     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF21     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF22     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF23     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF24     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF25     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF26     ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF27     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF28     ; 249        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF29     ; 248        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF30     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF31     ; 206        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF32     ; 199        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF34     ; 196        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF35     ; 155        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AF36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF37     ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF38     ; 82         ; B1L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AF39     ; 83         ; B1L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AF40     ;            ; --                 ; VCCA_GXBL1                      ; power  ;              ; 3.0V           ; --           ;                 ; --       ; --           ;
; AF41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF43     ; 65         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF44     ; 64         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG3      ; 595        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG4      ; 594        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG6      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG9      ; 501        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 499        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 498        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 503        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 478        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 435        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 428        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 431        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 389        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 388        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 351        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 350        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 347        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AG23     ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AG24     ;            ; --                 ; VCCPT                           ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AG25     ; 253        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 252        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 255        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG28     ; 254        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG29     ; 245        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG30     ; 244        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG31     ;            ; --                 ; VCCPT                           ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AG32     ; 198        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG33     ; 188        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG34     ; 154        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AG35     ; 118        ; 3A                 ; ^nCSO                           ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG36     ; 123        ; 3A                 ; ^DCLK                           ; bidir  ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG37     ; 113        ; 3A                 ; #TRST                           ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AG38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG39     ;            ; --                 ; VCCR_GXBL1                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AG40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG41     ; 71         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG42     ; 70         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH1      ; 597        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH2      ; 596        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH5      ; 580        ; B0R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AH6      ; 581        ; B0R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AH7      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH9      ; 547        ; 4A                 ; ^CONF_DONE                      ; bidir  ;              ;                ; --           ;                 ; --       ; --           ;
; AH10     ; 500        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH12     ; 502        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 467        ; 4C                 ; LED[5]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH15     ; 434        ; 4C                 ; LED[4]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; --                 ; VCCPT                           ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AH17     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH18     ; 395        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 394        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH21     ; 346        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 319        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH23     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH24     ; 289        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 288        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH27     ; 283        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 281        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH29     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH30     ; 219        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH31     ; 217        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH32     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH33     ; 189        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH34     ; 157        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AH35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH36     ; 122        ; 3A                 ; ^AS_DATA0, ASDO                 ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH38     ;            ; --                 ; VCCT_GXBL0                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AH39     ; 84         ; B0L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AH40     ; 85         ; B0L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AH41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH43     ; 69         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH44     ; 68         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ3      ; 591        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ4      ; 590        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ5      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ7      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ9      ; 552        ; 4A                 ; ^MSEL3                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AJ10     ; 497        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 496        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 507        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ; 466        ; 4C                 ; LED[6]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AJ14     ; 433        ; 4C                 ; LED[7]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ; 391        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ16     ; 390        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 393        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ; 399        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ19     ; 349        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 348        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 342        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 318        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ; 317        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ24     ; 291        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 287        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 286        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 282        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ; 280        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ29     ; 247        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ30     ; 218        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ31     ; 216        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ32     ; 193        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ33     ; 186        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ34     ; 156        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AJ35     ; 120        ; 3A                 ; ^AS_DATA2                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AJ36     ; 121        ; 3A                 ; ^AS_DATA1                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AJ37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ38     ;            ; --                 ; VCCT_GXBL0                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AJ39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ40     ;            ; --                 ; VCCH_GXBL0                      ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AJ41     ; 75         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ42     ; 74         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AJ43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK1      ; 593        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AK2      ; 592        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AK3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK5      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AK6      ; 554        ; B0R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AK7      ; 555        ; B0R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; AK8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK9      ; 533        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK11     ;            ; --                 ; VCC_AUX                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AK12     ; 506        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK14     ; 469        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK15     ; 432        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK16     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK17     ; 392        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 398        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK19     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK20     ; 343        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK21     ; 321        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK22     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK23     ; 316        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 290        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK26     ; 285        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 261        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK28     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK29     ; 246        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK30     ; 227        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK31     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK32     ; 192        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK33     ; 187        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK35     ; 153        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AK36     ; 119        ; 3A                 ; ^AS_DATA3                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AK37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK38     ; 110        ; B0L                ; PCIE_REFCLK                     ; input  ; HCSL         ;                ; Row I/O      ; Y               ; no       ; Off          ;
; AK39     ; 111        ; B0L                ; PCIE_REFCLK(n)                  ; input  ; HCSL         ;                ; Row I/O      ; Y               ; no       ; Off          ;
; AK40     ;            ; --                 ; VCCA_GXBL0                      ; power  ;              ; 3.0V           ; --           ;                 ; --       ; --           ;
; AK41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK43     ; 73         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AK44     ; 72         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL3      ; 587        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL4      ; 586        ; B1R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL6      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL8      ; 546        ; 4A                 ; ^nSTATUS                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL9      ; 532        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL10     ;            ; --                 ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V ; --           ;                 ; --       ; --           ;
; AL11     ; 505        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL12     ; 504        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL13     ;            ; --                 ; VCCBAT                          ; power  ;              ; 3.0V           ; --           ;                 ; --       ; --           ;
; AL14     ; 468        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL15     ; 459        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL16     ; 458        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL17     ; 397        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL18     ; 377        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL19     ; 376        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL20     ; 345        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL21     ; 320        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL22     ;            ; --                 ; VCC_AUX                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AL23     ; 325        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL24     ; 324        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL25     ; 297        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL26     ; 284        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL27     ; 260        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL28     ; 257        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL29     ; 226        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL30     ; 215        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL31     ; 214        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL32     ;            ; --                 ; VCC_AUX                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AL33     ;            ; --                 ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V ; --           ;                 ; --       ; --           ;
; AL34     ; 115        ; 3A                 ; #TCK                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AL35     ; 152        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AL36     ; 117        ; 3A                 ; #TDO                            ; output ;              ;                ; --           ;                 ; --       ; --           ;
; AL37     ; 114        ; 3A                 ; #TMS                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AL38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL39     ;            ; --                 ; VCCR_GXBL0                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; AL40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL41     ; 79         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL42     ; 78         ; B1L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM1      ; 589        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AM2      ; 588        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AM3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM5      ; 549        ; 4A                 ; ^MSEL0                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AM6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM7      ; 551        ; 4A                 ; ^MSEL2                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AM8      ; 550        ; 4A                 ; ^MSEL1                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AM9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM10     ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AM11     ; 537        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM13     ; 509        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM14     ; 471        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM15     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM16     ; 456        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM17     ; 396        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM18     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM19     ; 379        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM20     ; 344        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM21     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM22     ; 341        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM23     ; 327        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM24     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM25     ; 296        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM26     ; 293        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM27     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM28     ; 256        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM29     ; 229        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM30     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM31     ; 191        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM32     ; 190        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AM33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM34     ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AM35     ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AM36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM37     ; 116        ; 3A                 ; #TDI                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AM38     ; 112        ; 3A                 ; ^nCONFIG                        ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AM39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM43     ; 77         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AM44     ; 76         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AN1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN3      ; 579        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AN4      ; 578        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AN5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN6      ; 544        ; 4A                 ; ^GND                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AN7      ; 548        ; 4A                 ; ^nIO_PULLUP                     ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AN8      ; 553        ; 4A                 ; ^MSEL4                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AN9      ;            ; 4A                 ; VREFB4AN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN10     ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; AN11     ; 536        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN12     ; 508        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN13     ;            ; 4B                 ; VREFB4BN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN14     ; 470        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN15     ; 457        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN16     ;            ; 4C                 ; VREFB4CN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN17     ; 419        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN18     ;            ; 4D                 ; VREFB4DN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN19     ; 381        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN20     ; 378        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN21     ;            ; 4E                 ; VREFB4EN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN22     ; 340        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN23     ; 326        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN24     ;            ; 3E                 ; VREFB3EN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN25     ; 292        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN26     ;            ; 3D                 ; VREFB3DN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN27     ; 259        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN28     ; 228        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN29     ;            ; 3C                 ; VREFB3CN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN30     ; 209        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN31     ; 195        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN32     ;            ; 3B                 ; VREFB3BN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN33     ; 184        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN34     ; 149        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN35     ;            ; 3A                 ; VREFB3AN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; AN36     ; 151        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN37     ; 141        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN38     ; 140        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN39     ; 138        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AN40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN41     ; 87         ; B0L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AN42     ; 86         ; B0L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AN43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP1      ; 585        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AP2      ; 584        ; B1R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AP3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP6      ; 545        ; 4A                 ; ^nCE                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AP7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP9      ; 541        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP10     ; 539        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP12     ; 511        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP13     ; 510        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP14     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP15     ; 455        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP16     ; 418        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP17     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP18     ; 383        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP19     ; 380        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP20     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP21     ; 353        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP22     ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AP23     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP24     ; 307        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP25     ; 295        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP26     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP27     ; 258        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP28     ; 231        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP29     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP30     ; 208        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP31     ; 194        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP32     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP33     ; 185        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP34     ; 148        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP36     ; 150        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP37     ; 137        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP39     ; 139        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AP40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP43     ; 81         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AP44     ; 80         ; B1L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AR1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR3      ; 575        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AR4      ; 574        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AR5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR8      ; 543        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR9      ; 540        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR10     ; 538        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR11     ; 535        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR12     ; 513        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR13     ; 512        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR14     ; 460        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR15     ; 461        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR16     ; 454        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR17     ; 421        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR18     ; 423        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR19     ; 382        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR20     ; 367        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR21     ; 352        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR22     ; 355        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR23     ; 323        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR24     ; 331        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR25     ; 306        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR26     ; 294        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR27     ; 263        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR28     ; 262        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR29     ; 230        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR30     ; 213        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR31     ; 175        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR32     ; 174        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR33     ; 160        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR34     ; 161        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR35     ; 143        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR36     ; 142        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR37     ; 136        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AR38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR41     ; 91         ; B0L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AR42     ; 90         ; B0L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AR43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT1      ; 577        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AT2      ; 576        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AT3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT5      ; 567        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AT6      ; 566        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AT7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT8      ; 542        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT9      ; 531        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT11     ; 534        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT12     ; 519        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT14     ; 465        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT15     ; 451        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT16     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT17     ; 420        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT18     ; 422        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT19     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT20     ; 366        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT21     ; 354        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT22     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT23     ; 322        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT24     ; 330        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT25     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT26     ; 299        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT27     ; 301        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT28     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT29     ; 223        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT30     ; 212        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT31     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT32     ; 211        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT33     ; 177        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT35     ; 145        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT36     ; 144        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AT37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT39     ; 99         ; B0L                ; PCIE_TX_OUT[2]                  ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AT40     ; 98         ; B0L                ; PCIE_TX_OUT[2](n)               ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AT41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT43     ; 89         ; B0L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AT44     ; 88         ; B0L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AU1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU3      ; 571        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AU4      ; 570        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AU5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU8      ; 530        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU9      ; 517        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU10     ; 515        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU11     ; 518        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU12     ; 463        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU13     ; 464        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU14     ; 449        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU15     ; 450        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU16     ; 417        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU17     ; 413        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU18     ; 387        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU19     ; 386        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU20     ; 365        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU21     ; 357        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU22     ; 356        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU23     ; 329        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU24     ; 305        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU25     ; 304        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU26     ; 298        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU27     ; 300        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU28     ; 265        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU29     ; 267        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU30     ; 222        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU31     ; 221        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU32     ; 210        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU33     ; 176        ; 3B                 ; PCIE_RESET_N                    ; input  ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AU34     ; 163        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU35     ; 162        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU36     ; 147        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU37     ; 146        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AU38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU41     ; 95         ; B0L                ; PCIE_TX_OUT[3]                  ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AU42     ; 94         ; B0L                ; PCIE_TX_OUT[3](n)               ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AU43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV1      ; 573        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AV2      ; 572        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AV3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV5      ; 563        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AV6      ; 562        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AV7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV8      ; 529        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV10     ; 516        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV11     ; 514        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV13     ; 462        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV14     ; 448        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV15     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV16     ; 416        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV17     ; 412        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV18     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV19     ; 385        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV20     ; 364        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV21     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV22     ; 359        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV23     ; 328        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV24     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV25     ; 309        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV26     ; 303        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV27     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV28     ; 264        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV29     ; 266        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV30     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV31     ; 220        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV32     ; 225        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV34     ; 173        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV35     ; 165        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AV36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV37     ; 125        ; 3A                 ; LED[1]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AV38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV39     ; 103        ; B0L                ; PCIE_TX_OUT[1]                  ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AV40     ; 102        ; B0L                ; PCIE_TX_OUT[1](n)               ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AV41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV43     ; 93         ; B0L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AV44     ; 92         ; B0L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AW1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW3      ; 565        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AW4      ; 564        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AW5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW9      ; 528        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW10     ; 493        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW11     ; 489        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW12     ;            ; 4A, 4B, 4C, 4D, 4E ; VCCPD4                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW13     ; 453        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW14     ; 452        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW15     ;            ; 4A, 4B, 4C, 4D, 4E ; VCCPD4                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW16     ; 415        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW17     ; 414        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW18     ;            ; 4A, 4B, 4C, 4D, 4E ; VCCPD4                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW19     ; 384        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW20     ; 369        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW21     ; 368        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW22     ; 358        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW23     ; 333        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW24     ; 308        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW25     ;            ; 3C, 3D, 3E         ; VCCPD3CD                        ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW26     ; 302        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW27     ; 277        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW28     ;            ; 3C, 3D, 3E         ; VCCPD3CD                        ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW29     ; 268        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW30     ; 233        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW31     ;            ; 3A, 3B             ; VCCPD3AB                        ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW32     ; 224        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW33     ; 172        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW34     ;            ; 3A, 3B             ; VCCPD3AB                        ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; AW35     ; 167        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW36     ; 164        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AW37     ; 124        ; 3A                 ; LED[0]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; AW38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW41     ; 101        ; B0L                ; PCIE_RX_IN[2]                   ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AW42     ; 100        ; B0L                ; PCIE_RX_IN[2](n)                ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AW43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY1      ; 569        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AY2      ; 568        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AY3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY5      ; 559        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AY6      ; 558        ; B0R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AY7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY9      ; 527        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY10     ; 492        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY11     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY12     ; 488        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY13     ; 445        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY14     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY15     ; 439        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY16     ; 409        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY17     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY18     ; 407        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY19     ; 401        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY20     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY21     ; 361        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY22     ; 363        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY23     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY24     ; 332        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY25     ; 315        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY26     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY27     ; 276        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY28     ; 269        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY29     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY30     ; 239        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY31     ; 232        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY32     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY33     ; 179        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY34     ; 171        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY35     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY36     ; 166        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY37     ; 127        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; AY38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY39     ; 107        ; B0L                ; PCIE_TX_OUT[0]                  ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AY40     ; 106        ; B0L                ; PCIE_TX_OUT[0](n)               ; output ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AY41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY43     ; 97         ; B0L                ; PCIE_RX_IN[3]                   ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; AY44     ; 96         ; B0L                ; PCIE_RX_IN[3](n)                ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; B1       ; 657        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B2       ; 656        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B7       ; 705        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 703        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ; 7A                 ; VCCIO7A                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B10      ; 753        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 751        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B12      ;            ; 7B                 ; VCCIO7B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B13      ; 797        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B14      ; 801        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ; 7C                 ; VCCIO7C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B16      ; 825        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 833        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ; 7D                 ; VCCIO7D                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B19      ; 837        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 881        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B21      ;            ; 7E                 ; VCCIO7E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B22      ; 885        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 889        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ; 8E                 ; VCCIO8E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B25      ; 887        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 925        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B27      ;            ; 8D                 ; VCCIO8D                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B28      ; 934        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B29      ; 986        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B30      ;            ; 8C                 ; VCCIO8C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B31      ; 988        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B32      ; 1022       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B33      ;            ; 8B                 ; VCCIO8B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B34      ; 1024       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B35      ; 1028       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B36      ;            ; 8A                 ; VCCIO8A                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; B37      ; 1067       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B38      ; 1070       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B39      ; 1071       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; B40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B43      ; 9          ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B44      ; 8          ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BA1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA3      ; 561        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BA4      ; 560        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BA5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA8      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA9      ; 526        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA10     ; 495        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA11     ;            ; 4B                 ; VCCIO4B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA12     ; 485        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA13     ; 444        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA14     ;            ; 4C                 ; VCCIO4C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA15     ; 438        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA16     ; 408        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA17     ;            ; 4D                 ; VCCIO4D                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA18     ; 406        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA19     ; 400        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA20     ;            ; 4E                 ; VCCIO4E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA21     ; 360        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA22     ; 362        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA23     ;            ; 3E                 ; VCCIO3E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA24     ; 314        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA25     ; 311        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA26     ;            ; 3D                 ; VCCIO3D                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; BA27     ; 279        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA28     ; 273        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA29     ; 238        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA30     ; 243        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA31     ; 235        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA32     ;            ; 3C                 ; VCCIO3C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA33     ; 178        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA34     ; 170        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA35     ;            ; 3B                 ; VCCIO3B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA36     ; 126        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BA37     ;            ; 3A                 ; VCCIO3A                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BA38     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA41     ; 105        ; B0L                ; PCIE_RX_IN[1]                   ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; BA42     ; 104        ; B0L                ; PCIE_RX_IN[1](n)                ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; BA43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB1      ; 557        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BB2      ; 556        ; B0R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BB3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB7      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB8      ; 525        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB9      ; 524        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB10     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB11     ; 494        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB12     ; 484        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB13     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB14     ; 441        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB15     ; 440        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB16     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB17     ; 410        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB18     ; 411        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB19     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB20     ; 375        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB21     ; 374        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB22     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB23     ; 337        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB24     ; 336        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB25     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB26     ; 310        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB27     ; 278        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB28     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB29     ; 272        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB30     ; 242        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB31     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB32     ; 234        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB33     ; 183        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB34     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB35     ; 169        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BB36     ; 129        ; 3A                 ; LED[2]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; BB37     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB38     ; 131        ; 3A                 ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V        ;                ; Column I/O   ; N               ; no       ; Off          ;
; BB39     ; 130        ; 3A                 ; LED[3]                          ; output ; 2.5 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; BB40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB43     ; 109        ; B0L                ; PCIE_RX_IN[0]                   ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; BB44     ; 108        ; B0L                ; PCIE_RX_IN[0](n)                ; input  ; 1.5-V PCML   ;                ; --           ; Y               ; no       ; Off          ;
; BC1      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC2      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC3      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC4      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC7      ; 521        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC8      ; 523        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC9      ;            ; 4A                 ; VCCIO4A                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC10     ; 491        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC11     ; 487        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC12     ;            ; 4B                 ; VCCIO4B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC13     ; 447        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC14     ; 443        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC15     ;            ; 4C                 ; VCCIO4C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC16     ; 437        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC17     ; 405        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC18     ;            ; 4D                 ; VCCIO4D                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC19     ; 403        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC20     ; 373        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC21     ;            ; 4E                 ; VCCIO4E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC22     ; 371        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC23     ; 339        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC24     ;            ; 3E                 ; VCCIO3E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC25     ; 335        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC26     ; 313        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC27     ;            ; 3D                 ; VCCIO3D                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; BC28     ; 275        ; 3D                 ; OSC_BANK3D_50MHZ                ; input  ; 1.8 V        ;                ; Column I/O   ; Y               ; no       ; Off          ;
; BC29     ; 271        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC30     ;            ; 3C                 ; VCCIO3C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC31     ; 241        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC32     ; 237        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC33     ;            ; 3B                 ; VCCIO3B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC34     ; 182        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC35     ; 168        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC36     ;            ; 3A                 ; VCCIO3A                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; BC37     ; 128        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC38     ; 135        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC39     ; 133        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BC40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC41     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC42     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC43     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC44     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD2      ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD3      ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD4      ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD5      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD6      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD7      ; 520        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD8      ; 522        ; 4A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD9      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD10     ; 490        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD11     ; 486        ; 4B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD12     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD13     ; 446        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD14     ; 442        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD15     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD16     ; 436        ; 4C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD17     ; 404        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD18     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD19     ; 402        ; 4D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD20     ; 372        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD21     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD22     ; 370        ; 4E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD23     ; 338        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD24     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD25     ; 334        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD26     ; 312        ; 3E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD27     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD28     ; 274        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD29     ; 270        ; 3D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD30     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD31     ; 240        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD32     ; 236        ; 3C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD33     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD34     ; 181        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD35     ; 180        ; 3B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD36     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD37     ; 134        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD38     ; 132        ; 3A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; BD39     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD40     ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD41     ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD42     ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD43     ;            ;                    ; RREF                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C3       ; 661        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C4       ; 660        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C9       ; 702        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 750        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C12      ; 748        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 794        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C15      ; 800        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 799        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C18      ; 836        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 835        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C21      ; 884        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 883        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C23      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C24      ; 892        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 891        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C27      ; 924        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C28      ; 933        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C29      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C30      ; 985        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C31      ; 987        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C32      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C33      ; 1021       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C34      ; 1023       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C35      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C36      ; 1027       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C37      ; 1069       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; C38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C41      ; 5          ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C42      ; 4          ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D1       ; 653        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D2       ; 652        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D5       ; 663        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D6       ; 662        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D9       ; 700        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 701        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 749        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 747        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ; 7B                 ; VCCIO7B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D14      ; 793        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 796        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ; 7C                 ; VCCIO7C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D17      ; 824        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 830        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7D                 ; VCCIO7D                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D20      ; 880        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 879        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D22      ;            ; 7E                 ; VCCIO7E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D23      ; 894        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D24      ; 898        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D25      ;            ; 8E                 ; VCCIO8E                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D26      ; 922        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D27      ; 923        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D28      ;            ; 8D                 ; VCCIO8D                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D29      ; 932        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D30      ; 990        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D31      ;            ; 8C                 ; VCCIO8C                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D32      ; 992        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D33      ; 1026       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D34      ;            ; 8B                 ; VCCIO8B                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; D35      ; 1030       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D36      ; 1029       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D37      ; 1074       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; D38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D39      ; 3          ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D40      ; 2          ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D43      ; 13         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D44      ; 12         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E3       ; 655        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E4       ; 654        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E8       ; 699        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 698        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E11      ; 746        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 745        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E14      ; 792        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 795        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E16      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E17      ; 823        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 829        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E19      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E20      ; 878        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 877        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E23      ; 893        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 897        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E26      ; 921        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E27      ; 928        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E28      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E29      ; 931        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E30      ; 989        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E31      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E32      ; 991        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E33      ; 1025       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E34      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E35      ; 1044       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E36      ; 1073       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; E37      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E41      ; 11         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E42      ; 10         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F1       ; 649        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F2       ; 648        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F5       ; 659        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F6       ; 658        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F8       ; 696        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 697        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 728        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 744        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 7A, 7B, 7C, 7D, 7E ; VCCPD7                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F13      ; 762        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 791        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F15      ;            ; 7A, 7B, 7C, 7D, 7E ; VCCPD7                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F16      ; 816        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F17      ; 822        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F18      ;            ; 7A, 7B, 7C, 7D, 7E ; VCCPD7                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F19      ; 832        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 870        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 876        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F22      ; 875        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F23      ; 896        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F24      ; 918        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F25      ; 917        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F26      ; 927        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F27      ;            ; 8A, 8B, 8C, 8D, 8E ; VCCPD8                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F28      ; 938        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F29      ; 937        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F30      ;            ; 8A, 8B, 8C, 8D, 8E ; VCCPD8                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F31      ; 994        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F32      ; 996        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F33      ;            ; 8A, 8B, 8C, 8D, 8E ; VCCPD8                          ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F34      ; 1046       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F35      ; 1043       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F36      ; 1078       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; F37      ;            ; 8A                 ; VCCIO8A                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; F38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F39      ; 7          ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F40      ; 6          ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F43      ; 17         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F44      ; 16         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G3       ; 651        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G4       ; 650        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G8       ; 695        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G10      ; 727        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 743        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G12      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G13      ; 761        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 764        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G15      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G16      ; 815        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 821        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G19      ; 831        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G20      ; 869        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G21      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G22      ; 872        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 895        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G24      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G25      ; 920        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G26      ; 940        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G27      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G28      ; 936        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G29      ; 935        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G30      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G31      ; 993        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G32      ; 995        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G33      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G34      ; 1045       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G35      ; 1048       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G36      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G37      ; 1077       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; G38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G41      ; 15         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G42      ; 14         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H1       ; 645        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H2       ; 644        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H5       ; 647        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H6       ; 646        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H8       ; 684        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 683        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 720        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 726        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H12      ; 725        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 756        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 755        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 763        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 818        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 817        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 820        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 828        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 868        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 867        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H22      ; 871        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H23      ; 912        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 911        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H25      ; 919        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H26      ; 944        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H27      ; 939        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H28      ; 942        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H29      ; 941        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H30      ; 1000       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H31      ; 998        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H32      ; 997        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H33      ; 1052       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H34      ; 1051       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H35      ; 1047       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H36      ; 1092       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H37      ; 1076       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; H38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H39      ; 19         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H40      ; 18         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H43      ; 21         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H44      ; 20         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J3       ; 635        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J4       ; 634        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J9       ; 686        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 719        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J12      ; 730        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 758        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J15      ; 788        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 766        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J18      ; 819        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 827        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J21      ; 864        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 874        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J23      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J24      ; 914        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J25      ; 913        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J26      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J27      ; 943        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J28      ; 946        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J29      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J30      ; 999        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J31      ; 1050       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J32      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J33      ; 1054       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J34      ; 1053       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J35      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J36      ; 1091       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J37      ; 1075       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; J38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J41      ; 31         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J42      ; 30         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K1       ; 641        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K2       ; 640        ; B3R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K5       ; 643        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K6       ; 642        ; B3R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K8       ; 685        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 690        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 689        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 723        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K12      ; 729        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K13      ; 757        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K14      ; 760        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K15      ; 787        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K16      ; 765        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 814        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K18      ; 813        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 850        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 866        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 863        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K22      ; 873        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K23      ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K24      ; 908        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K25      ; 916        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K26      ; 915        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K27      ; 964        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K28      ; 945        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K29      ; 1004       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K30      ; 1003       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K31      ; 1049       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K32      ; 1064       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K33      ;            ; 8A                 ; VREFB8AN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; K34      ; 1094       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K35      ; 1093       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K36      ; 1096       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K37      ; 1095       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; K38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K39      ; 23         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K40      ; 22         ; B3L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K43      ; 25         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K44      ; 24         ; B3L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L3       ; 631        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L4       ; 630        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L8       ; 688        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 692        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L11      ; 724        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 718        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L14      ; 790        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L15      ; 759        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L16      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L17      ; 812        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L18      ; 811        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L19      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L20      ; 849        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L21      ; 865        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L22      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L23      ; 907        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L24      ; 910        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L25      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L26      ; 960        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L27      ; 963        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L28      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L29      ; 1002       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L30      ; 1001       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L31      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L32      ; 1063       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L33      ; 1066       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L34      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L35      ; 1100       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L36      ; 1099       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; L37      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L41      ; 35         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L42      ; 34         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M1       ; 633        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M2       ; 632        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M7       ; 682        ; 7A                 ; ^GND                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M8       ; 687        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 691        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ; 7A                 ; VREFB7AN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M11      ; 722        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 717        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ; 7B                 ; VREFB7BN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M14      ; 789        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M15      ; 786        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M16      ;            ; 7C                 ; VREFB7CN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M17      ; 810        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M18      ; 809        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M19      ;            ; 7D                 ; VREFB7DN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M20      ; 848        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M21      ;            ; 7E                 ; VREFB7EN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M22      ; 860        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M23      ; 909        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M24      ;            ; 8E                 ; VREFB8EN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M25      ; 948        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M26      ;            ; 8D                 ; VREFB8DN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M27      ; 959        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M28      ; 962        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M29      ;            ; 8C                 ; VREFB8CN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M30      ; 1006       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M31      ; 1038       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M32      ;            ; 8B                 ; VREFB8BN0                       ; power  ;              ;                ; --           ;                 ; --       ; --           ;
; M33      ; 1040       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M34      ; 1065       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M35      ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; M36      ; 1098       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M37      ; 1097       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M38      ; 1102       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M39      ; 1101       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; M40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M43      ; 33         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M44      ; 32         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N3       ; 627        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N4       ; 626        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N7       ;            ;                    ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N8       ; 694        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; N11      ; 721        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N12      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N13      ; 732        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N14      ; 736        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N15      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N16      ; 785        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N17      ; 803        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N18      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N19      ; 847        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N20      ; 846        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N21      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N22      ; 859        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N23      ; 906        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N24      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N25      ; 947        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N26      ; 968        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N27      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N28      ; 961        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N29      ; 1005       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N30      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N31      ; 1037       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N32      ; 1039       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N33      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N34      ;            ; --                 ; VCC_AUX                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; N35      ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; N36      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N37      ; 1090       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N38      ; 1089       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; N39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N41      ; 39         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N42      ; 38         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P1       ; 629        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P2       ; 628        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P6       ;            ;                    ; TEMPDIODEp                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                    ; TEMPDIODEn                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P8       ; 693        ; 7A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P10      ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --                 ; VCC_AUX                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; P12      ; 713        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P13      ; 731        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P14      ; 735        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P15      ; 776        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P16      ; 780        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P17      ; 804        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P18      ; 808        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P19      ; 807        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P20      ; 845        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P21      ; 858        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P22      ;            ; --                 ; VCC_AUX                         ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; P23      ; 905        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P24      ; 904        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P25      ; 952        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P26      ; 967        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P27      ; 966        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P28      ; 969        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P29      ; 970        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P30      ; 1010       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P31      ; 1009       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P32      ; 1042       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P33      ; 1041       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P34      ; 1062       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P35      ; 1088       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P36      ; 1087       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P37      ; 1084       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P38      ; 1086       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P39      ; 1085       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; P40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P43      ; 37         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P44      ; 36         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R3       ; 623        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R4       ; 622        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R10      ; 710        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R11      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R12      ; 714        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R13      ; 734        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R14      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R15      ; 775        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R16      ; 779        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R17      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R18      ; 806        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R19      ; 805        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R20      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R21      ; 857        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R22      ; 862        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R23      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R24      ; 903        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R25      ; 951        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R26      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R27      ; 965        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R28      ; 980        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R29      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R30      ; 1012       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R31      ; 1018       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R32      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R33      ; 1061       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R34      ; 1058       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R35      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R36      ; 1083       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; R37      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R41      ; 43         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R42      ; 42         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T1       ; 625        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T2       ; 624        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T5       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T6       ; 664        ; B3R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; T7       ; 665        ; B3R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; T8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T9       ; 712        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 709        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T11      ; 716        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 715        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 733        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 738        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 774        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T16      ; 782        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T17      ; 781        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T18      ; 840        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T19      ; 844        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T20      ; 843        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T21      ; 854        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T22      ; 861        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T23      ; 902        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T24      ; 900        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T25      ; 950        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T26      ; 949        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T27      ; 957        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T28      ; 979        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T29      ; 1008       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T30      ; 1011       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T31      ; 1017       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T32      ; 1036       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T33      ; 1035       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T34      ; 1057       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T35      ; 1060       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T36      ; 1080       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; T37      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T38      ; 0          ; B3L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; T39      ; 1          ; B3L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; T40      ;            ; --                 ; VCCA_GXBL3                      ; power  ;              ; 3.0V           ; --           ;                 ; --       ; --           ;
; T41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T43      ; 41         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T44      ; 40         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U3       ; 619        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U4       ; 618        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U7       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U9       ; 711        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U10      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U11      ; 742        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 741        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U13      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U14      ; 737        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 773        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U16      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U17      ; 784        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U18      ; 839        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U19      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U20      ; 852        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 853        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U22      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U23      ; 901        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U24      ; 899        ; 8E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U25      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U26      ; 956        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U27      ; 958        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U28      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U29      ; 982        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U30      ; 1007       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U31      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U32      ; 1032       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U33      ; 1031       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U34      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U35      ; 1059       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U36      ; 1079       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; U37      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U38      ;            ; --                 ; VCCT_GXBL3                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; U39      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U40      ;            ; --                 ; VCCH_GXBL3                      ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; U41      ; 47         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U42      ; 46         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V1       ; 621        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V2       ; 620        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V5       ; 638        ; B3R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; V6       ; 639        ; B3R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; V7       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V8       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V9       ; 708        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 707        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 740        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 739        ; 7B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 770        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ; --                 ; VCCPT                           ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; V15      ; 778        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 777        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 783        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 842        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 851        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 856        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 855        ; 7E                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ; --                 ; VCCPT                           ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; V23      ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; V24      ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; V25      ; 955        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V26      ; 954        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V27      ; 953        ; 8D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V28      ; 974        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V29      ; 981        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V30      ; 978        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V31      ; 1016       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V32      ;            ; --                 ; VCCPT                           ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; V33      ; 1034       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V34      ; 1033       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V35      ; 1056       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V36      ; 1082       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; V37      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V38      ;            ; --                 ; VCCT_GXBL3                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; V39      ; 26         ; B3L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; V40      ; 27         ; B3L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; V41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V43      ; 45         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V44      ; 44         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W1       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W2       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W3       ; 615        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W4       ; 614        ; B2R                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W5       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W7       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W8       ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; W9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W10      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W12      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W14      ; 769        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W15      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W16      ; 772        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 768        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 841        ; 7D                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W20      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W21      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W22      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W23      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W24      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W25      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W26      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W27      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W28      ; 973        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W29      ; 977        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W30      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W31      ; 1014       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W32      ; 1015       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W33      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W34      ; 1055       ; 8B                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W35      ; 1081       ; 8A                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; W36      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W37      ;            ; --                 ; VCCD_FPLL                       ; power  ;              ; 1.5V           ; --           ;                 ; --       ; --           ;
; W38      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W39      ;            ; --                 ; VCCR_GXBL3                      ; power  ;              ; 1.0V           ; --           ;                 ; --       ; --           ;
; W40      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W41      ; 51         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W42      ; 50         ; B2L                ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W43      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W44      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y1       ; 617        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y2       ; 616        ; B2R                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                    ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y6       ; 636        ; B2R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; Y7       ; 637        ; B2R                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; Y8       ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; Y9       ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y11      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y13      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y16      ; 771        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 767        ; 7C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y19      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y20      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y21      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y22      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y23      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y24      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y25      ;            ; --                 ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y26      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y27      ; 972        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y28      ; 971        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y29      ; 976        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y30      ; 975        ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y31      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y32      ; 1013       ; 8C                 ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O   ;                 ; no       ; On           ;
; Y33      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y34      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y35      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y36      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y37      ;            ; --                 ; VCCA_FPLL                       ; power  ;              ; 2.5V           ; --           ;                 ; --       ; --           ;
; Y38      ; 28         ; B2L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; Y39      ; 29         ; B2L                ; GXB_GND*                        ;        ;              ;                ; Row I/O      ;                 ; --       ; --           ;
; Y40      ;            ; --                 ; VCCA_GXBL2                      ; power  ;              ; 3.0V           ; --           ;                 ; --       ; --           ;
; Y41      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y42      ;            ;                    ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y43      ; 49         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y44      ; 48         ; B2L                ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
+----------+------------+--------------------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIE_RX_IN[3]~input                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y36_N40                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser                                                ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y36_N35                                                                                                                                                                                                                                                                                                                        ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                               ;
;         -- Data Rate                                                                                      ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; True                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_buf                                                  ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y36_N36                                                                                                                                                                                                                                                                                                                          ;
;         -- DC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- AC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                         ;
;         -- Equalization Bandwidth Selection                                                               ; bw_half_6p5                                                                                                                                                                                                                                                                                                                                      ;
;         -- Serial Loopback                                                                                ; lpbkp_dis                                                                                                                                                                                                                                                                                                                                        ;
;         -- VCCELA Supply Voltage                                                                          ; vccela_1p0v                                                                                                                                                                                                                                                                                                                                      ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                              ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y35_N77                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                       ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_en                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                          ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y36_N75                                                                                                                                                                                                                                                                                                                           ;
;         -- Protocol                                                                                       ; pipe_g3                                                                                                                                                                                                                                                                                                                                          ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                   ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                          ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                  ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                          ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Deserializer                                                                              ; en_bds_by_4                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                           ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr                                                      ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y35_N34                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                        ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                               ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                      ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- PFD L Counter                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk10                                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                  ;
; PCIE_RX_IN[2]~input                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y32_N40                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser                                                ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y32_N35                                                                                                                                                                                                                                                                                                                        ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                               ;
;         -- Data Rate                                                                                      ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; True                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_buf                                                  ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y32_N36                                                                                                                                                                                                                                                                                                                          ;
;         -- DC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- AC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                         ;
;         -- Equalization Bandwidth Selection                                                               ; bw_half_6p5                                                                                                                                                                                                                                                                                                                                      ;
;         -- Serial Loopback                                                                                ; lpbkp_dis                                                                                                                                                                                                                                                                                                                                        ;
;         -- VCCELA Supply Voltage                                                                          ; vccela_1p0v                                                                                                                                                                                                                                                                                                                                      ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                              ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y31_N77                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                       ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_en                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                          ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y32_N75                                                                                                                                                                                                                                                                                                                           ;
;         -- Protocol                                                                                       ; pipe_g3                                                                                                                                                                                                                                                                                                                                          ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                   ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                          ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                  ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                          ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Deserializer                                                                              ; en_bds_by_4                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                           ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr                                                      ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y31_N34                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                        ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                               ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                      ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- PFD L Counter                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                  ;
; PCIE_RX_IN[1]~input                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y28_N40                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser                                                ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y28_N35                                                                                                                                                                                                                                                                                                                        ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                               ;
;         -- Data Rate                                                                                      ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; True                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_buf                                                  ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y28_N36                                                                                                                                                                                                                                                                                                                          ;
;         -- DC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- AC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                         ;
;         -- Equalization Bandwidth Selection                                                               ; bw_half_6p5                                                                                                                                                                                                                                                                                                                                      ;
;         -- Serial Loopback                                                                                ; lpbkp_dis                                                                                                                                                                                                                                                                                                                                        ;
;         -- VCCELA Supply Voltage                                                                          ; vccela_1p0v                                                                                                                                                                                                                                                                                                                                      ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                              ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y27_N77                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                       ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_en                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                          ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y28_N75                                                                                                                                                                                                                                                                                                                           ;
;         -- Protocol                                                                                       ; pipe_g3                                                                                                                                                                                                                                                                                                                                          ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                   ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                          ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                  ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                          ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Deserializer                                                                              ; en_bds_by_4                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                           ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr                                                      ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y27_N34                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                        ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                               ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                      ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- PFD L Counter                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                  ;
; PCIE_RX_IN[0]~input                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y24_N40                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser                                                ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y24_N35                                                                                                                                                                                                                                                                                                                        ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                               ;
;         -- Data Rate                                                                                      ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; True                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_buf                                                  ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y24_N36                                                                                                                                                                                                                                                                                                                          ;
;         -- DC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- AC Gain                                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                         ;
;         -- Equalization Bandwidth Selection                                                               ; bw_half_6p5                                                                                                                                                                                                                                                                                                                                      ;
;         -- Serial Loopback                                                                                ; lpbkp_dis                                                                                                                                                                                                                                                                                                                                        ;
;         -- VCCELA Supply Voltage                                                                          ; vccela_1p0v                                                                                                                                                                                                                                                                                                                                      ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                              ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y23_N77                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                       ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_en                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                          ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y24_N75                                                                                                                                                                                                                                                                                                                           ;
;         -- Protocol                                                                                       ; pipe_g3                                                                                                                                                                                                                                                                                                                                          ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                   ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                          ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                  ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                          ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Deserializer                                                                              ; en_bds_by_4                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                           ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr                                                      ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y23_N34                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                        ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                       ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                               ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                      ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- PFD L Counter                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                                                ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIE_TX_OUT[0]~output                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                           ; IOOBUF_X0_Y21_N40                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                    ; HSSIPMATXSER_X0_Y21_N35                                                                                                                                                                                                                                                                                                                           ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                     ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                   ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Mode                                                                                                                                                                                                                                                                                                                               ; 10                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                                                                                                                                                                                                                                                          ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                   ;
;             -- Location                                                                                                                                                                                                                                                                                                                       ; HSSIPMATXCGB_X0_Y21_N34                                                                                                                                                                                                                                                                                                                           ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                             ; Slave                                                                                                                                                                                                                                                                                                                                             ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                               ; On                                                                                                                                                                                                                                                                                                                                                ;
;             -- Mode                                                                                                                                                                                                                                                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                                                                 ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                         ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                       ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                        ; HSSIPMATXBUF_X0_Y21_N36                                                                                                                                                                                                                                                                                                                           ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                     ; 50                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                       ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                        ; 100 Ohms                                                                                                                                                                                                                                                                                                                                          ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                      ; rx_det_pcie_out                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                            ; PCS                                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys                                ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                  ; HSSI8GTXPCS_X0_Y21_N75                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                           ; pipe_g3                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                      ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                    ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                            ; register_fifo                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                    ; en_bs_by_4                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                      ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                      ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                    ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                  ; bundled_slave_below                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; CHANNELPLL_X0_Y39_N34                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; CMU PLL                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; LCPLL_X0_Y21_N57                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; LC PLL                                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Low)                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 1 to 2 MHz                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
; PCIE_TX_OUT[1]~output                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                           ; IOOBUF_X0_Y25_N40                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                    ; HSSIPMATXSER_X0_Y25_N35                                                                                                                                                                                                                                                                                                                           ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                     ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                   ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Mode                                                                                                                                                                                                                                                                                                                               ; 10                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                                                                                                                                                                                                                                                          ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                   ;
;             -- Location                                                                                                                                                                                                                                                                                                                       ; HSSIPMATXCGB_X0_Y25_N34                                                                                                                                                                                                                                                                                                                           ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                             ; Master/Slave                                                                                                                                                                                                                                                                                                                                      ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                   ; 4                                                                                                                                                                                                                                                                                                                                                 ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                               ; On                                                                                                                                                                                                                                                                                                                                                ;
;             -- Mode                                                                                                                                                                                                                                                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_txpll_t_g2_lcpll_bottom_g3                                                                                                                                                                                                                                                                                                                    ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                                                                 ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                         ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                      ; Self                                                                                                                                                                                                                                                                                                                                              ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                       ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                        ; HSSIPMATXBUF_X0_Y25_N36                                                                                                                                                                                                                                                                                                                           ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                     ; 50                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                       ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                        ; 100 Ohms                                                                                                                                                                                                                                                                                                                                          ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                      ; rx_det_pcie_out                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                            ; PCS                                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys                                ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                  ; HSSI8GTXPCS_X0_Y25_N75                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                           ; pipe_g3                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                      ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                    ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                            ; register_fifo                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                    ; en_bs_by_4                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                      ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                      ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                    ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                  ; bundled_master                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; CHANNELPLL_X0_Y39_N34                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; CMU PLL                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; LCPLL_X0_Y21_N57                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; LC PLL                                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Low)                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 1 to 2 MHz                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
; PCIE_TX_OUT[2]~output                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                           ; IOOBUF_X0_Y29_N40                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                    ; HSSIPMATXSER_X0_Y29_N35                                                                                                                                                                                                                                                                                                                           ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                     ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                   ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Mode                                                                                                                                                                                                                                                                                                                               ; 10                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                                                                                                                                                                                                                                                          ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                   ;
;             -- Location                                                                                                                                                                                                                                                                                                                       ; HSSIPMATXCGB_X0_Y29_N34                                                                                                                                                                                                                                                                                                                           ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                             ; Slave                                                                                                                                                                                                                                                                                                                                             ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                               ; On                                                                                                                                                                                                                                                                                                                                                ;
;             -- Mode                                                                                                                                                                                                                                                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                                                                 ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                         ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                       ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                        ; HSSIPMATXBUF_X0_Y29_N36                                                                                                                                                                                                                                                                                                                           ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                     ; 50                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                       ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                        ; 100 Ohms                                                                                                                                                                                                                                                                                                                                          ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                      ; rx_det_pcie_out                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                            ; PCS                                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys                                ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                  ; HSSI8GTXPCS_X0_Y29_N75                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                           ; pipe_g3                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                      ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                    ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                            ; register_fifo                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                    ; en_bs_by_4                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                      ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                      ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                    ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                  ; bundled_slave_above                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; CHANNELPLL_X0_Y39_N34                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; CMU PLL                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; LCPLL_X0_Y21_N57                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; LC PLL                                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Low)                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 1 to 2 MHz                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
; PCIE_TX_OUT[3]~output                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                           ; IOOBUF_X0_Y33_N40                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                    ; HSSIPMATXSER_X0_Y33_N35                                                                                                                                                                                                                                                                                                                           ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                     ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                  ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                   ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Mode                                                                                                                                                                                                                                                                                                                               ; 10                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                                                                                                                                                                                                                                                          ; Gen 3 ...                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                   ;
;             -- Location                                                                                                                                                                                                                                                                                                                       ; HSSIPMATXCGB_X0_Y33_N34                                                                                                                                                                                                                                                                                                                           ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                             ; Slave                                                                                                                                                                                                                                                                                                                                             ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                               ; On                                                                                                                                                                                                                                                                                                                                                ;
;             -- Mode                                                                                                                                                                                                                                                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                                                                 ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                         ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                       ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                        ; HSSIPMATXBUF_X0_Y33_N36                                                                                                                                                                                                                                                                                                                           ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                     ; 50                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                       ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                        ; 100 Ohms                                                                                                                                                                                                                                                                                                                                          ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                  ; 4                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                               ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                      ; rx_det_pcie_out                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                            ; PCS                                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys                                ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                  ; HSSI8GTXPCS_X0_Y33_N75                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                           ; pipe_g3                                                                                                                                                                                                                                                                                                                                           ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                      ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                    ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                            ; register_fifo                                                                                                                                                                                                                                                                                                                                     ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                    ; en_bs_by_4                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                      ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                      ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                    ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                  ; bundled_slave_above                                                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; CHANNELPLL_X0_Y39_N34                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; CMU PLL                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                                                                                                                                                                                                                                                               ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                       ; LCPLL_X0_Y21_N57                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                           ; LC PLL                                                                                                                                                                                                                                                                                                                                            ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                 ; Auto (Low)                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                ; 1 to 2 MHz                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                          ;                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll                                                                                                      ;                                ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                               ; CMU PLL                        ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                           ; CHANNELPLL_X0_Y39_N34          ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                          ; Auto (Medium)                  ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                              ; 100.0 MHz                      ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                             ; Dedicated Pin                  ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                 ; 2500.0 MHz                     ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                                                             ; On                             ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                              ; 25                             ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                                                                 ; pcie_100mhz                    ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                                                           ; 1                              ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                                                          ; 2                              ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                                                                    ; vcoclk                         ;
;     -- Powerdown                                                                                                                                                                                                                                                                                                                              ; Off                            ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                ; 1                              ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                                                                ; Off                            ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                                                          ; ref_iqclk10                    ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                          ;                                ;
;         -- QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                ;
;             -- Location                                                                                                                                                                                                                                                                                                                       ; HSSIPMATXCGB_X0_Y25_N34        ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                             ; Master/Slave                   ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                   ; 4                              ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                               ; On                             ;
;             -- Mode                                                                                                                                                                                                                                                                                                                           ; 10                             ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_txpll_t_g2_lcpll_bottom_g3 ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                             ; 1                              ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_x6_up                      ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                      ; Self                           ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                      ; 5000.0 Mbps                    ;
;                                                                                                                                                                                                                                                                                                                                               ;                                ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll                                                                                                      ;                                ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                               ; ATX PLL                        ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                           ; LCPLL_X0_Y21_N57               ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                          ; Auto (Low)                     ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                              ; 100.0 MHz                      ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                             ; Dedicated Pin                  ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                 ; 4000.0 MHz                     ;
;     -- L Counter                                                                                                                                                                                                                                                                                                                              ; 2                              ;
;     -- Voltage Controlled Oscillator (VCO) Select ion                                                                                                                                                                                                                                                                                         ; low_freq_8g                    ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                              ; 40                             ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                ; 1                              ;
;     -- Reference Clock Selection                                                                                                                                                                                                                                                                                                              ; refclk                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                          ;                                ;
;         -- QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                ;
;             -- Location                                                                                                                                                                                                                                                                                                                       ; HSSIPMATXCGB_X0_Y25_N34        ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                             ; Master/Slave                   ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                   ; 4                              ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                               ; On                             ;
;             -- Mode                                                                                                                                                                                                                                                                                                                           ; 10                             ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_txpll_t_g2_lcpll_bottom_g3 ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                             ; 1                              ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                ; ch1_x6_up                      ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                      ; Self                           ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                      ; 5000.0 Mbps                    ;
;                                                                                                                                                                                                                                                                                                                                               ;                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                       ; Removed Component                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                   ;
;  QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux          ;                                                                                                                                                                                                                                                                                                                                                   ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_aux                                                   ;
; HSSI AVMM INTERFACE3s                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                   ;
;  QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                                                                   ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[2].stratixv_hssi_avmm_interface_inst                                          ;
;   --                                                                                                                                                                                                                                                                                                      ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[1].stratixv_hssi_avmm_interface_inst                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xcvrctrlgen3x4              ;                       ;                                                                                                                                                                                                                                                                                                          ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ; PCIE_RX_IN[0]                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_OUT[0]                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; AVMM                  ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst ;
;     -- Logical Interface 1  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ; PCIE_RX_IN[1]                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_OUT[1]                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; AVMM                  ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[1].stratixv_hssi_avmm_interface_inst ;
;     -- Logical Interface 2  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ; PCIE_RX_IN[2]                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_OUT[2]                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; AVMM                  ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[2].stratixv_hssi_avmm_interface_inst ;
;     -- Logical Interface 3  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ; PCIE_RX_IN[3]                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_OUT[3]                                                                                                                                                                                                                                                                                           ;
;          -- Component Block ; AVMM                  ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst ;
+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LED[0]   ; Missing drive strength and slew rate ;
; LED[1]   ; Missing drive strength and slew rate ;
; LED[2]   ; Missing drive strength and slew rate ;
; LED[3]   ; Missing drive strength and slew rate ;
; LED[4]   ; Missing drive strength and slew rate ;
; LED[5]   ; Missing drive strength and slew rate ;
; LED[6]   ; Missing drive strength and slew rate ;
; LED[7]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                               ; Library Name        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------+
; |DE5QGen3x4If128                                                                                                                 ; 5872.5 (0.8)         ; 7495.5 (1.0)                     ; 1629.5 (0.2)                                      ; 6.5 (0.0)                        ; 140.0 (0.0)          ; 8824 (2)            ; 11306 (0)                 ; 0 (0)         ; 697720            ; 56    ; 0          ; 28   ; 0            ; |DE5QGen3x4If128                                                                                                                                                                                                                                                                                                                                                                               ; DE5QGen3x4If128                                           ; work                ;
;    |QSysDE5QGen3x4If128:pcie_system_inst|                                                                                        ; 1501.3 (0.0)         ; 1636.0 (0.0)                     ; 140.7 (0.0)                                       ; 6.0 (0.0)                        ; 40.0 (0.0)           ; 2508 (0)            ; 1582 (0)                  ; 0 (0)         ; 36864             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst                                                                                                                                                                                                                                                                                                                                          ; QSysDE5QGen3x4If128                                       ; QSysDE5QGen3x4If128 ;
;       |alt_xcvr_reconfig:xcvrctrlgen3x4|                                                                                         ; 1194.0 (13.0)        ; 1283.7 (13.3)                    ; 95.1 (0.3)                                        ; 5.4 (0.0)                        ; 40.0 (0.0)           ; 1951 (22)           ; 1125 (5)                  ; 0 (0)         ; 36864             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4                                                                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig                                         ; QSysDE5QGen3x4If128 ;
;          |alt_xcvr_arbiter:arbiter|                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                                ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;          |alt_xcvr_reconfig_adce:adce.sc_adce|                                                                                   ; 494.6 (0.0)          ; 524.2 (0.0)                      ; 29.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 842 (0)             ; 470 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce                                                                                                                                                                                                                                                                     ; alt_xcvr_reconfig_adce                                    ; QSysDE5QGen3x4If128 ;
;             |alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|                                                                         ; 494.6 (0.0)          ; 524.2 (0.0)                      ; 29.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 842 (0)             ; 470 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv                                                                                                                                                                                                                          ; alt_xcvr_reconfig_adce_sv                                 ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|                                                                ; 408.3 (408.3)        ; 430.7 (430.7)                    ; 22.5 (22.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 712 (712)           ; 389 (389)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl                                                                                                                                                                         ; alt_xcvr_reconfig_adce_datactrl_sv                        ; QSysDE5QGen3x4If128 ;
;                |alt_xreconf_cif:adce_alt_xreconf_cif|                                                                            ; 79.4 (0.0)           ; 85.3 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif                                                                                                                                                                                     ; alt_xreconf_cif                                           ; QSysDE5QGen3x4If128 ;
;                   |alt_arbiter_acq:mutex_inst|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                                          ; alt_arbiter_acq                                           ; QSysDE5QGen3x4If128 ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                         ; 78.9 (78.9)          ; 84.8 (84.8)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (121)           ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                                ; alt_xreconf_basic_acq                                     ; QSysDE5QGen3x4If128 ;
;                |alt_xreconf_uif:adce_alt_xreconf_uif|                                                                            ; 6.9 (6.8)            ; 8.1 (7.3)                        ; 1.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (7)               ; 16 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif                                                                                                                                                                                     ; alt_xreconf_uif                                           ; QSysDE5QGen3x4If128 ;
;                   |altera_wait_generate:wait_gen|                                                                                ; 0.1 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|altera_wait_generate:wait_gen                                                                                                                                                       ; altera_wait_generate                                      ; QSysDE5QGen3x4If128 ;
;                      |alt_xcvr_resync:rst_sync|                                                                                  ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                                              ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;          |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                             ; 42.7 (0.0)           ; 43.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                                                                               ; alt_xcvr_reconfig_analog                                  ; QSysDE5QGen3x4If128 ;
;             |alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|                                                                     ; 42.7 (0.0)           ; 43.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv                                                                                                                                                                                                                ; alt_xcvr_reconfig_analog_sv                               ; QSysDE5QGen3x4If128 ;
;                |alt_xreconf_cif:inst_xreconf_cif|                                                                                ; 42.7 (0.0)           ; 43.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif                                                                                                                                                                               ; alt_xreconf_cif                                           ; QSysDE5QGen3x4If128 ;
;                   |alt_arbiter_acq:mutex_inst|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                                    ; alt_arbiter_acq                                           ; QSysDE5QGen3x4If128 ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                         ; 40.2 (40.2)          ; 41.8 (41.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                          ; alt_xreconf_basic_acq                                     ; QSysDE5QGen3x4If128 ;
;          |alt_xcvr_reconfig_basic:basic|                                                                                         ; 254.8 (0.0)          ; 272.8 (0.0)                      ; 20.9 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 436 (0)             ; 166 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                           ; alt_xcvr_reconfig_basic                                   ; QSysDE5QGen3x4If128 ;
;             |sv_xcvr_reconfig_basic:s5|                                                                                          ; 254.8 (10.3)         ; 272.8 (10.9)                     ; 20.9 (0.6)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 436 (21)            ; 166 (15)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5                                                                                                                                                                                                                                                 ; sv_xcvr_reconfig_basic                                    ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                 ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                                 ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                 ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                                 ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_arbiter:pif[2].pif_arb|                                                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                                                                                 ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_arbiter:pif[3].pif_arb|                                                                                 ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[3].pif_arb                                                                                                                                                                                                                 ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_arbiter:pif[4].pif_arb|                                                                                 ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[4].pif_arb                                                                                                                                                                                                                 ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_arbiter:pif[5].pif_arb|                                                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|alt_xcvr_arbiter:pif[5].pif_arb                                                                                                                                                                                                                 ; alt_xcvr_arbiter                                          ; QSysDE5QGen3x4If128 ;
;                |sv_xrbasic_lif:lif[0].logical_if|                                                                                ; 244.7 (102.9)        ; 258.6 (115.0)                    ; 16.8 (12.1)                                       ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 409 (201)           ; 145 (12)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                                ; sv_xrbasic_lif                                            ; QSysDE5QGen3x4If128 ;
;                   |csr_mux:pif_tbus_mux|                                                                                         ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                           ; csr_mux                                                   ; QSysDE5QGen3x4If128 ;
;                   |sv_xrbasic_lif_csr:lif_csr|                                                                                   ; 138.8 (133.6)        ; 139.8 (133.9)                    ; 3.9 (3.2)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 201 (192)           ; 133 (121)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr                                                                                                                                                                                     ; sv_xrbasic_lif_csr                                        ; QSysDE5QGen3x4If128 ;
;                      |sv_xrbasic_l2p_addr:l2paddr|                                                                               ; 5.2 (5.2)            ; 5.8 (5.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_addr:l2paddr                                                                                                                                                         ; sv_xrbasic_l2p_addr                                       ; QSysDE5QGen3x4If128 ;
;                      |sv_xrbasic_l2p_rom:l2pch|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch                                                                                                                                                            ; sv_xrbasic_l2p_rom                                        ; QSysDE5QGen3x4If128 ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                                ; altsyncram                                                ; work                ;
;                            |altsyncram_8v62:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_8v62:auto_generated                                                                                                 ; altsyncram_8v62                                           ; work                ;
;          |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                                     ; 1.3 (1.3)            ; 3.2 (3.2)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                                                                       ; alt_xcvr_reconfig_cal_seq                                 ; QSysDE5QGen3x4If128 ;
;          |alt_xcvr_reconfig_soc:soc.sc_soc|                                                                                      ; 384.4 (47.3)         ; 422.5 (52.2)                     ; 40.6 (4.9)                                        ; 2.5 (0.0)                        ; 40.0 (0.0)           ; 572 (84)            ; 441 (17)                  ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc                                                                                                                                                                                                                                                                        ; alt_xcvr_reconfig_soc                                     ; QSysDE5QGen3x4If128 ;
;             |alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|                                                                   ; 337.1 (0.0)          ; 369.5 (0.0)                      ; 34.9 (0.0)                                        ; 2.5 (0.0)                        ; 40.0 (0.0)           ; 487 (0)             ; 422 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst                                                                                                                                                                                                                       ; alt_xcvr_reconfig_cpu                                     ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|                                                       ; 55.8 (0.0)           ; 57.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                             ; alt_xcvr_reconfig_cpu_mm_interconnect_0                   ; QSysDE5QGen3x4If128 ;
;                   |alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                 ; alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux         ; QSysDE5QGen3x4If128 ;
;                   |alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:rsp_demux|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                 ; alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux         ; QSysDE5QGen3x4If128 ;
;                   |alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                                      ; 22.8 (20.8)          ; 22.8 (20.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                     ; alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux           ; QSysDE5QGen3x4If128 ;
;                      |altera_merlin_arbitrator:arb|                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                        ; altera_merlin_arbitrator                                  ; QSysDE5QGen3x4If128 ;
;                   |alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router|                                                        ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router                                                                                                       ; alt_xcvr_reconfig_cpu_mm_interconnect_0_router            ; QSysDE5QGen3x4If128 ;
;                   |alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                                      ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                     ; alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux           ; QSysDE5QGen3x4If128 ;
;                   |altera_avalon_sc_fifo:reconfig_ctrl_ctrl_agent_rsp_fifo|                                                      ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_ctrl_ctrl_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                                     ; QSysDE5QGen3x4If128 ;
;                   |altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|                                                        ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo                                                                                                       ; altera_avalon_sc_fifo                                     ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_master_agent:reconfig_cpu_data_master_agent|                                                    ; -0.2 (-0.2)          ; 0.2 (0.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:reconfig_cpu_data_master_agent                                                                                                   ; altera_merlin_master_agent                                ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_master_agent:reconfig_cpu_instruction_master_agent|                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent                                                                                            ; altera_merlin_master_agent                                ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_master_translator:reconfig_cpu_data_master_translator|                                          ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:reconfig_cpu_data_master_translator                                                                                         ; altera_merlin_master_translator                           ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_master_translator:reconfig_cpu_instruction_master_translator|                                   ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator                                                                                  ; altera_merlin_master_translator                           ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_slave_agent:reconfig_mem_mem_agent|                                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reconfig_mem_mem_agent                                                                                                            ; altera_merlin_slave_agent                                 ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator|                                                 ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator                                                                                                ; altera_merlin_slave_translator                            ; QSysDE5QGen3x4If128 ;
;                   |altera_merlin_slave_translator:reconfig_mem_mem_translator|                                                   ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reconfig_mem_mem_translator                                                                                                  ; altera_merlin_slave_translator                            ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|                                                                 ; 278.3 (234.2)        ; 304.0 (256.7)                    ; 27.9 (24.7)                                       ; 2.2 (2.2)                        ; 40.0 (0.0)           ; 375 (375)           ; 348 (328)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu                                                                                                                                                                       ; alt_xcvr_reconfig_cpu_reconfig_cpu                        ; QSysDE5QGen3x4If128 ;
;                   |alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a| ; 22.8 (0.0)           ; 23.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a                                                          ; alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module ; QSysDE5QGen3x4If128 ;
;                      |altsyncram:the_altsyncram|                                                                                 ; 22.8 (0.0)           ; 23.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                                ; work                ;
;                         |altsyncram_b5t1:auto_generated|                                                                         ; 22.8 (22.8)          ; 23.8 (23.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated ; altsyncram_b5t1                                           ; work                ;
;                   |alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b| ; 21.2 (0.0)           ; 23.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b                                                          ; alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module ; QSysDE5QGen3x4If128 ;
;                      |altsyncram:the_altsyncram|                                                                                 ; 21.2 (0.0)           ; 23.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                                ; work                ;
;                         |altsyncram_c5t1:auto_generated|                                                                         ; 21.2 (21.2)          ; 23.5 (23.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated ; altsyncram_c5t1                                           ; work                ;
;                |altera_reset_controller:rst_controller|                                                                          ; 3.0 (2.5)            ; 8.0 (5.2)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller                                                                                                                                                                                ; altera_reset_controller                                   ; QSysDE5QGen3x4If128 ;
;                   |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                               ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                 ; altera_reset_synchronizer                                 ; QSysDE5QGen3x4If128 ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                     ; altera_reset_synchronizer                                 ; QSysDE5QGen3x4If128 ;
;             |alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst                                                                                                                                                                                                               ; alt_xcvr_reconfig_cpu_ram                                 ; QSysDE5QGen3x4If128 ;
;                |altsyncram:altsyncram_component|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst|altsyncram:altsyncram_component                                                                                                                                                                               ; altsyncram                                                ; work                ;
;                   |altsyncram_ru53:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst|altsyncram:altsyncram_component|altsyncram_ru53:auto_generated                                                                                                                                                ; altsyncram_ru53                                           ; work                ;
;             |altera_wait_generate:altera_wait_generate_inst|                                                                     ; 0.1 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|altera_wait_generate:altera_wait_generate_inst                                                                                                                                                                                                                         ; altera_wait_generate                                      ; QSysDE5QGen3x4If128 ;
;                |alt_xcvr_resync:rst_sync|                                                                                        ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|altera_wait_generate:altera_wait_generate_inst|alt_xcvr_resync:rst_sync                                                                                                                                                                                                ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                              ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                                ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;       |altpcie_reconfig_driver:xcvrdrvgen3x4|                                                                                    ; 40.2 (40.2)          ; 43.7 (43.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4                                                                                                                                                                                                                                                                                                    ; altpcie_reconfig_driver                                   ; QSysDE5QGen3x4If128 ;
;       |altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|                                                                                 ; 267.2 (0.0)          ; 308.7 (0.0)                      ; 42.1 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 485 (0)             ; 397 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128                                                                                                                                                                                                                                                                                                 ; altpcie_sv_hip_ast_hwtcl                                  ; QSysDE5QGen3x4If128 ;
;          |altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|                                                                       ; 267.2 (41.8)         ; 308.7 (49.2)                     ; 42.1 (7.4)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 485 (78)            ; 397 (79)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b                                                                                                                                                                                                                                                 ; altpcie_hip_256_pipen1b                                   ; QSysDE5QGen3x4If128 ;
;             |altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|                                                                       ; 133.6 (133.6)        ; 157.8 (157.8)                    ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 260 (260)           ; 208 (208)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes                                                                                                                                                                                                    ; altpcie_rs_serdes                                         ; QSysDE5QGen3x4If128 ;
;             |sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|                                                                     ; 91.7 (0.2)           ; 101.6 (0.2)                      ; 10.4 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 147 (1)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native                                                                                                                                                                                                  ; sv_xcvr_pipe_native                                       ; QSysDE5QGen3x4If128 ;
;                |sv_xcvr_native:inst_sv_xcvr_native|                                                                              ; 91.5 (0.0)           ; 101.3 (0.0)                      ; 10.4 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 146 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native                                                                                                                                                               ; sv_xcvr_native                                            ; QSysDE5QGen3x4If128 ;
;                   |sv_pcs:inst_sv_pcs|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs                                                                                                                                            ; sv_pcs                                                    ; QSysDE5QGen3x4If128 ;
;                      |sv_pcs_ch:ch[0].inst_sv_pcs_ch|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch                                                                                                             ; sv_pcs_ch                                                 ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs                                                                ; sv_hssi_8g_rx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs                                                                ; sv_hssi_8g_tx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface                                  ; sv_hssi_common_pcs_pma_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface                                  ; sv_hssi_common_pld_pcs_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2                                                            ; sv_hssi_pipe_gen1_2_rbc                                   ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3                                                                ; sv_hssi_pipe_gen3_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface                                          ; sv_hssi_rx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface                                          ; sv_hssi_rx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface                                          ; sv_hssi_tx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface                                          ; sv_hssi_tx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                      |sv_pcs_ch:ch[1].inst_sv_pcs_ch|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch                                                                                                             ; sv_pcs_ch                                                 ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs                                                                ; sv_hssi_8g_rx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs                                                                ; sv_hssi_8g_tx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface                                  ; sv_hssi_common_pcs_pma_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface                                  ; sv_hssi_common_pld_pcs_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2                                                            ; sv_hssi_pipe_gen1_2_rbc                                   ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3                                                                ; sv_hssi_pipe_gen3_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface                                          ; sv_hssi_rx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface                                          ; sv_hssi_rx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface                                          ; sv_hssi_tx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface                                          ; sv_hssi_tx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                      |sv_pcs_ch:ch[2].inst_sv_pcs_ch|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch                                                                                                             ; sv_pcs_ch                                                 ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs                                                                ; sv_hssi_8g_rx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs                                                                ; sv_hssi_8g_tx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface                                  ; sv_hssi_common_pcs_pma_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface                                  ; sv_hssi_common_pld_pcs_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2                                                            ; sv_hssi_pipe_gen1_2_rbc                                   ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3                                                                ; sv_hssi_pipe_gen3_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface                                          ; sv_hssi_rx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface                                          ; sv_hssi_rx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface                                          ; sv_hssi_tx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface                                          ; sv_hssi_tx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                      |sv_pcs_ch:ch[3].inst_sv_pcs_ch|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch                                                                                                             ; sv_pcs_ch                                                 ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs                                                                ; sv_hssi_8g_rx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs                                                                ; sv_hssi_8g_tx_pcs_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface                                  ; sv_hssi_common_pcs_pma_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface                                  ; sv_hssi_common_pld_pcs_interface_rbc                      ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2                                                            ; sv_hssi_pipe_gen1_2_rbc                                   ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3                                                                ; sv_hssi_pipe_gen3_rbc                                     ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface                                          ; sv_hssi_rx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface                                          ; sv_hssi_rx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface                                          ; sv_hssi_tx_pcs_pma_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                         |sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface                                          ; sv_hssi_tx_pld_pcs_interface_rbc                          ; QSysDE5QGen3x4If128 ;
;                   |sv_pma:inst_sv_pma|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma                                                                                                                                            ; sv_pma                                                    ; QSysDE5QGen3x4If128 ;
;                      |sv_rx_pma:rx_pma.sv_rx_pma_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst                                                                                                            ; sv_rx_pma                                                 ; QSysDE5QGen3x4If128 ;
;                      |sv_tx_pma:tx_pma.sv_tx_pma_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst                                                                                                            ; sv_tx_pma                                                 ; QSysDE5QGen3x4If128 ;
;                         |sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst                                                             ; sv_tx_pma_ch                                              ; QSysDE5QGen3x4If128 ;
;                         |sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst                                                             ; sv_tx_pma_ch                                              ; QSysDE5QGen3x4If128 ;
;                         |sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst                                                             ; sv_tx_pma_ch                                              ; QSysDE5QGen3x4If128 ;
;                         |sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst                                                             ; sv_tx_pma_ch                                              ; QSysDE5QGen3x4If128 ;
;                   |sv_xcvr_avmm:inst_sv_xcvr_avmm|                                                                               ; 91.5 (24.7)          ; 101.3 (28.3)                     ; 10.4 (3.7)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 146 (44)            ; 110 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm                                                                                                                                ; sv_xcvr_avmm                                              ; QSysDE5QGen3x4If128 ;
;                      |sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                            ; 16.7 (15.4)          ; 18.1 (16.2)                      ; 1.9 (1.4)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 25 (25)             ; 25 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                                 ; sv_xcvr_avmm_csr                                          ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                      |sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|                                            ; 16.7 (15.4)          ; 18.8 (17.7)                      ; 2.1 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 26 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst                                                                 ; sv_xcvr_avmm_csr                                          ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                      |sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|                                            ; 16.3 (15.2)          ; 16.6 (15.3)                      ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 27 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst                                                                 ; sv_xcvr_avmm_csr                                          ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                 ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                      |sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|                                            ; 17.1 (16.1)          ; 19.6 (18.3)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 26 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst                                                                 ; sv_xcvr_avmm_csr                                          ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst          ; alt_xcvr_resync                                           ; QSysDE5QGen3x4If128 ;
;                |sv_xcvr_plls:sv_xcvr_tx_plls_inst|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst                                                                                                                                                                ; sv_xcvr_plls                                              ; QSysDE5QGen3x4If128 ;
;    |chnl_tester:test_channels[0].chnl_tester_i|                                                                                  ; 138.9 (138.9)        ; 142.3 (142.3)                    ; 3.7 (3.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 198 (198)           ; 206 (206)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|chnl_tester:test_channels[0].chnl_tester_i                                                                                                                                                                                                                                                                                                                                    ; chnl_tester                                               ; work                ;
;    |riffa_wrapper_de5:riffa|                                                                                                     ; 4231.4 (0.0)         ; 5716.2 (0.0)                     ; 1485.0 (0.0)                                      ; 0.2 (0.0)                        ; 100.0 (0.0)          ; 6116 (0)            ; 9518 (0)                  ; 0 (0)         ; 660856            ; 52    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa                                                                                                                                                                                                                                                                                                                                                       ; riffa_wrapper_de5                                         ; work                ;
;       |engine_layer:engine_layer_inst|                                                                                           ; 994.3 (0.0)          ; 1597.8 (0.0)                     ; 603.5 (0.0)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 1068 (0)            ; 3044 (0)                  ; 0 (0)         ; 138128            ; 14    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst                                                                                                                                                                                                                                                                                                                        ; engine_layer                                              ; work                ;
;          |rx_engine_classic:rx_engine_classic_inst|                                                                              ; 80.5 (0.2)           ; 198.7 (0.3)                      ; 118.2 (0.1)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 44 (1)              ; 414 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst                                                                                                                                                                                                                                                                               ; rx_engine_classic                                         ; work                ;
;             |rxc_engine_classic:rxc_engine_inst|                                                                                 ; 14.0 (1.8)           ; 25.7 (1.9)                       ; 11.7 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (5)              ; 71 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst                                                                                                                                                                                                                                            ; rxc_engine_classic                                        ; work                ;
;                |pipeline:output_pipeline|                                                                                        ; 4.9 (0.0)            ; 9.4 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline                                                                                                                                                                                                                   ; pipeline                                                  ; work                ;
;                   |reg_pipeline:pipeline_inst|                                                                                   ; 4.9 (4.9)            ; 9.4 (9.4)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst                                                                                                                                                                                        ; reg_pipeline                                              ; work                ;
;                |register:dw_enable|                                                                                              ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable                                                                                                                                                                                                                         ; register                                                  ; work                ;
;                |register:meta_DW1_register|                                                                                      ; 0.8 (0.8)            ; 3.6 (3.6)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register                                                                                                                                                                                                                 ; register                                                  ; work                ;
;                |register:meta_DW2_register|                                                                                      ; 1.0 (1.0)            ; 2.2 (2.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register                                                                                                                                                                                                                 ; register                                                  ; work                ;
;                |register:metadata_DW0_register|                                                                                  ; 1.8 (1.8)            ; 4.3 (4.3)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register                                                                                                                                                                                                             ; register                                                  ; work                ;
;                |register:metadata_address_register|                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register                                                                                                                                                                                                         ; register                                                  ; work                ;
;                |register:metadata_length_register|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register                                                                                                                                                                                                          ; register                                                  ; work                ;
;                |register:start_flag_register|                                                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register                                                                                                                                                                                                               ; register                                                  ; work                ;
;                |shiftreg:sop_shiftreg_inst|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                                                                 ; shiftreg                                                  ; work                ;
;             |rxr_engine_classic:rxr_engine_inst|                                                                                 ; 14.8 (6.0)           ; 53.1 (6.7)                       ; 38.4 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (17)             ; 106 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst                                                                                                                                                                                                                                            ; rxr_engine_classic                                        ; work                ;
;                |pipeline:output_pipeline|                                                                                        ; 4.2 (0.0)            ; 19.4 (0.0)                       ; 15.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline                                                                                                                                                                                                                   ; pipeline                                                  ; work                ;
;                   |reg_pipeline:pipeline_inst|                                                                                   ; 4.2 (4.2)            ; 19.4 (19.4)                      ; 15.1 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst                                                                                                                                                                                        ; reg_pipeline                                              ; work                ;
;                |register:addr_DW0_bit_2_register|                                                                                ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register                                                                                                                                                                                                           ; register                                                  ; work                ;
;                |register:addr_DW0_register|                                                                                      ; -0.2 (-0.2)          ; 2.2 (2.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register                                                                                                                                                                                                                 ; register                                                  ; work                ;
;                |register:addr_DW1_bit_2_register|                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register                                                                                                                                                                                                           ; register                                                  ; work                ;
;                |register:addr_DW1_register|                                                                                      ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register                                                                                                                                                                                                                 ; register                                                  ; work                ;
;                |register:meta_DW1_register|                                                                                      ; 0.0 (0.0)            ; 11.8 (11.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register                                                                                                                                                                                                                 ; register                                                  ; work                ;
;                |register:metadata_4DWH_register|                                                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register                                                                                                                                                                                                            ; register                                                  ; work                ;
;                |register:metadata_DW0_register|                                                                                  ; 0.2 (0.2)            ; 6.8 (6.8)                        ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register                                                                                                                                                                                                             ; register                                                  ; work                ;
;                |shiftreg:sop_shiftreg_inst|                                                                                      ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                                                                 ; shiftreg                                                  ; work                ;
;             |shiftreg:data_shiftreg_inst|                                                                                        ; 51.3 (18.2)          ; 117.9 (82.1)                     ; 66.6 (63.9)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 7 (0)               ; 233 (222)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst                                                                                                                                                                                                                                                   ; shiftreg                                                  ; work                ;
;                |altshift_taps:rDataShift_rtl_0|                                                                                  ; 33.2 (0.0)           ; 35.8 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 7 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0                                                                                                                                                                                                                    ; altshift_taps                                             ; work                ;
;                   |shift_taps_nc31:auto_generated|                                                                               ; 33.2 (0.6)           ; 35.8 (1.1)                       ; 2.7 (0.5)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 7 (2)               ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated                                                                                                                                                                                     ; shift_taps_nc31                                           ; work                ;
;                      |altsyncram_f9e1:altsyncram4|                                                                               ; 30.1 (30.1)          ; 32.4 (32.4)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4                                                                                                                                                         ; altsyncram_f9e1                                           ; work                ;
;                      |cntr_qif:cntr1|                                                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|cntr_qif:cntr1                                                                                                                                                                      ; cntr_qif                                                  ; work                ;
;             |shiftreg:eop_shiftreg_inst|                                                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst                                                                                                                                                                                                                                                    ; shiftreg                                                  ; work                ;
;             |shiftreg:valid_shiftreg_inst|                                                                                       ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst                                                                                                                                                                                                                                                  ; shiftreg                                                  ; work                ;
;          |tx_engine_classic:tx_engine_classic_inst|                                                                              ; 913.8 (1.5)          ; 1399.0 (3.0)                     ; 485.3 (1.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1024 (3)            ; 2630 (8)                  ; 0 (0)         ; 138128            ; 14    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst                                                                                                                                                                                                                                                                               ; tx_engine_classic                                         ; work                ;
;             |pipeline:output_reg_inst|                                                                                           ; 9.2 (0.0)            ; 60.1 (0.0)                       ; 50.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst                                                                                                                                                                                                                                                      ; pipeline                                                  ; work                ;
;                |reg_pipeline:pipeline_inst|                                                                                      ; 9.2 (9.2)            ; 60.1 (60.1)                      ; 50.8 (50.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst                                                                                                                                                                                                                           ; reg_pipeline                                              ; work                ;
;             |reset_controller:rc_inst|                                                                                           ; 8.2 (4.3)            ; 9.1 (4.6)                        ; 0.9 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 9 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst                                                                                                                                                                                                                                                      ; reset_controller                                          ; work                ;
;                |counter:rst_counter|                                                                                             ; 3.8 (3.8)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter                                                                                                                                                                                                                                  ; counter                                                   ; work                ;
;             |shiftreg:rst_shiftreg|                                                                                              ; 3.1 (3.1)            ; 3.7 (3.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg                                                                                                                                                                                                                                                         ; shiftreg                                                  ; work                ;
;             |tx_mux:tx_mux_inst|                                                                                                 ; 72.5 (0.0)           ; 74.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst                                                                                                                                                                                                                                                            ; tx_mux                                                    ; work                ;
;                |pipeline:tx_output_inst|                                                                                         ; 66.2 (0.0)           ; 66.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst                                                                                                                                                                                                                                    ; pipeline                                                  ; work                ;
;                   |reg_pipeline:pipeline_inst|                                                                                   ; 66.2 (66.2)          ; 66.2 (66.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst                                                                                                                                                                                                         ; reg_pipeline                                              ; work                ;
;                |tx_arbiter:tx_arbiter_inst|                                                                                      ; 6.0 (6.0)            ; 7.7 (7.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst                                                                                                                                                                                                                                 ; tx_arbiter                                                ; work                ;
;             |txc_engine_classic:txc_engine_inst|                                                                                 ; 308.5 (0.0)          ; 511.0 (0.0)                      ; 202.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 425 (0)             ; 922 (0)                   ; 0 (0)         ; 68576             ; 6     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst                                                                                                                                                                                                                                            ; txc_engine_classic                                        ; work                ;
;                |tx_engine:txc_engine_inst|                                                                                       ; 304.3 (0.0)          ; 491.8 (0.0)                      ; 187.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 423 (0)             ; 871 (0)                   ; 0 (0)         ; 68576             ; 6     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst                                                                                                                                                                                                                  ; tx_engine                                                 ; work                ;
;                   |tx_alignment_pipeline:tx_alignment_inst|                                                                      ; 180.6 (22.7)         ; 263.6 (24.6)                     ; 83.0 (1.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 232 (46)            ; 434 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst                                                                                                                                                                          ; tx_alignment_pipeline                                     ; work                ;
;                      |counter:pktctr_inst|                                                                                       ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst                                                                                                                                                      ; counter                                                   ; work                ;
;                      |counter:satctr_inst|                                                                                       ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst                                                                                                                                                      ; counter                                                   ; work                ;
;                      |mux:gen_packet_format_multiplexers[0].dw_mux_|                                                             ; 12.6 (0.0)           ; 17.7 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 12.6 (12.6)          ; 17.7 (17.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |mux:gen_packet_format_multiplexers[1].dw_mux_|                                                             ; 13.8 (0.0)           ; 16.0 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 13.8 (13.8)          ; 16.0 (16.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |mux:gen_packet_format_multiplexers[2].dw_mux_|                                                             ; 21.0 (0.0)           ; 21.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 21.0 (21.0)          ; 21.3 (21.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |mux:gen_packet_format_multiplexers[3].dw_mux_|                                                             ; 8.5 (0.0)            ; 16.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 8.5 (8.5)            ; 16.3 (16.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |pipeline:compute_reg|                                                                                      ; 16.7 (0.0)           ; 22.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg                                                                                                                                                     ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 16.7 (16.7)          ; 22.0 (22.0)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst                                                                                                                          ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[0].data_register_|                                                            ; 2.5 (0.0)            ; 13.8 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 2.5 (2.5)            ; 13.8 (13.8)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[0].packet_valid_register|                                                     ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[1].data_register_|                                                            ; 1.0 (0.0)            ; 13.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.0 (1.0)            ; 13.0 (13.0)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[1].packet_valid_register|                                                     ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[2].data_register_|                                                            ; 2.5 (0.0)            ; 14.5 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 2.5 (2.5)            ; 14.5 (14.5)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[2].packet_valid_register|                                                     ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[3].data_register_|                                                            ; 2.1 (0.0)            ; 14.2 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 2.1 (2.1)            ; 14.2 (14.2)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[3].packet_valid_register|                                                     ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:hdr_input_reg|                                                                                    ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg                                                                                                                                                   ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst                                                                                                                        ; reg_pipeline                                              ; work                ;
;                      |pipeline:output_register_inst|                                                                             ; 40.0 (0.0)           ; 43.8 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst                                                                                                                                            ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 40.0 (40.0)          ; 43.8 (43.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst                                                                                                                 ; reg_pipeline                                              ; work                ;
;                      |pipeline:ready_reg|                                                                                        ; 14.3 (0.0)           ; 20.8 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg                                                                                                                                                       ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 14.3 (14.3)          ; 20.8 (20.8)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst                                                                                                                            ; reg_pipeline                                              ; work                ;
;                      |pipeline:select_reg|                                                                                       ; 3.8 (0.0)            ; 4.4 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg                                                                                                                                                      ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 3.8 (3.8)            ; 4.4 (4.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst                                                                                                                           ; reg_pipeline                                              ; work                ;
;                      |rotate:rot_inst|                                                                                           ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst                                                                                                                                                          ; rotate                                                    ; work                ;
;                   |tx_data_pipeline:tx_data_pipeline_inst|                                                                       ; 104.2 (0.0)          ; 189.0 (0.0)                      ; 84.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (0)             ; 358 (0)                   ; 0 (0)         ; 67584             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst                                                                                                                                                                           ; tx_data_pipeline                                          ; work                ;
;                      |tx_data_fifo:txdf_inst|                                                                                    ; 102.3 (0.3)          ; 173.1 (0.3)                      ; 70.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (1)             ; 324 (0)                   ; 0 (0)         ; 67584             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst                                                                                                                                                    ; tx_data_fifo                                              ; work                ;
;                         |counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|                                                          ; 5.7 (5.7)            ; 6.5 (6.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|                                                          ; 5.3 (5.3)            ; 6.0 (6.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|                                                          ; 6.3 (6.3)            ; 7.0 (7.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|                                                          ; 6.0 (6.0)            ; 6.5 (6.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |fifo:gen_regs_fifos[0].fifo_inst_|                                                                      ; 27.3 (27.3)          ; 28.2 (28.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 51 (51)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_2hu1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated                                             ; altsyncram_2hu1                                           ; work                ;
;                         |fifo:gen_regs_fifos[1].fifo_inst_|                                                                      ; 10.8 (10.8)          ; 14.5 (14.5)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 26 (26)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_6st1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated                                             ; altsyncram_6st1                                           ; work                ;
;                         |fifo:gen_regs_fifos[2].fifo_inst_|                                                                      ; 11.3 (11.3)          ; 12.7 (12.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 24 (24)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_6st1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated                                             ; altsyncram_6st1                                           ; work                ;
;                         |fifo:gen_regs_fifos[3].fifo_inst_|                                                                      ; 11.0 (11.0)          ; 15.7 (15.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 26 (26)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_6st1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated                                             ; altsyncram_6st1                                           ; work                ;
;                         |pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|                                                         ; 2.8 (0.0)            ; 14.3 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 2.8 (2.8)            ; 14.3 (14.3)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[0].input_pipeline_inst_|                                                        ; 1.8 (0.0)            ; 15.9 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_                                                                                                    ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 1.8 (1.8)            ; 15.9 (15.9)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst                                                                         ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|                                                         ; 1.5 (0.0)            ; 14.7 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 1.5 (1.5)            ; 14.7 (14.7)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|                                                         ; 1.3 (0.0)            ; 16.2 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 1.3 (1.3)            ; 16.2 (16.2)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|                                                         ; 7.3 (0.0)            ; 11.2 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 7.3 (7.3)            ; 11.2 (11.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:packet_valid_reg|                                                                              ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg                                                                                                                          ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst                                                                                               ; reg_pipeline                                              ; work                ;
;                      |tx_data_shift:tx_shift_inst|                                                                               ; 1.8 (0.0)            ; 15.9 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst                                                                                                                                               ; tx_data_shift                                             ; work                ;
;                         |pipeline:input_register|                                                                                ; 1.8 (0.0)            ; 15.9 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register                                                                                                                       ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 1.8 (1.8)            ; 15.9 (15.9)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst                                                                                            ; reg_pipeline                                              ; work                ;
;                   |tx_hdr_fifo:txhf_inst|                                                                                        ; 19.6 (0.0)           ; 39.2 (0.0)                       ; 19.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 79 (0)                    ; 0 (0)         ; 992               ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst                                                                                                                                                                                            ; tx_hdr_fifo                                               ; work                ;
;                      |fifo:fifo_inst|                                                                                            ; 16.2 (16.2)          ; 16.9 (16.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 27 (27)                   ; 0 (0)         ; 992               ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst                                                                                                                                                                             ; fifo                                                      ; work                ;
;                         |scsdpram:mem|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 992               ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem                                                                                                                                                                ; scsdpram                                                  ; work                ;
;                            |altsyncram:rMemory_rtl_0|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 992               ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                                                                       ; altsyncram                                                ; work                ;
;                               |altsyncram_qdu1:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 992               ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated                                                                                                        ; altsyncram_qdu1                                           ; work                ;
;                      |pipeline:input_pipeline_inst|                                                                              ; 3.3 (0.0)            ; 22.3 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst                                                                                                                                                               ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 3.3 (3.3)            ; 22.3 (22.3)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst                                                                                                                                    ; reg_pipeline                                              ; work                ;
;                |txc_formatter_classic:txc_formatter_inst|                                                                        ; 4.2 (0.0)            ; 19.2 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst                                                                                                                                                                                                   ; txc_formatter_classic                                     ; work                ;
;                   |pipeline:input_inst|                                                                                          ; 4.2 (0.0)            ; 19.2 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst                                                                                                                                                                               ; pipeline                                                  ; work                ;
;                      |reg_pipeline:pipeline_inst|                                                                                ; 4.2 (4.2)            ; 19.2 (19.2)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst                                                                                                                                                    ; reg_pipeline                                              ; work                ;
;             |txr_engine_classic:txr_engine_inst|                                                                                 ; 510.8 (0.0)          ; 738.2 (0.0)                      ; 227.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 1412 (0)                  ; 0 (0)         ; 69552             ; 8     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst                                                                                                                                                                                                                                            ; txr_engine_classic                                        ; work                ;
;                |tx_engine:txr_engine_inst|                                                                                       ; 494.8 (0.0)          ; 686.3 (0.0)                      ; 191.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 531 (0)             ; 1308 (0)                  ; 0 (0)         ; 69552             ; 8     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst                                                                                                                                                                                                                  ; tx_engine                                                 ; work                ;
;                   |tx_alignment_pipeline:tx_alignment_inst|                                                                      ; 241.2 (21.1)         ; 297.0 (21.1)                     ; 55.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 237 (52)            ; 546 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst                                                                                                                                                                          ; tx_alignment_pipeline                                     ; work                ;
;                      |counter:pktctr_inst|                                                                                       ; 8.0 (8.0)            ; 12.0 (12.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst                                                                                                                                                      ; counter                                                   ; work                ;
;                      |counter:satctr_inst|                                                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst                                                                                                                                                      ; counter                                                   ; work                ;
;                      |mux:gen_packet_format_multiplexers[0].dw_mux_|                                                             ; 14.3 (0.0)           ; 16.2 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 14.3 (14.3)          ; 16.2 (16.2)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |mux:gen_packet_format_multiplexers[1].dw_mux_|                                                             ; 18.8 (0.0)           ; 19.9 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 18.8 (18.8)          ; 19.9 (19.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |mux:gen_packet_format_multiplexers[2].dw_mux_|                                                             ; 21.3 (0.0)           ; 21.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |mux:gen_packet_format_multiplexers[3].dw_mux_|                                                             ; 21.3 (0.0)           ; 21.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_                                                                                                                            ; mux                                                       ; work                ;
;                         |mux_select:mux_select_inst|                                                                             ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_|mux_select:mux_select_inst                                                                                                 ; mux_select                                                ; work                ;
;                      |offset_to_mask:len_mask|                                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask                                                                                                                                                  ; offset_to_mask                                            ; work                ;
;                      |pipeline:compute_reg|                                                                                      ; 30.1 (0.0)           ; 38.2 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg                                                                                                                                                     ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 30.1 (30.1)          ; 38.2 (38.2)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst                                                                                                                          ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[0].data_register_|                                                            ; 4.7 (0.0)            ; 15.0 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 4.7 (4.7)            ; 15.0 (15.0)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[0].packet_valid_register|                                                     ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[1].data_register_|                                                            ; 8.7 (0.0)            ; 10.8 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 8.7 (8.7)            ; 10.8 (10.8)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[1].packet_valid_register|                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[2].data_register_|                                                            ; 2.2 (0.0)            ; 13.3 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 2.2 (2.2)            ; 13.3 (13.3)                      ; 11.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[2].packet_valid_register|                                                     ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[3].data_register_|                                                            ; 1.0 (0.0)            ; 12.2 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_                                                                                                                           ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.0 (1.0)            ; 12.2 (12.2)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst                                                                                                ; reg_pipeline                                              ; work                ;
;                      |pipeline:gen_data_input_regs[3].packet_valid_register|                                                     ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register                                                                                                                    ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                                              ; work                ;
;                      |pipeline:hdr_input_reg|                                                                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg                                                                                                                                                   ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst                                                                                                                        ; reg_pipeline                                              ; work                ;
;                      |pipeline:output_register_inst|                                                                             ; 43.2 (0.0)           ; 43.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst                                                                                                                                            ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 43.2 (43.2)          ; 43.9 (43.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst                                                                                                                 ; reg_pipeline                                              ; work                ;
;                      |pipeline:ready_reg|                                                                                        ; 28.2 (0.0)           ; 37.8 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg                                                                                                                                                       ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 28.2 (28.2)          ; 37.8 (37.8)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst                                                                                                                            ; reg_pipeline                                              ; work                ;
;                      |pipeline:select_reg|                                                                                       ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg                                                                                                                                                      ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst                                                                                                                           ; reg_pipeline                                              ; work                ;
;                      |rotate:rot_inst|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst                                                                                                                                                          ; rotate                                                    ; work                ;
;                   |tx_data_pipeline:tx_data_pipeline_inst|                                                                       ; 198.8 (0.0)          ; 319.3 (0.0)                      ; 120.4 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 260 (0)             ; 621 (0)                   ; 0 (0)         ; 67584             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst                                                                                                                                                                           ; tx_data_pipeline                                          ; work                ;
;                      |tx_data_fifo:txdf_inst|                                                                                    ; 173.8 (0.3)          ; 268.1 (0.3)                      ; 94.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 253 (1)             ; 487 (0)                   ; 0 (0)         ; 67584             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst                                                                                                                                                    ; tx_data_fifo                                              ; work                ;
;                         |counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|                                                          ; 7.8 (7.8)            ; 8.6 (8.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|                                                          ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|                                                          ; 6.8 (6.8)            ; 8.1 (8.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|                                                          ; 7.3 (7.3)            ; 8.2 (8.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst                                                                                                      ; counter_v2                                                ; work                ;
;                         |fifo:gen_regs_fifos[0].fifo_inst_|                                                                      ; 26.7 (26.7)          ; 29.5 (29.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 45 (45)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_2hu1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated                                             ; altsyncram_2hu1                                           ; work                ;
;                         |fifo:gen_regs_fifos[1].fifo_inst_|                                                                      ; 27.0 (27.0)          ; 29.0 (29.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 46 (46)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_2hu1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated                                             ; altsyncram_2hu1                                           ; work                ;
;                         |fifo:gen_regs_fifos[2].fifo_inst_|                                                                      ; 27.0 (27.0)          ; 27.3 (27.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 51 (51)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_2hu1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated                                             ; altsyncram_2hu1                                           ; work                ;
;                         |fifo:gen_regs_fifos[3].fifo_inst_|                                                                      ; 26.8 (26.8)          ; 29.2 (29.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 46 (46)                   ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_                                                                                                                  ; fifo                                                      ; work                ;
;                            |scsdpram:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem                                                                                                     ; scsdpram                                                  ; work                ;
;                               |altsyncram:rMemory_rtl_0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                            ; altsyncram                                                ; work                ;
;                                  |altsyncram_2hu1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated                                             ; altsyncram_2hu1                                           ; work                ;
;                         |pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|                                                         ; 5.4 (0.0)            ; 16.1 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 5.4 (5.4)            ; 16.1 (16.1)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[0].input_pipeline_inst_|                                                        ; 4.7 (0.0)            ; 14.0 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_                                                                                                    ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 4.7 (4.7)            ; 14.0 (14.0)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst                                                                         ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|                                                         ; 8.9 (0.0)            ; 11.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 8.9 (8.9)            ; 11.8 (11.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[1].input_pipeline_inst_|                                                        ; 5.8 (0.0)            ; 17.2 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_                                                                                                    ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 5.8 (5.8)            ; 17.2 (17.2)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst                                                                         ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|                                                         ; 1.5 (0.0)            ; 13.7 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 1.5 (1.5)            ; 13.7 (13.7)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[2].input_pipeline_inst_|                                                        ; 2.8 (0.0)            ; 16.3 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_                                                                                                    ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 2.8 (2.8)            ; 16.3 (16.3)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_|reg_pipeline:pipeline_inst                                                                         ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|                                                         ; 2.2 (0.0)            ; 12.5 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_                                                                                                     ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 2.2 (2.2)            ; 12.5 (12.5)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                                                          ; reg_pipeline                                              ; work                ;
;                         |pipeline:gen_regs_fifos[3].input_pipeline_inst_|                                                        ; 1.3 (0.0)            ; 14.3 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_                                                                                                    ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 1.3 (1.3)            ; 14.3 (14.3)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst                                                                         ; reg_pipeline                                              ; work                ;
;                         |pipeline:packet_valid_reg|                                                                              ; 4.5 (0.0)            ; 4.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg                                                                                                                          ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst                                                                                               ; reg_pipeline                                              ; work                ;
;                      |tx_data_shift:tx_shift_inst|                                                                               ; 25.1 (0.0)           ; 51.2 (0.0)                       ; 26.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst                                                                                                                                               ; tx_data_shift                                             ; work                ;
;                         |offset_flag_to_one_hot:ef_onehot_inst|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst                                                                                                         ; offset_flag_to_one_hot                                    ; work                ;
;                         |pipeline:input_register|                                                                                ; 23.8 (0.0)           ; 50.2 (0.0)                       ; 26.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register                                                                                                                       ; pipeline                                                  ; work                ;
;                            |reg_pipeline:pipeline_inst|                                                                          ; 23.8 (23.8)          ; 50.2 (50.2)                      ; 26.3 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst                                                                                            ; reg_pipeline                                              ; work                ;
;                   |tx_hdr_fifo:txhf_inst|                                                                                        ; 54.7 (0.0)           ; 70.0 (0.0)                       ; 15.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 141 (0)                   ; 0 (0)         ; 1968              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst                                                                                                                                                                                            ; tx_hdr_fifo                                               ; work                ;
;                      |fifo:fifo_inst|                                                                                            ; 15.7 (15.7)          ; 18.2 (18.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 28 (28)                   ; 0 (0)         ; 1968              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst                                                                                                                                                                             ; fifo                                                      ; work                ;
;                         |scsdpram:mem|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1968              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem                                                                                                                                                                ; scsdpram                                                  ; work                ;
;                            |altsyncram:rMemory_rtl_0|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1968              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                                                                       ; altsyncram                                                ; work                ;
;                               |altsyncram_mgu1:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1968              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated                                                                                                        ; altsyncram_mgu1                                           ; work                ;
;                      |pipeline:input_pipeline_inst|                                                                              ; 38.9 (0.0)           ; 51.8 (0.0)                       ; 12.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst                                                                                                                                                               ; pipeline                                                  ; work                ;
;                         |reg_pipeline:pipeline_inst|                                                                             ; 38.9 (38.9)          ; 51.8 (51.8)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst                                                                                                                                    ; reg_pipeline                                              ; work                ;
;                |txr_formatter_classic:txr_formatter_inst|                                                                        ; 16.0 (8.9)           ; 51.9 (8.9)                       ; 35.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (27)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst                                                                                                                                                                                                   ; txr_formatter_classic                                     ; work                ;
;                   |pipeline:input_inst|                                                                                          ; 7.1 (0.0)            ; 43.0 (0.0)                       ; 35.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst                                                                                                                                                                               ; pipeline                                                  ; work                ;
;                      |reg_pipeline:pipeline_inst|                                                                                ; 7.1 (7.1)            ; 43.0 (43.0)                      ; 35.9 (35.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst                                                                                                                                                    ; reg_pipeline                                              ; work                ;
;       |riffa:riffa_inst|                                                                                                         ; 3231.9 (4.2)         ; 4092.9 (4.3)                     ; 861.2 (0.1)                                       ; 0.2 (0.0)                        ; 70.0 (0.0)           ; 5042 (11)           ; 6419 (0)                  ; 0 (0)         ; 522728            ; 38    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst                                                                                                                                                                                                                                                                                                                                      ; riffa                                                     ; work                ;
;          |channel:channels[0].channel|                                                                                           ; 2424.5 (0.0)         ; 2931.0 (0.0)                     ; 506.7 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3980 (0)            ; 4527 (0)                  ; 0 (0)         ; 390152            ; 25    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel                                                                                                                                                                                                                                                                                                          ; channel                                                   ; work                ;
;             |channel_128:channel|                                                                                                ; 2424.5 (0.0)         ; 2931.0 (0.0)                     ; 506.7 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3980 (0)            ; 4527 (0)                  ; 0 (0)         ; 390152            ; 25    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel                                                                                                                                                                                                                                                                                      ; channel_128                                               ; work                ;
;                |rx_port_128:rxPort|                                                                                              ; 1582.0 (4.8)         ; 1936.8 (5.6)                     ; 354.8 (0.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2661 (10)           ; 3186 (6)                  ; 0 (0)         ; 323584            ; 17    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort                                                                                                                                                                                                                                                                   ; rx_port_128                                               ; work                ;
;                   |async_fifo_fwft:mainFifo|                                                                                     ; 124.7 (68.5)         ; 191.3 (129.8)                    ; 66.7 (61.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (7)             ; 352 (261)                 ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo                                                                                                                                                                                                                                          ; async_fifo_fwft                                           ; work                ;
;                      |async_fifo:fifo|                                                                                           ; 56.2 (0.3)           ; 61.6 (0.3)                       ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (1)             ; 91 (0)                    ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo                                                                                                                                                                                                                          ; async_fifo                                                ; work                ;
;                         |async_cmp:asyncCompare|                                                                                 ; 13.3 (13.3)          ; 15.4 (15.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare                                                                                                                                                                                                   ; async_cmp                                                 ; work                ;
;                         |ram_2clk_1w_1r:mem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem                                                                                                                                                                                                       ; ram_2clk_1w_1r                                            ; work                ;
;                            |altsyncram:rRAM_rtl_0|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                                 ; altsyncram                                                ; work                ;
;                               |altsyncram_usr1:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_usr1:auto_generated                                                                                                                                                  ; altsyncram_usr1                                           ; work                ;
;                         |rd_ptr_empty:rdPtrEmpty|                                                                                ; 21.3 (21.3)          ; 22.8 (22.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty                                                                                                                                                                                                  ; rd_ptr_empty                                              ; work                ;
;                         |wr_ptr_full:wrPtrFull|                                                                                  ; 21.0 (21.0)          ; 23.0 (23.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull                                                                                                                                                                                                    ; wr_ptr_full                                               ; work                ;
;                   |fifo_packer_128:mainFifoPacker|                                                                               ; 279.7 (279.7)        ; 327.6 (327.6)                    ; 47.9 (47.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 492 (492)           ; 507 (507)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker                                                                                                                                                                                                                                    ; fifo_packer_128                                           ; work                ;
;                   |fifo_packer_128:sgRxFifoPacker|                                                                               ; 227.9 (227.9)        ; 278.5 (278.5)                    ; 50.6 (50.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 422 (422)           ; 470 (470)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker                                                                                                                                                                                                                                    ; fifo_packer_128                                           ; work                ;
;                   |fifo_packer_128:sgTxFifoPacker|                                                                               ; 230.1 (230.1)        ; 280.2 (280.2)                    ; 50.1 (50.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 421 (421)           ; 474 (474)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker                                                                                                                                                                                                                                    ; fifo_packer_128                                           ; work                ;
;                   |rx_port_channel_gate:gate|                                                                                    ; 22.7 (20.7)          ; 48.2 (44.8)                      ; 25.6 (24.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 103 (93)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate                                                                                                                                                                                                                                         ; rx_port_channel_gate                                      ; work                ;
;                      |cross_domain_signal:countSync|                                                                             ; 0.1 (0.0)            ; 1.6 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync                                                                                                                                                                                                           ; cross_domain_signal                                       ; work                ;
;                         |syncff:sigAtoB|                                                                                         ; 0.1 (0.0)            ; 1.0 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB                                                                                                                                                                                            ; syncff                                                    ; work                ;
;                            |ff:metaFF|                                                                                           ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF                                                                                                                                                                                  ; ff                                                        ; work                ;
;                            |ff:syncFF|                                                                                           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:syncFF                                                                                                                                                                                  ; ff                                                        ; work                ;
;                         |syncff:sigBtoA|                                                                                         ; 0.0 (0.0)            ; 0.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA                                                                                                                                                                                            ; syncff                                                    ; work                ;
;                            |ff:metaFF|                                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:metaFF                                                                                                                                                                                  ; ff                                                        ; work                ;
;                            |ff:syncFF|                                                                                           ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:syncFF                                                                                                                                                                                  ; ff                                                        ; work                ;
;                      |cross_domain_signal:rxSig|                                                                                 ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig                                                                                                                                                                                                               ; cross_domain_signal                                       ; work                ;
;                         |syncff:sigAtoB|                                                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB                                                                                                                                                                                                ; syncff                                                    ; work                ;
;                            |ff:metaFF|                                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF                                                                                                                                                                                      ; ff                                                        ; work                ;
;                            |ff:syncFF|                                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:syncFF                                                                                                                                                                                      ; ff                                                        ; work                ;
;                         |syncff:sigBtoA|                                                                                         ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA                                                                                                                                                                                                ; syncff                                                    ; work                ;
;                            |ff:metaFF|                                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:metaFF                                                                                                                                                                                      ; ff                                                        ; work                ;
;                            |ff:syncFF|                                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:syncFF                                                                                                                                                                                      ; ff                                                        ; work                ;
;                      |syncff:rxAckSig|                                                                                           ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig                                                                                                                                                                                                                         ; syncff                                                    ; work                ;
;                         |ff:metaFF|                                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:metaFF                                                                                                                                                                                                               ; ff                                                        ; work                ;
;                         |ff:syncFF|                                                                                              ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:syncFF                                                                                                                                                                                                               ; ff                                                        ; work                ;
;                   |rx_port_reader:reader|                                                                                        ; 322.0 (322.0)        ; 369.2 (369.2)                    ; 47.2 (47.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 541 (541)           ; 552 (552)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader                                                                                                                                                                                                                                             ; rx_port_reader                                            ; work                ;
;                   |rx_port_requester_mux:requesterMux|                                                                           ; 43.5 (43.5)          ; 49.2 (49.2)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux                                                                                                                                                                                                                                ; rx_port_requester_mux                                     ; work                ;
;                   |sg_list_reader_128:sgListReader|                                                                              ; 15.7 (15.7)          ; 43.6 (43.6)                      ; 27.9 (27.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader                                                                                                                                                                                                                                   ; sg_list_reader_128                                        ; work                ;
;                   |sg_list_requester:sgRxReq|                                                                                    ; 121.8 (121.8)        ; 137.8 (137.8)                    ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 216 (216)           ; 215 (215)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq                                                                                                                                                                                                                                         ; sg_list_requester                                         ; work                ;
;                   |sg_list_requester:sgTxReq|                                                                                    ; 121.0 (121.0)        ; 133.6 (133.6)                    ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 216 (216)           ; 213 (213)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq                                                                                                                                                                                                                                         ; sg_list_requester                                         ; work                ;
;                   |sync_fifo:sgRxFifo|                                                                                           ; 34.0 (34.0)          ; 35.2 (35.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 57 (57)                   ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo                                                                                                                                                                                                                                                ; sync_fifo                                                 ; work                ;
;                      |ram_1clk_1w_1r:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem                                                                                                                                                                                                                             ; ram_1clk_1w_1r                                            ; work                ;
;                         |altsyncram:rRAM_rtl_0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                                                       ; altsyncram                                                ; work                ;
;                            |altsyncram_2qr1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated                                                                                                                                                                        ; altsyncram_2qr1                                           ; work                ;
;                   |sync_fifo:sgTxFifo|                                                                                           ; 34.2 (34.2)          ; 36.8 (36.8)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 56 (56)                   ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo                                                                                                                                                                                                                                                ; sync_fifo                                                 ; work                ;
;                      |ram_1clk_1w_1r:mem|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem                                                                                                                                                                                                                             ; ram_1clk_1w_1r                                            ; work                ;
;                         |altsyncram:rRAM_rtl_0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                                                       ; altsyncram                                                ; work                ;
;                            |altsyncram_2qr1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96256             ; 5     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated                                                                                                                                                                        ; altsyncram_2qr1                                           ; work                ;
;                |tx_port_128:txPort|                                                                                              ; 842.5 (2.8)          ; 994.2 (2.9)                      ; 151.9 (0.2)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1319 (5)            ; 1341 (6)                  ; 0 (0)         ; 66568             ; 8     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort                                                                                                                                                                                                                                                                   ; tx_port_128                                               ; work                ;
;                   |sg_list_reader_128:sgListReader|                                                                              ; 18.9 (18.9)          ; 44.0 (44.0)                      ; 25.1 (25.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader                                                                                                                                                                                                                                   ; sg_list_reader_128                                        ; work                ;
;                   |tx_port_buffer_128:buffer|                                                                                    ; 385.3 (354.8)        ; 406.8 (376.0)                    ; 21.5 (21.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 659 (607)           ; 376 (319)                 ; 0 (0)         ; 65536             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer                                                                                                                                                                                                                                         ; tx_port_buffer_128                                        ; work                ;
;                      |sync_fifo:fifo|                                                                                            ; 30.5 (30.5)          ; 30.8 (30.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 57 (57)                   ; 0 (0)         ; 65536             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo                                                                                                                                                                                                                          ; sync_fifo                                                 ; work                ;
;                         |ram_1clk_1w_1r:mem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem                                                                                                                                                                                                       ; ram_1clk_1w_1r                                            ; work                ;
;                            |altsyncram:rRAM_rtl_0|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                                 ; altsyncram                                                ; work                ;
;                               |altsyncram_gnr1:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated                                                                                                                                                  ; altsyncram_gnr1                                           ; work                ;
;                   |tx_port_channel_gate_128:gate|                                                                                ; 55.0 (37.3)          ; 95.5 (76.0)                      ; 40.8 (38.7)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 46 (14)             ; 203 (173)                 ; 0 (0)         ; 1032              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate                                                                                                                                                                                                                                     ; tx_port_channel_gate_128                                  ; work                ;
;                      |async_fifo:fifo|                                                                                           ; 17.6 (0.3)           ; 19.5 (0.3)                       ; 2.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 32 (1)              ; 30 (0)                    ; 0 (0)         ; 1032              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo                                                                                                                                                                                                                     ; async_fifo                                                ; work                ;
;                         |async_cmp:asyncCompare|                                                                                 ; 4.2 (4.2)            ; 5.7 (5.7)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare                                                                                                                                                                                              ; async_cmp                                                 ; work                ;
;                         |ram_2clk_1w_1r:mem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1032              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem                                                                                                                                                                                                  ; ram_2clk_1w_1r                                            ; work                ;
;                            |altsyncram:rRAM_rtl_0|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1032              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                            ; altsyncram                                                ; work                ;
;                               |altsyncram_6hr1:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1032              ; 4     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_6hr1:auto_generated                                                                                                                                             ; altsyncram_6hr1                                           ; work                ;
;                         |rd_ptr_empty:rdPtrEmpty|                                                                                ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty                                                                                                                                                                                             ; rd_ptr_empty                                              ; work                ;
;                         |wr_ptr_full:wrPtrFull|                                                                                  ; 7.4 (7.4)            ; 7.2 (7.2)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull                                                                                                                                                                                               ; wr_ptr_full                                               ; work                ;
;                   |tx_port_monitor_128:monitor|                                                                                  ; 77.2 (77.2)          ; 86.8 (86.8)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (123)           ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor                                                                                                                                                                                                                                       ; tx_port_monitor_128                                       ; work                ;
;                   |tx_port_writer:writer|                                                                                        ; 303.3 (303.3)        ; 358.3 (358.3)                    ; 54.9 (54.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 481 (481)           ; 509 (509)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer                                                                                                                                                                                                                                             ; tx_port_writer                                            ; work                ;
;          |interrupt:intr|                                                                                                        ; 9.2 (7.0)            ; 9.6 (7.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (11)             ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|interrupt:intr                                                                                                                                                                                                                                                                                                                       ; interrupt                                                 ; work                ;
;             |interrupt_controller:intrCtlr|                                                                                      ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr                                                                                                                                                                                                                                                                                         ; interrupt_controller                                      ; work                ;
;          |pipeline:txc_data_hold|                                                                                                ; 1.2 (0.0)            ; 16.9 (0.0)                       ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|pipeline:txc_data_hold                                                                                                                                                                                                                                                                                                               ; pipeline                                                  ; work                ;
;             |reg_pipeline:pipeline_inst|                                                                                         ; 1.2 (1.2)            ; 16.9 (16.9)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                                                    ; reg_pipeline                                              ; work                ;
;          |pipeline:txc_meta_hold|                                                                                                ; 4.7 (0.0)            ; 15.3 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|pipeline:txc_meta_hold                                                                                                                                                                                                                                                                                                               ; pipeline                                                  ; work                ;
;             |reg_pipeline:pipeline_inst|                                                                                         ; 4.7 (4.7)            ; 15.3 (15.3)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                                                    ; reg_pipeline                                              ; work                ;
;          |recv_credit_flow_ctrl:rc_fc|                                                                                           ; 21.5 (21.5)          ; 22.8 (22.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc                                                                                                                                                                                                                                                                                                          ; recv_credit_flow_ctrl                                     ; work                ;
;          |registers:reg_inst|                                                                                                    ; 76.5 (42.3)          ; 158.7 (46.3)                     ; 82.2 (4.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (83)            ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst                                                                                                                                                                                                                                                                                                                   ; registers                                                 ; work                ;
;             |demux:field_demux|                                                                                                  ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:field_demux                                                                                                                                                                                                                                                                                                 ; demux                                                     ; work                ;
;             |demux:rx_len_demux|                                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_len_demux                                                                                                                                                                                                                                                                                                ; demux                                                     ; work                ;
;             |demux:rx_offlast_demux|                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_offlast_demux                                                                                                                                                                                                                                                                                            ; demux                                                     ; work                ;
;             |demux:rxdone_demux|                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:rxdone_demux                                                                                                                                                                                                                                                                                                ; demux                                                     ; work                ;
;             |demux:sgrx_addrhi_demux|                                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrhi_demux                                                                                                                                                                                                                                                                                           ; demux                                                     ; work                ;
;             |demux:sgrx_addrlo_demux|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrlo_demux                                                                                                                                                                                                                                                                                           ; demux                                                     ; work                ;
;             |demux:sgrxlen_demux|                                                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrxlen_demux                                                                                                                                                                                                                                                                                               ; demux                                                     ; work                ;
;             |demux:sgtx_addrhi_demux|                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrhi_demux                                                                                                                                                                                                                                                                                           ; demux                                                     ; work                ;
;             |demux:sgtx_addrlo_demux|                                                                                            ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrlo_demux                                                                                                                                                                                                                                                                                           ; demux                                                     ; work                ;
;             |demux:sgtxlen_demux|                                                                                                ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtxlen_demux                                                                                                                                                                                                                                                                                               ; demux                                                     ; work                ;
;             |demux:tx_len_ready_demux|                                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_len_ready_demux                                                                                                                                                                                                                                                                                          ; demux                                                     ; work                ;
;             |demux:txdone_demux|                                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|demux:txdone_demux                                                                                                                                                                                                                                                                                                ; demux                                                     ; work                ;
;             |pipeline:chnl_output_register|                                                                                      ; 11.8 (0.0)           ; 12.0 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register                                                                                                                                                                                                                                                                                     ; pipeline                                                  ; work                ;
;                |reg_pipeline:pipeline_inst|                                                                                      ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                          ; reg_pipeline                                              ; work                ;
;             |pipeline:rxr_input_register|                                                                                        ; 3.4 (0.0)            ; 64.9 (0.0)                       ; 61.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 174 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register                                                                                                                                                                                                                                                                                       ; pipeline                                                  ; work                ;
;                |reg_pipeline:pipeline_inst|                                                                                      ; 3.4 (3.4)            ; 64.9 (64.9)                      ; 61.5 (61.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 174 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                            ; reg_pipeline                                              ; work                ;
;             |pipeline:txc_output_register|                                                                                       ; 14.3 (0.0)           ; 30.6 (0.0)                       ; 16.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register                                                                                                                                                                                                                                                                                      ; pipeline                                                  ; work                ;
;                |reg_pipeline:pipeline_inst|                                                                                      ; 14.3 (14.3)          ; 30.6 (30.6)                      ; 16.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                           ; reg_pipeline                                              ; work                ;
;          |reorder_queue:reorderQueue|                                                                                            ; 523.4 (53.4)         ; 661.5 (61.7)                     ; 138.1 (8.3)                                       ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 720 (103)           ; 889 (102)                 ; 0 (0)         ; 132544            ; 12    ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue                                                                                                                                                                                                                                                                                                           ; reorder_queue                                             ; work                ;
;             |ram_1clk_1w_1r:mapRam|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam                                                                                                                                                                                                                                                                                     ; ram_1clk_1w_1r                                            ; work                ;
;                |altsyncram:rRAM_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                                                ; work                ;
;                   |altsyncram_odr1:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_odr1:auto_generated                                                                                                                                                                                                                                ; altsyncram_odr1                                           ; work                ;
;             |ram_1clk_1w_1r:pktRam|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam                                                                                                                                                                                                                                                                                     ; ram_1clk_1w_1r                                            ; work                ;
;                |altsyncram:rRAM_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                                                ; work                ;
;                   |altsyncram_igr1:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_igr1:auto_generated                                                                                                                                                                                                                                ; altsyncram_igr1                                           ; work                ;
;             |ram_1clk_1w_1r:rams[0].ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram                                                                                                                                                                                                                                                                                ; ram_1clk_1w_1r                                            ; work                ;
;                |altsyncram:rRAM_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                                                ; work                ;
;                   |altsyncram_ipr1:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated                                                                                                                                                                                                                           ; altsyncram_ipr1                                           ; work                ;
;             |ram_1clk_1w_1r:rams[1].ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram                                                                                                                                                                                                                                                                                ; ram_1clk_1w_1r                                            ; work                ;
;                |altsyncram:rRAM_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                                                ; work                ;
;                   |altsyncram_ipr1:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated                                                                                                                                                                                                                           ; altsyncram_ipr1                                           ; work                ;
;             |ram_1clk_1w_1r:rams[2].ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram                                                                                                                                                                                                                                                                                ; ram_1clk_1w_1r                                            ; work                ;
;                |altsyncram:rRAM_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                                                ; work                ;
;                   |altsyncram_ipr1:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated                                                                                                                                                                                                                           ; altsyncram_ipr1                                           ; work                ;
;             |ram_1clk_1w_1r:rams[3].ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram                                                                                                                                                                                                                                                                                ; ram_1clk_1w_1r                                            ; work                ;
;                |altsyncram:rRAM_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                                                ; work                ;
;                   |altsyncram_ipr1:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated                                                                                                                                                                                                                           ; altsyncram_ipr1                                           ; work                ;
;             |reorder_queue_input:data_input|                                                                                     ; 404.3 (323.8)        ; 464.5 (378.8)                    ; 60.1 (55.0)                                       ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 505 (491)           ; 544 (514)                 ; 0 (0)         ; 896               ; 2     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input                                                                                                                                                                                                                                                                            ; reorder_queue_input                                       ; work                ;
;                |altshift_taps:rData_rtl_0|                                                                                       ; 80.5 (0.0)           ; 85.7 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 14 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0                                                                                                                                                                                                                                                  ; altshift_taps                                             ; work                ;
;                   |shift_taps_be31:auto_generated|                                                                               ; 80.5 (3.2)           ; 85.7 (3.3)                       ; 5.2 (0.1)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 14 (7)              ; 30 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated                                                                                                                                                                                                                   ; shift_taps_be31                                           ; work                ;
;                      |altsyncram_pce1:altsyncram5|                                                                               ; 73.5 (73.5)          ; 78.5 (78.5)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 70.0 (70.0)          ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5                                                                                                                                                                                       ; altsyncram_pce1                                           ; work                ;
;                      |cntr_tif:cntr1|                                                                                            ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|cntr_tif:cntr1                                                                                                                                                                                                    ; cntr_tif                                                  ; work                ;
;                |ram_1clk_1w_1r:countRam|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam                                                                                                                                                                                                                                                    ; ram_1clk_1w_1r                                            ; work                ;
;                   |altsyncram:rRAM_rtl_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                              ; altsyncram                                                ; work                ;
;                      |altsyncram_sdr1:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_sdr1:auto_generated                                                                                                                                                                                               ; altsyncram_sdr1                                           ; work                ;
;                |ram_1clk_1w_1r:posRam|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam                                                                                                                                                                                                                                                      ; ram_1clk_1w_1r                                            ; work                ;
;                   |altsyncram:rRAM_rtl_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                                ; altsyncram                                                ; work                ;
;                      |altsyncram_ggr1:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_ggr1:auto_generated                                                                                                                                                                                                 ; altsyncram_ggr1                                           ; work                ;
;             |reorder_queue_output:data_output|                                                                                   ; 65.7 (65.7)          ; 135.3 (135.3)                    ; 69.6 (69.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 243 (243)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output                                                                                                                                                                                                                                                                          ; reorder_queue_output                                      ; work                ;
;          |reset_extender:reset_extender_inst|                                                                                    ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst                                                                                                                                                                                                                                                                                                   ; reset_extender                                            ; work                ;
;             |counter:rst_counter|                                                                                                ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter                                                                                                                                                                                                                                                                               ; counter                                                   ; work                ;
;             |shiftreg:rst_shiftreg|                                                                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg                                                                                                                                                                                                                                                                             ; shiftreg                                                  ; work                ;
;          |tx_multiplexer:tx_mux_inst|                                                                                            ; 162.7 (1.5)          ; 268.9 (2.0)                      ; 106.3 (0.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (2)             ; 576 (4)                   ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst                                                                                                                                                                                                                                                                                                           ; tx_multiplexer                                            ; work                ;
;             |fifo:req_ack_fifo|                                                                                                  ; 17.0 (17.0)          ; 18.2 (18.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 30 (30)                   ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo                                                                                                                                                                                                                                                                                         ; fifo                                                      ; work                ;
;                |scsdpram:mem|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem                                                                                                                                                                                                                                                                            ; scsdpram                                                  ; work                ;
;                   |altsyncram:rMemory_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                                                ; work                ;
;                      |altsyncram_aau1:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_aau1:auto_generated                                                                                                                                                                                                                    ; altsyncram_aau1                                           ; work                ;
;             |tx_multiplexer_128:tx_mux_128_inst|                                                                                 ; 144.2 (125.0)        ; 248.7 (227.5)                    ; 104.5 (102.5)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (91)            ; 542 (492)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst                                                                                                                                                                                                                                                                        ; tx_multiplexer_128                                        ; work                ;
;                |tx_engine_selector:selRd|                                                                                        ; 8.8 (8.8)            ; 10.8 (10.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd                                                                                                                                                                                                                                               ; tx_engine_selector                                        ; work                ;
;                |tx_engine_selector:selWr|                                                                                        ; 10.3 (10.3)          ; 10.4 (10.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr                                                                                                                                                                                                                                               ; tx_engine_selector                                        ; work                ;
;       |translation_altera:trans|                                                                                                 ; 5.2 (5.2)            ; 25.5 (25.5)                      ; 20.3 (20.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE5QGen3x4If128|riffa_wrapper_de5:riffa|translation_altera:trans                                                                                                                                                                                                                                                                                                                              ; translation_altera                                        ; work                ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                              ;
+-------------------+----------+----+------+------+------+---------------+----+------------+-------------+------+------+-------+--------+--------+-----------------+
; Name              ; Pin Type ; D1 ; D2   ; D3_0 ; D3_1 ; T4 (DDIO_MUX) ; D4 ; T8_0 (DQS) ; T8_1 (NDQS) ; D5   ; D6   ; D6 OE ; D5 OCT ; D6 OCT ; T11 (Postamble) ;
+-------------------+----------+----+------+------+------+---------------+----+------------+-------------+------+------+-------+--------+--------+-----------------+
; PCIE_TX_OUT[0]    ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; PCIE_TX_OUT[1]    ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; PCIE_TX_OUT[2]    ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; PCIE_TX_OUT[3]    ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[0]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[1]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[2]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[3]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[4]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[5]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[6]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; LED[7]            ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; OSC_BANK3D_50MHZ  ; Input    ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_REFCLK       ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RESET_N      ; Input    ; -- ; (0)  ; --   ; (0)  ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[0]     ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[1]     ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[2]     ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[3]     ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_TX_OUT[0](n) ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (0)   ; --     ; --     ; --              ;
; PCIE_TX_OUT[1](n) ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (0)   ; --     ; --     ; --              ;
; PCIE_TX_OUT[2](n) ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (0)   ; --     ; --     ; --              ;
; PCIE_TX_OUT[3](n) ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (0)   ; --     ; --     ; --              ;
; PCIE_REFCLK(n)    ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[0](n)  ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[1](n)  ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[2](n)  ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; PCIE_RX_IN[3](n)  ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
+-------------------+----------+----+------+------+------+---------------+----+------------+-------------+------+------+-------+--------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; OSC_BANK3D_50MHZ                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; PCIE_REFCLK                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; PCIE_RESET_N                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb     ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb     ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb     ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb     ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|arst_r[2]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|arst_r[2]                                                                                                                                                   ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|arst_r[1]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|arst_r[1]                                                                                                                                                   ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|arst_r[0]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|comb~1                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|arst_r[0]                                                                                                                                                   ; 1                 ; 0       ;
;      - PCIE_RESET_N~_wirecell                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; PCIE_RX_IN[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; PCIE_RX_IN[1]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; PCIE_RX_IN[2]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; PCIE_RX_IN[3]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; PCIE_REFCLK(n)                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PCIE_RX_IN[0](n)                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; PCIE_RX_IN[1](n)                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; PCIE_RX_IN[2](n)                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; PCIE_RX_IN[3](n)                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                         ; Location                   ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; PCIE_REFCLK~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                            ; REFCLKDIVIDER_X0_Y25_N33   ; 1339    ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PCIE_RESET_N                                                                                                                                                                                                                                                                                                                 ; PIN_AU33                   ; 16      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Decoder3~2                                                                                                             ; MLABCELL_X23_Y21_N21       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Decoder3~3                                                                                                             ; MLABCELL_X23_Y21_N18       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Decoder3~4                                                                                                             ; MLABCELL_X23_Y21_N12       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Decoder3~5                                                                                                             ; MLABCELL_X23_Y21_N45       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Decoder3~6                                                                                                             ; MLABCELL_X23_Y21_N15       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Decoder3~7                                                                                                             ; MLABCELL_X23_Y21_N42       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Equal0~3                                                                                                               ; MLABCELL_X19_Y19_N42       ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|LessThan0~7                                                                                                            ; MLABCELL_X27_Y21_N6        ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|Selector164~0                                                                                                          ; MLABCELL_X29_Y20_N18       ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|WideOr68~0                                                                                                             ; LABCELL_X26_Y20_N42        ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_state[1]~31                                                                                                       ; LABCELL_X22_Y19_N18        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_state[7]~16                                                                                                       ; LABCELL_X22_Y19_N0         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_udr[1]~0                                                                                                          ; MLABCELL_X21_Y21_N48       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|always2~10                                                                                                             ; MLABCELL_X27_Y21_N15       ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|always2~6                                                                                                              ; MLABCELL_X17_Y21_N51       ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[8]~0                                                                                                           ; LABCELL_X22_Y21_N39        ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel[8]~1                                                                                                           ; LABCELL_X20_Y19_N0         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|clear_up_dnn_hf_toggled                                                                                                ; FF_X28_Y19_N38             ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_delay[3]~0                                                                                                          ; LABCELL_X28_Y19_N51        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_index[1]~0                                                                                                          ; LABCELL_X28_Y19_N3         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_max_toggle_hf[3]~0                                                                                                  ; MLABCELL_X29_Y19_N21       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_max_toggle_lf[5]~0                                                                                                  ; LABCELL_X30_Y19_N18        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_min_toggle_hf[5]~0                                                                                                  ; MLABCELL_X29_Y19_N30       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_min_toggle_lf[1]~0                                                                                                  ; LABCELL_X30_Y19_N24        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state.OC_WAIT                                                                                                       ; FF_X29_Y19_N38             ; 42      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_tmp_radce_reserved_0~0                                                                                              ; LABCELL_X24_Y19_N57        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_tmp_rpcie_eqz~0                                                                                                     ; LABCELL_X24_Y19_N21        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_hf_transition[3]~0                                                                                           ; MLABCELL_X31_Y19_N27       ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_up_dnn_lf_transition[0]~0                                                                                           ; MLABCELL_X27_Y19_N12       ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|offset_cancelled[0]~0                                                                                                  ; LABCELL_X20_Y20_N42        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|offset_cancelled[1]~1                                                                                                  ; MLABCELL_X19_Y19_N24       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|offset_cancelled[2]~2                                                                                                  ; LABCELL_X20_Y22_N33        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|offset_cancelled[3]~3                                                                                                  ; MLABCELL_X27_Y22_N21       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|offset_cancelled[4]~4                                                                                                  ; MLABCELL_X27_Y22_N33       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|offset_cancelled[5]~5                                                                                                  ; MLABCELL_X27_Y22_N24       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|radce_hf_os[4]~5                                                                                                       ; LABCELL_X32_Y19_N21        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|radce_lf_os[4]~5                                                                                                       ; LABCELL_X30_Y20_N18        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|radce_sf_hfbw_tmp~0                                                                                                    ; LABCELL_X26_Y20_N33        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|register_ptr[11]~3                                                                                                     ; MLABCELL_X29_Y20_N48       ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|timeout_max[13]~0                                                                                                      ; MLABCELL_X21_Y21_N54       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15]~0                                                                       ; LABCELL_X18_Y19_N51        ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_addr_offset[4]~0                                                                                                               ; MLABCELL_X19_Y20_N48       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_logical_ch_addr[4]~0                                                                                                           ; MLABCELL_X19_Y20_N36       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_uif:adce_alt_xreconf_uif|uif_writedata[10]~0                                                                                                                ; MLABCELL_X19_Y20_N39       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|always0~0                                                                                                                                                                                      ; MLABCELL_X13_Y23_N51       ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|reg_init[8]~0                                                                                                                                                                                  ; MLABCELL_X13_Y23_N42       ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                            ; MLABCELL_X6_Y19_N27        ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                            ; MLABCELL_X3_Y19_N30        ; 4       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_arb_req[0]                                                                                                                                                ; LABCELL_X4_Y20_N51         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_arb_req[1]                                                                                                                                                ; LABCELL_X2_Y20_N54         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_arb_req[2]                                                                                                                                                ; LABCELL_X2_Y19_N9          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_arb_req[3]                                                                                                                                                ; LABCELL_X2_Y21_N57         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_arb_req[4]                                                                                                                                                ; LABCELL_X2_Y20_N0          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|pif_arb_req[5]                                                                                                                                                ; LABCELL_X2_Y20_N15         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                          ; MLABCELL_X11_Y21_N54       ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|always6~1                                                                                                                          ; MLABCELL_X11_Y21_N45       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17]~0                                                                                                      ; MLABCELL_X8_Y20_N48        ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reco_addr[10]~1                                                                                                                    ; LABCELL_X12_Y21_N12        ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_addr[11]~0                                                                                                                     ; LABCELL_X12_Y21_N9         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_lch[0]~1                                                                                                                       ; MLABCELL_X8_Y21_N36        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_rwdata[28]~3                                                                                                                   ; LABCELL_X9_Y21_N6          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_rwdata[28]~5                                                                                                                   ; LABCELL_X9_Y21_N36         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_write_incr~2                                                                                                                   ; LABCELL_X12_Y21_N3         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_cal_seq:cal_seq|WideOr0~0                                                                                                                                                                                                            ; MLABCELL_X17_Y21_N15       ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_cal_seq:cal_seq|reconfig_busy_fe                                                                                                                                                                                                     ; MLABCELL_X17_Y21_N33       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 ; MLABCELL_X13_Y19_N18       ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                     ; MLABCELL_X13_Y19_N48       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[1]~2                                        ; LABCELL_X9_Y18_N42         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reconfig_mem_mem_agent|m0_write                                                  ; LABCELL_X14_Y19_N3         ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[4]                                                                                                              ; FF_X12_Y16_N14             ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_alu_result~1                                                                                                       ; LABCELL_X16_Y17_N45        ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_new_inst                                                                                                           ; FF_X14_Y17_N8              ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_src1[0]~0                                                                                                          ; LABCELL_X12_Y15_N18        ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_valid                                                                                                              ; FF_X14_Y17_N2              ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|Equal0~0                                                                                                             ; MLABCELL_X15_Y20_N15       ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc_sel_nxt.10~0                                                                                                    ; MLABCELL_X13_Y14_N24       ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_pc_sel_nxt.10~1                                                                                                    ; LABCELL_X12_Y15_N45        ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|F_valid~1                                                                                                            ; MLABCELL_X13_Y18_N57       ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_src2_hi~1                                                                                                          ; LABCELL_X14_Y16_N36        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_src2_lo~0                                                                                                          ; LABCELL_X14_Y16_N51        ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_src2_use_imm                                                                                                       ; FF_X14_Y16_N32             ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_alu_result[6]                                                                                                      ; FF_X14_Y15_N41             ; 41      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_ienable_reg_nxt~0                                                                                                  ; MLABCELL_X13_Y14_N27       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_rf_wren                                                                                                            ; LABCELL_X14_Y16_N21        ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|W_valid                                                                                                              ; FF_X14_Y17_N32             ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|av_ld_aligning_data                                                                                                  ; FF_X11_Y17_N26             ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|av_ld_byte0_data[0]~0                                                                                                ; MLABCELL_X11_Y17_N21       ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|av_ld_byte1_data_en~0                                                                                                ; MLABCELL_X11_Y17_N45       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|av_ld_rshift8~0                                                                                                      ; MLABCELL_X11_Y17_N36       ; 17      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                   ; FF_X13_Y20_N28             ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                    ; FF_X13_Y20_N14             ; 402     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|ctrl_local_write~1                                                                                                                                                                                                    ; LABCELL_X12_Y19_N27        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|mgmt_ram_offset[9]~1                                                                                                                                                                                                  ; MLABCELL_X8_Y19_N12        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|mgmt_ram_write~0                                                                                                                                                                                                      ; MLABCELL_X17_Y21_N45       ; 3       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|r_busy[6]                                                                                                                                                                                                             ; FF_X12_Y19_N50             ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                    ; FF_X12_Y21_N8              ; 217     ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|ifsel_notdone_resync                                                                                                                                                                                                                                   ; FF_X13_Y23_N59             ; 508     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|wbasic_address[6][1]                                                                                                                                                                                                                                   ; MLABCELL_X11_Y20_N51       ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|always3~1                                                                                                                                                                                                                                         ; LABCELL_X12_Y23_N42        ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_cnt[10]~0                                                                                                                                                                                                                      ; LABCELL_X12_Y23_N0         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|reconfig_mgmt_writedata[3]~3                                                                                                                                                                                                                      ; LABCELL_X18_Y20_N18        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|Equal4~1                                                                                                                                          ; LABCELL_X2_Y26_N18         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|any_rstn_rr                                                                                                                                       ; FF_X1_Y26_N56              ; 51      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|arst_r[2]                                                                                                                                         ; FF_X7_Y18_N38              ; 152     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|exits_r                                                                                                                                           ; FF_X6_Y17_N38              ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|g_exit_detectquiet.cnt_dect_quiet_low[1]~0                                                                                                        ; LABCELL_X7_Y17_N21         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|pll_locked_cnt[0]~0                                                                                                                               ; MLABCELL_X19_Y24_N12       ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|pll_locked_r[2]                                                                                                                                   ; FF_X19_Y24_N2              ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rsnt_cntn[0]~0                                                                                                                                    ; MLABCELL_X1_Y26_N42        ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[2]~0                                                                                                                                ; MLABCELL_X6_Y15_N9         ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|rx_sd_idl_cnt[2]~1                                                                                                                                ; MLABCELL_X6_Y14_N24        ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|ws_tmr_eq_0~4                                                                                                                                     ; MLABCELL_X17_Y24_N18       ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|arst_r[2]                                                                                                                                                                                      ; FF_X7_Y24_N11              ; 76      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|comb~1                                                                                                                                                                                         ; MLABCELL_X1_Y34_N27        ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip                                                                                                                                                                                 ; HSSIGEN3PCIEHIP_X0_Y21_N79 ; 10270   ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g2g3_hold_ltssm.wait_count[17]~0                                                                                                                                                               ; LABCELL_X7_Y24_N39         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g2g3_hold_ltssm.wait_count[17]~1                                                                                                                                                               ; MLABCELL_X8_Y24_N57        ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g_txpma_serdes_rxpcs_rst_g3.g3_rxdigitalrst_cnt[0]~0                                                                                                                                           ; LABCELL_X7_Y23_N6          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always2~0      ; LABCELL_X2_Y24_N45         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always7~0      ; MLABCELL_X3_Y25_N18        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always9~0      ; MLABCELL_X1_Y22_N48        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|always2~0      ; MLABCELL_X6_Y22_N15        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|always7~0      ; MLABCELL_X1_Y22_N42        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|always9~0      ; MLABCELL_X1_Y22_N57        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|always2~0      ; MLABCELL_X3_Y23_N57        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|always7~0      ; MLABCELL_X6_Y25_N3         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|always9~0      ; MLABCELL_X6_Y23_N54        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|always2~0      ; LABCELL_X4_Y25_N6          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|always7~0      ; MLABCELL_X3_Y25_N24        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|always9~2      ; MLABCELL_X6_Y23_N42        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount[22]~1                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y37_N48        ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rData[35]~0                                                                                                                                                                                                                                                                       ; MLABCELL_X36_Y37_N21       ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rLen[31]~0                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y37_N24       ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rState.00                                                                                                                                                                                                                                                                         ; FF_X36_Y37_N56             ; 41      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rState.11                                                                                                                                                                                                                                                                         ; FF_X36_Y37_N8              ; 135     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst|rDataShift[0][0]                                                                                                                                               ; FF_X1_Y44_N44              ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|rRST                                                                                                                                                                                      ; FF_X3_Y42_N2               ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register|rData[21]~0                                                                                                                                                ; MLABCELL_X3_Y42_N36        ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst|rDataShift[0][0]                                                                                                                                               ; FF_X1_Y44_N47              ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                            ; MLABCELL_X6_Y32_N6         ; 132     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][5]                                                                                                                                                              ; FF_X3_Y34_N41              ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter|rCtrValue[3]~3                                                                                                                                                                  ; MLABCELL_X13_Y35_N24       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg|rDataShift[6][0]                                                                                                                                                                                       ; FF_X13_Y35_N50             ; 506     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                          ; LABCELL_X9_Y32_N24         ; 134     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|TXR_TLP_READY                                                                                                                                                                  ; LABCELL_X9_Y32_N42         ; 133     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[9]~0                                                                                      ; MLABCELL_X6_Y36_N54        ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                           ; MLABCELL_X11_Y36_N3        ; 69      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; MLABCELL_X8_Y33_N45        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; LABCELL_X7_Y32_N3          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; MLABCELL_X8_Y31_N42        ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; MLABCELL_X6_Y30_N36        ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                         ; MLABCELL_X11_Y36_N54       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                  ; LABCELL_X9_Y32_N21         ; 147     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][124]~2                                                ; LABCELL_X4_Y35_N12         ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][13]~0                                                 ; MLABCELL_X6_Y33_N45        ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][37]~1                                                 ; MLABCELL_X3_Y32_N54        ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                             ; LABCELL_X12_Y36_N24        ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0                                                          ; LABCELL_X9_Y36_N54         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|wPktCtrReset                                                                                                            ; MLABCELL_X6_Y36_N57        ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr[6]~0                                                     ; MLABCELL_X11_Y33_N48       ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtrPlus1[8]~0                                                ; MLABCELL_X15_Y33_N54       ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wRdEn~1                                                         ; MLABCELL_X11_Y33_N30       ; 5       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wWrEn                                                           ; LABCELL_X12_Y33_N45        ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtrPlus1[8]~0                                                ; LABCELL_X9_Y30_N3          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wRdEn~1                                                         ; LABCELL_X9_Y30_N24         ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtrPlus1[7]~0                                                ; LABCELL_X7_Y31_N27         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wRdEn~1                                                         ; MLABCELL_X8_Y31_N21        ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr[7]~0                                                     ; MLABCELL_X6_Y29_N36        ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wRdEn~1                                                         ; MLABCELL_X6_Y29_N30        ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X8_Y33_N12        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY          ; LABCELL_X12_Y33_N39        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X8_Y31_N51        ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X8_Y31_N39        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X8_Y29_N21        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|WR_DATA_READY                             ; LABCELL_X12_Y33_N51        ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[3]~0                                                                                                                ; LABCELL_X9_Y35_N39         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr[0]~0                                                                                                                ; LABCELL_X9_Y35_N51         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEn~1                                                                                                                    ; LABCELL_X9_Y36_N18         ; 2       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wWrEn                                                                                                                      ; LABCELL_X9_Y37_N12         ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                     ; LABCELL_X9_Y37_N3          ; 54      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                     ; LABCELL_X9_Y37_N15         ; 51      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[6]~0                                                                                      ; MLABCELL_X13_Y29_N51       ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                           ; MLABCELL_X13_Y29_N0        ; 135     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; MLABCELL_X11_Y28_N42       ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; MLABCELL_X11_Y27_N0        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; MLABCELL_X11_Y28_N24       ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; LABCELL_X12_Y26_N30        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                         ; LABCELL_X12_Y29_N39        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                  ; LABCELL_X12_Y29_N18        ; 148     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][14]~0                                                 ; LABCELL_X12_Y28_N15        ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~1                                                           ; LABCELL_X14_Y29_N0         ; 109     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0                                                          ; LABCELL_X12_Y29_N45        ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|wPktCtrReset                                                                                                            ; MLABCELL_X13_Y29_N24       ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtrPlus1[5]~0                                                ; LABCELL_X12_Y24_N6         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtrPlus1[6]~0                                                ; LABCELL_X12_Y24_N18        ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wRdEn~1                                                         ; MLABCELL_X11_Y24_N3        ; 5       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wWrEn                                                           ; MLABCELL_X19_Y25_N36       ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtrPlus1[1]~0                                                ; LABCELL_X7_Y27_N27         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[9]~0                                                ; LABCELL_X7_Y27_N48         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wRdEn~1                                                         ; MLABCELL_X8_Y27_N36        ; 5       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wWrEn                                                           ; MLABCELL_X13_Y25_N45       ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr[1]~0                                                     ; MLABCELL_X15_Y28_N51       ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr[0]~0                                                     ; LABCELL_X16_Y28_N24        ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wRdEn~1                                                         ; MLABCELL_X15_Y28_N36       ; 5       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wWrEn                                                           ; MLABCELL_X19_Y25_N54       ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtrPlus1[7]~0                                                ; LABCELL_X16_Y26_N18        ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtrPlus1[5]~0                                                ; MLABCELL_X15_Y26_N30       ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wRdEn~1                                                         ; LABCELL_X12_Y26_N57        ; 5       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wWrEn                                                           ; MLABCELL_X15_Y26_N54       ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X11_Y28_N3        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY          ; MLABCELL_X19_Y25_N51       ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X11_Y27_N18       ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY          ; LABCELL_X20_Y25_N18        ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; MLABCELL_X11_Y28_N21       ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY          ; MLABCELL_X19_Y25_N57       ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY           ; LABCELL_X12_Y26_N15        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY          ; MLABCELL_X19_Y26_N18       ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|WR_DATA_READY                             ; MLABCELL_X19_Y25_N48       ; 134     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]~0                                                                                                           ; MLABCELL_X11_Y29_N27       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[3]~0                                                                                                           ; MLABCELL_X11_Y29_N45       ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEn~1                                                                                                                    ; MLABCELL_X11_Y29_N54       ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wWrEn                                                                                                                      ; LABCELL_X14_Y32_N21        ; 9       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                     ; LABCELL_X14_Y32_N24        ; 112     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|Equal0~6                                                                                                                                         ; MLABCELL_X17_Y31_N54       ; 71      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                     ; LABCELL_X14_Y32_N51        ; 105     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirClr                                                                                                                                          ; LABCELL_X35_Y41_N45        ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirSet                                                                                                                                          ; LABCELL_X35_Y41_N27        ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|comb~0                                                                                                                                                                  ; MLABCELL_X34_Y42_N24       ; 8       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty                                                                                                                                          ; FF_X34_Y42_N44             ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rFull                                                                                                                                             ; FF_X35_Y42_N53             ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCache[0]~0                                                                                                                                                                             ; MLABCELL_X31_Y41_N48       ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rData[80]~0                                                                                                                                                                             ; LABCELL_X32_Y41_N18        ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rFifoDataValid                                                                                                                                                                          ; FF_X31_Y41_N53             ; 131     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~0                                                                                                                                                                                                           ; MLABCELL_X25_Y38_N9        ; 57      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~1                                                                                                                                                                                                           ; MLABCELL_X25_Y44_N21       ; 58      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~5                                                                                                                                                                                                           ; MLABCELL_X31_Y41_N42       ; 95      ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst                                                                                                                                                                                                             ; FF_X25_Y38_N32             ; 729     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|_rConsumedStable~0                                                                                                                                                                     ; LABCELL_X37_Y44_N51        ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF|Q                                                                                                                               ; FF_X37_Y44_N2              ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF|Q                                                                                                                                   ; FF_X36_Y37_N5              ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rPreLen~0                                                                                                                                                                                 ; LABCELL_X28_Y47_N33        ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rReadWords~0                                                                                                                                                                              ; LABCELL_X30_Y39_N30        ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rDoneLen[0]~0                                                                                                                                                                              ; MLABCELL_X29_Y40_N12       ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLargeBuf                                                                                                                                                                                  ; FF_X30_Y43_N56             ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[0]                                                                                                                                                                              ; FF_X28_Y40_N47             ; 89      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]                                                                                                                                                                                ; FF_X30_Y40_N59             ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[1]                                                                                                                                                                                ; FF_X31_Y40_N8              ; 81      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[3]~12                                                                                                                                                                             ; MLABCELL_X27_Y40_N21       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[6]                                                                                                                                                                                ; FF_X27_Y40_N14             ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnLenValid                                                                                                                                                                               ; FF_X29_Y39_N56             ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rAddr[9]~1                                                                                                                                                                    ; LABCELL_X24_Y40_N21        ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rAddr[63]~0                                                                                                                                                                      ; LABCELL_X28_Y40_N12        ; 95      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAckCount[10]~0                                                                                                                                                                        ; MLABCELL_X25_Y39_N0        ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddrHiValid                                                                                                                                                                           ; FF_X22_Y36_N35             ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddrLoValid                                                                                                                                                                           ; FF_X24_Y36_N50             ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rPageSpill                                                                                                                                                                             ; FF_X17_Y38_N8              ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAckCount[1]~0                                                                                                                                                                         ; LABCELL_X18_Y40_N39        ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAddrHiValid                                                                                                                                                                           ; FF_X25_Y36_N38             ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAddrLoValid                                                                                                                                                                           ; FF_X22_Y38_N47             ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rPageSpill                                                                                                                                                                             ; FF_X20_Y40_N14             ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rState[7]~14                                                                                                                                                                           ; MLABCELL_X27_Y38_N54       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|comb~0                                                                                                                                                                                        ; LABCELL_X22_Y44_N54        ; 7       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rRdPtrPlus1[1]~0                                                                                                                                                                              ; MLABCELL_X25_Y44_N42       ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rWrPtrPlus1[9]~0                                                                                                                                                                              ; MLABCELL_X27_Y44_N45       ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|comb~0                                                                                                                                                                                        ; LABCELL_X20_Y42_N57        ; 7       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rRdPtrPlus1[5]~0                                                                                                                                                                              ; MLABCELL_X25_Y38_N6        ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rWrPtr[6]~0                                                                                                                                                                                   ; LABCELL_X20_Y42_N27        ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|comb~0                                                                                                                                                                                                           ; LABCELL_X30_Y30_N42        ; 75      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|rRst                                                                                                                                                                                                             ; FF_X30_Y30_N59             ; 104     ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rAddr[63]~0                                                                                                                                                                      ; MLABCELL_X25_Y38_N54       ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~0                                                                                                                                                                             ; MLABCELL_X34_Y28_N39       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~1                                                                                                                                                                             ; MLABCELL_X34_Y28_N9        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~2                                                                                                                                                                             ; MLABCELL_X34_Y28_N3        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~3                                                                                                                                                                             ; MLABCELL_X34_Y28_N6        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rRdPtr[1]~1                                                                                                                                                                            ; MLABCELL_X34_Y28_N54       ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|comb~0                                                                                                                                                                  ; MLABCELL_X34_Y30_N12       ; 6       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[7]~0                                                                                                                                                        ; MLABCELL_X34_Y27_N9        ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtr[2]~0                                                                                                                                                             ; MLABCELL_X34_Y30_N18       ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirClr                                                                                                                                     ; MLABCELL_X36_Y29_N3        ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirSet                                                                                                                                     ; MLABCELL_X36_Y29_N21       ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|comb~0                                                                                                                                                             ; LABCELL_X37_Y34_N42        ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rFifoData[58]~0                                                                                                                                                                    ; LABCELL_X37_Y34_N48        ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState.10~0                                                                                                                                                                        ; LABCELL_X37_Y34_N0         ; 128     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState.11~0                                                                                                                                                                        ; LABCELL_X37_Y34_N3         ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|_rEvent                                                                                                                                                                              ; LABCELL_X32_Y30_N45        ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|Decoder0~2                                                                                                                                                                                 ; MLABCELL_X29_Y30_N12       ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rLen~0                                                                                                                                                                                    ; LABCELL_X26_Y30_N36        ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rPreLen~0                                                                                                                                                                                 ; MLABCELL_X23_Y34_N39       ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount[4]~0                                                                                                                                                                             ; LABCELL_X37_Y31_N39        ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rDoneLen[13]~0                                                                                                                                                                             ; LABCELL_X30_Y30_N24        ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLargeBuf                                                                                                                                                                                  ; FF_X23_Y31_N2              ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[0]                                                                                                                                                                              ; FF_X29_Y30_N50             ; 46      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[1]                                                                                                                                                                              ; FF_X29_Y30_N29             ; 109     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[1]~20                                                                                                                                                                           ; LABCELL_X28_Y30_N9         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[6]                                                                                                                                                                              ; FF_X29_Y30_N8              ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rReqLen[7]~0                                                                                                                                                                               ; MLABCELL_X29_Y34_N57       ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[1]                                                                                                                                                                                ; FF_X27_Y34_N14             ; 81      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[6]                                                                                                                                                                                ; FF_X30_Y34_N5              ; 64      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                                                     ; LABCELL_X12_Y33_N12        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                                                     ; LABCELL_X9_Y37_N0          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplH[5]~0                                                                                                                                                                                                                                              ; MLABCELL_X3_Y41_N6         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                            ; LABCELL_X12_Y33_N42        ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][98]~2                                                                                                                                                                                           ; MLABCELL_X19_Y29_N33       ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|comb~0                                                                                                                                                                                                                                                   ; LABCELL_X12_Y39_N30        ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|comb~1                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y43_N39        ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[1]~1                                                                                                                                                                                                                                                ; MLABCELL_X11_Y39_N9        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUse[0]~0                                                                                                                                                                                                                                                ; LABCELL_X12_Y39_N27        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUse[29]~1                                                                                                                                                                                                                                               ; LABCELL_X12_Y39_N39        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[4]                                                                                                                                                                                                             ; FF_X6_Y43_N28              ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[5]                                                                                                                                                                                                             ; FF_X1_Y43_N52              ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[6]                                                                                                                                                                                                             ; FF_X4_Y43_N4               ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[7]                                                                                                                                                                                                             ; FF_X6_Y43_N16              ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[24]                                                                                                                                                                                                                  ; FF_X8_Y43_N11              ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos                                                                                                                                                                                                               ; FF_X3_Y43_N47              ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidCount[29]~1                                                                                                                                                                                                         ; LABCELL_X7_Y38_N36         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidCount[5]~0                                                                                                                                                                                                          ; MLABCELL_X6_Y41_N45        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidPos[1]~0                                                                                                                                                                                                            ; LABCELL_X9_Y38_N0          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidPos[21]~1                                                                                                                                                                                                           ; MLABCELL_X8_Y38_N21        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValid[2]                                                                                                                                                                                                                 ; FF_X9_Y42_N34              ; 19      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValid[4]                                                                                                                                                                                                                 ; FF_X8_Y43_N23              ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[14]~1                                                                                                                                                                                                            ; LABCELL_X12_Y43_N18        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[24]~2                                                                                                                                                                                                            ; LABCELL_X12_Y43_N27        ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[24]~3                                                                                                                                                                                                            ; MLABCELL_X11_Y43_N33       ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[4]~2                                                                                                                                                                                                          ; LABCELL_X12_Y43_N57        ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rShift[2]~1                                                                                                                                                                                                             ; MLABCELL_X13_Y41_N30       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTagCurr[1]~0                                                                                                                                                                                                           ; MLABCELL_X13_Y41_N3        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[0]~0                                                                                                                                                                                                               ; LABCELL_X12_Y44_N57        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rWords[1]~0                                                                                                                                                                                                             ; MLABCELL_X11_Y41_N3        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rWords[7]~1                                                                                                                                                                                                             ; MLABCELL_X11_Y41_N0        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter|rCtrValue[2]~2                                                                                                                                                                                                               ; MLABCELL_X13_Y35_N51       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                                                                                                                                                                                                           ; FF_X13_Y35_N29             ; 645     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtrPlus1[2]~0                                                                                                                                                                                                                       ; MLABCELL_X34_Y33_N45       ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtrPlus1[4]~0                                                                                                                                                                                                                       ; LABCELL_X35_Y33_N9         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|wRdEn~0                                                                                                                                                                                                                                ; LABCELL_X35_Y33_N12        ; 5       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|wWrEn                                                                                                                                                                                                                                  ; LABCELL_X35_Y33_N27        ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|Decoder4~0                                                                                                                                                                                                            ; LABCELL_X20_Y34_N27        ; 83      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|_rMainState~0                                                                                                                                                                                                         ; LABCELL_X20_Y33_N15        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rIsWr                                                                                                                                                                                                                 ; FF_X20_Y34_N14             ; 80      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rMainState                                                                                                                                                                                                            ; FF_X20_Y33_N8              ; 94      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnlNext[0]~1                                                                                                                                                                            ; LABCELL_X24_Y34_N6         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnl[1]~1                                                                                                                                                                                ; LABCELL_X28_Y34_N36        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnlNext[3]~1                                                                                                                                                                            ; MLABCELL_X21_Y30_N12       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnl[2]~1                                                                                                                                                                                ; LABCELL_X20_Y34_N51        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|translation_altera:trans|Equal0~0                                                                                                                                                                                                                                                                    ; MLABCELL_X1_Y19_N15        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|translation_altera:trans|Equal1~0                                                                                                                                                                                                                                                                    ; MLABCELL_X1_Y19_N54        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|translation_altera:trans|Equal2~0                                                                                                                                                                                                                                                                    ; MLABCELL_X1_Y19_N21        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|translation_altera:trans|Equal3~0                                                                                                                                                                                                                                                                    ; MLABCELL_X1_Y19_N24        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de5:riffa|translation_altera:trans|Equal4~0                                                                                                                                                                                                                                                                    ; MLABCELL_X1_Y19_N57        ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                         ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; PCIE_REFCLK~input~FITTER_INSERTED                                                                                                            ; REFCLKDIVIDER_X0_Y25_N33   ; 1339    ; Global Clock         ; GCLK2            ; --                        ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip ; HSSIGEN3PCIEHIP_X0_Y21_N79 ; 10270   ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst                       ; 729     ;
; ~GND                                                                                                                                   ; 692     ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                     ; 645     ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|ifsel_notdone_resync                                             ; 508     ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg|rDataShift[6][0] ; 506     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF                                             ; Location                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_8v62:auto_generated|ALTSYNCRAM                                                                                                 ; M20K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; db/reconfig_map_0.mif                           ; M20K_X5_Y19_N0, M20K_X10_Y21_N0                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif ; LAB_X17_Y17_N0, LAB_X19_Y17_N0                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif ; LAB_X15_Y17_N0, LAB_X19_Y16_N0                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst|altsyncram:altsyncram_component|altsyncram_ru53:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO       ; True Dual Port   ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; alt_xcvr_reconfig_cpu_ram.hex                   ; M20K_X10_Y18_N0, M20K_X10_Y19_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|altshift_taps:rDataShift_rtl_0|shift_taps_nc31:auto_generated|altsyncram_f9e1:altsyncram4|ALTSYNCRAM                                                                                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 54           ; 3            ; 54           ; yes                    ; no                      ; no                     ; yes                     ; 162    ; 3                           ; 54                          ; 3                           ; 54                          ; 162                 ; 0           ; 3     ; None                                            ; LAB_X1_Y49_N0, LAB_X1_Y47_N0, LAB_X1_Y50_N0                                                                           ;                      ;                 ;                 ;          ;                        ;                                             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X10_Y33_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X10_Y32_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X5_Y31_N0                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X5_Y30_N0                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qdu1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 62           ; 16           ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 992    ; 16                          ; 62                          ; 16                          ; 62                          ; 992                 ; 2           ; 0     ; None                                            ; M20K_X10_Y36_N0, M20K_X5_Y36_N0                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X10_Y24_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X10_Y27_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X10_Y25_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_2hu1:auto_generated|ALTSYNCRAM                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 1           ; 0     ; None                                            ; M20K_X10_Y26_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_mgu1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 123          ; 16           ; 123          ; yes                    ; no                      ; yes                    ; yes                     ; 1968   ; 16                          ; 123                         ; 16                          ; 123                         ; 1968                ; 4           ; 0     ; None                                            ; M20K_X10_Y30_N0, M20K_X10_Y29_N0, M20K_X10_Y28_N0, M20K_X10_Y31_N0                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_usr1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 7           ; 0     ; None                                            ; M20K_X33_Y42_N0, M20K_X33_Y40_N0, M20K_X33_Y39_N0, M20K_X38_Y38_N0, M20K_X33_Y38_N0, M20K_X33_Y41_N0, M20K_X33_Y43_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 94           ; 1024         ; 94           ; yes                    ; no                      ; yes                    ; yes                     ; 96256  ; 1024                        ; 94                          ; 1024                        ; 94                          ; 96256               ; 5           ; 0     ; None                                            ; M20K_X33_Y46_N0, M20K_X33_Y45_N0, M20K_X10_Y43_N0, M20K_X33_Y44_N0, M20K_X10_Y44_N0                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_2qr1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 94           ; 1024         ; 94           ; yes                    ; no                      ; yes                    ; yes                     ; 96256  ; 1024                        ; 94                          ; 1024                        ; 94                          ; 96256               ; 5           ; 0     ; None                                            ; M20K_X10_Y35_N0, M20K_X10_Y38_N0, M20K_X10_Y37_N0, M20K_X10_Y40_N0, M20K_X10_Y39_N0                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_gnr1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 128          ; 512          ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 65536  ; 512                         ; 128                         ; 512                         ; 128                         ; 65536               ; 4           ; 0     ; None                                            ; M20K_X33_Y27_N0, M20K_X33_Y29_N0, M20K_X33_Y28_N0, M20K_X33_Y26_N0                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_6hr1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 129          ; 8            ; 129          ; yes                    ; no                      ; yes                    ; no                      ; 1032   ; 8                           ; 129                         ; 8                           ; 129                         ; 1032                ; 4           ; 0     ; None                                            ; M20K_X33_Y30_N0, M20K_X33_Y31_N0, M20K_X33_Y32_N0, M20K_X38_Y30_N0                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_odr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 6            ; 32           ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 192    ; 32                          ; 6                           ; 32                          ; 6                           ; 192                 ; 1           ; 0     ; None                                            ; M20K_X10_Y42_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_igr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 12           ; 32           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 384    ; 32                          ; 12                          ; 32                          ; 12                          ; 384                 ; 1           ; 0     ; None                                            ; M20K_X10_Y41_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None                                            ; M20K_X10_Y45_N0, M20K_X10_Y46_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None                                            ; M20K_X10_Y49_N0, M20K_X5_Y46_N0                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None                                            ; M20K_X10_Y47_N0, M20K_X5_Y44_N0                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_ipr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None                                            ; M20K_X10_Y48_N0, M20K_X5_Y45_N0                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rData_rtl_0|shift_taps_be31:auto_generated|altsyncram_pce1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 5            ; 128          ; 5            ; 128          ; yes                    ; no                      ; no                     ; yes                     ; 640    ; 5                           ; 128                         ; 5                           ; 128                         ; 640                 ; 0           ; 7     ; None                                            ; LAB_X8_Y46_N0, LAB_X3_Y48_N0, LAB_X6_Y46_N0, LAB_X8_Y48_N0, LAB_X6_Y45_N0, LAB_X8_Y47_N0, LAB_X8_Y45_N0               ;                      ;                 ;                 ;          ;                        ;                                             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_sdr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1           ; 0     ; None                                            ; M20K_X5_Y39_N0                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_ggr1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 20           ; 32           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 640    ; 32                          ; 20                          ; 32                          ; 20                          ; 640                 ; 1           ; 0     ; None                                            ; M20K_X5_Y43_N0                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_aau1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1           ; 0     ; None                                            ; M20K_X33_Y33_N0                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 23,184 / 1,596,384 ( 1 % )  ;
; C14 interconnects            ; 90 / 58,984 ( < 1 % )       ;
; C4 interconnects             ; 10,410 / 986,112 ( 1 % )    ;
; DQS bus muxes                ; 0 / 140 ( 0 % )             ;
; DQS-18 I/O buses             ; 0 / 32 ( 0 % )              ;
; DQS-36 I/O buses             ; 0 / 12 ( 0 % )              ;
; DQS-4 I/O buses              ; 0 / 140 ( 0 % )             ;
; DQS-9 I/O buses              ; 0 / 70 ( 0 % )              ;
; Direct links                 ; 3,314 / 1,596,384 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )             ;
; Horizontal periphery clocks  ; 0 / 528 ( 0 % )             ;
; Local interconnects          ; 4,201 / 469,600 ( < 1 % )   ;
; NDQS bus muxes               ; 0 / 140 ( 0 % )             ;
; NDQS-18 I/O buses            ; 0 / 32 ( 0 % )              ;
; NDQS-36 I/O buses            ; 0 / 12 ( 0 % )              ;
; NDQS-4 I/O buses             ; 0 / 140 ( 0 % )             ;
; NDQS-9 I/O buses             ; 0 / 70 ( 0 % )              ;
; Quadrant clocks              ; 0 / 92 ( 0 % )              ;
; R24 interconnects            ; 92 / 59,904 ( < 1 % )       ;
; R24/C14 interconnect drivers ; 121 / 106,364 ( < 1 % )     ;
; R3 interconnects             ; 8,349 / 974,124 ( < 1 % )   ;
; R6 interconnects             ; 10,622 / 1,047,672 ( 1 % )  ;
; Spine clocks                 ; 5 / 528 ( < 1 % )           ;
; Vertical periphery clocks    ; 0 / 864 ( 0 % )             ;
; Wire stub REs                ; 0 / 612 ( 0 % )             ;
+------------------------------+-----------------------------+


+----------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                              ;
+--------------------------------------------------------+-----------------+-------+
; Resource                                               ; Usage           ; %     ;
+--------------------------------------------------------+-----------------+-------+
;                                                        ;                 ;       ;
; Programmable power technology high-speed tiles         ; 119 / 14,556    ; < 1 % ;
; Programmable power technology low-power tiles          ; 14,437 / 14,556 ; 99 %  ;
;     -- low-power tiles that are used by the design     ; 540 / 14,437    ; 4 %   ;
;     -- unused tiles (low-power)                        ; 13,897 / 14,437 ; 96 %  ;
;                                                        ;                 ;       ;
; Programmable power technology high-speed LAB tiles     ; 63 / 11,736     ; < 1 % ;
; Programmable power technology low-power LAB tiles      ; 11,673 / 11,736 ; 99 %  ;
;     -- low-power LAB tiles that are used by the design ; 540 / 11,673    ; 5 %   ;
;     -- unused LAB tiles (low-power)                    ; 11,133 / 11,673 ; 95 %  ;
;                                                        ;                 ;       ;
+--------------------------------------------------------+-----------------+-------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No PCI I/O assignments found.                                            ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No PCI I/O assignments found.                                            ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 28        ; 28        ; 0            ; 0            ; 28        ; 28        ; 0            ; 0            ; 0            ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 24           ; 0            ; 28        ; 28        ; 26           ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 28           ; 0         ; 0         ; 28           ; 28           ; 0         ; 0         ; 28           ; 28           ; 28           ; 28           ; 28           ; 4            ; 28           ; 28           ; 28           ; 28           ; 28           ; 4            ; 28           ; 28           ; 28           ; 28           ; 4            ; 28           ; 0         ; 0         ; 2            ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; PCIE_TX_OUT[0]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[3]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; OSC_BANK3D_50MHZ   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_REFCLK        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RESET_N       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_RX_IN[0]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[1]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[2]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[3]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[0](n)  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[1](n)  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[2](n)  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[3](n)  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_REFCLK(n)     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[0](n)   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[1](n)   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[2](n)   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[3](n)   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; As input tri-stated         ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                 ; Destination Clock(s)                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------+
; pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout ; pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout ; 952.0             ;
; PCIE_REFCLK                                                                                     ; PCIE_REFCLK                                                                                     ; 121.2             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|up_dnn_hf_rose                                                                                                       ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|up_dnn_hf_toggled                                                                                                    ; 0.689             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|up_dnn_lf_rose                                                                                                       ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|up_dnn_lf_toggled                                                                                                    ; 0.687             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][25]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.606             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][29]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.590             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|reg_grant_last[6]                                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.588             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|reg_grant_last[0]                                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.587             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[0]                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.584             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[6]                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.576             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][19]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.576             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.554             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.550             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.549             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][37]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.544             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.543             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][90]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.541             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ                                                                  ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0]                                                                     ; 0.541             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][42]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.539             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][18]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.538             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.538             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][72]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.528             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][52]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.526             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.517             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][24]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.513             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][54]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.504             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|i_read                                                                                                             ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                        ; 0.501             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][15]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.499             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][17]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.493             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][110]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.492             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][66]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.482             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                             ; 0.471             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator|read_accepted                 ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                        ; 0.471             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][108]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.465             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][106]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.459             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][100]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.456             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][20]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.455             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][26]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.452             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                             ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                             ; 0.436             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][6]                                                                                                                                                            ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.422             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][13]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.418             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0]                                                                     ; 0.413             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[0]                                                                                                       ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0]                                                                     ; 0.413             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.0000                                                                            ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0]                                                                     ; 0.413             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[2]                                                                                                       ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0]                                                                     ; 0.413             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[1]                                                                                                       ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0]                                                                     ; 0.413             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent|hold_waitrequest                        ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                        ; 0.409             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][76]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.408             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][105]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.405             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][95]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.402             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][104]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.401             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][91]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.381             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|d_read                                                                                                             ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_valid                                                                                                            ; 0.377             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][28]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.364             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reconfig_mem_mem_translator|waitrequest_reset_override                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                        ; 0.362             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][21]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.359             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][82]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.358             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_new_inst                                                                                                         ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|E_valid                                                                                                            ; 0.357             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][53]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.357             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[1]                                        ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                        ; 0.351             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|reg_grant_last[1]                                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.344             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.344             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_arbiter:arbiter|grant[5]                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.344             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|reg_grant_last[5]                                                                                                                                                                                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|reg_plock                                                                                                                        ; 0.344             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][33]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.340             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][51]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.325             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:reconfig_cpu_data_master_translator|read_accepted                        ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo|mem_used[0]                                        ; 0.323             ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_rr[2]                                                                                                                                                                                                                     ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_ctlr.CTLR_ON                                                                                                                                                                                                              ; 0.319             ;
; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_rr[1]                                                                                                                                                                                                                     ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_ctlr.CTLR_ON                                                                                                                                                                                                              ; 0.318             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][8]                                                                                                                                                            ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.318             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.317             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][107]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.315             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][59]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.315             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.315             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][60]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.312             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 0.304             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 0.303             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.301             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[20]                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_wr_dst_reg                                                                                                       ; 0.300             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][125]                                                                                                                                                          ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.300             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX                                                                    ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                             ; 0.299             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][16]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.293             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rd_start                                                                                                             ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|changes_state.CHANGES_MODIFY                                                                                         ; 0.292             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]                                                                                                                                  ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]                                                                                                                                ; 0.292             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]                                                                                                                                    ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]                                                                                                                                  ; 0.288             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.282             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.281             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][93]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.277             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMaskedEn[1]                                                                                                                                                                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedData[62]                                                                                                                                                                 ; 0.274             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|D_iw[12]                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|R_ctrl_retaddr                                                                                                     ; 0.274             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][77]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.273             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][30]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.268             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][84]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.267             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][80]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.264             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMaskedEn[2]                                                                                                                                                                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedData[62]                                                                                                                                                                 ; 0.262             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]                                                                                                                                  ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]                                                                                                                                  ; 0.259             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][81]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.257             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][34]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.257             ;
; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|channel_d1[9]                                                                                                        ; QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|adce_change_rstb                                                                                                     ; 0.252             ;
; riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][56]                                                                                                                                                           ; QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~O_OBSERVABLESYNCPLD1                                                                                                                                             ; 0.251             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty                                                                                                                                   ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty2                                                                                                                                  ; 0.250             ;
; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMaskedEn[0]                                                                                                                                                                ; riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedData[62]                                                                                                                                                                 ; 0.247             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5SGXEA7N2F45C2 for design "DE5QGen3x4If128"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_8v62:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location BB38
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "PCIE_TX_OUT[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_OUT[0](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 70
    Info (184026): differential I/O pin "PCIE_TX_OUT[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_OUT[1](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 70
    Info (184026): differential I/O pin "PCIE_TX_OUT[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_OUT[2](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 70
    Info (184026): differential I/O pin "PCIE_TX_OUT[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_OUT[3](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 70
    Info (184026): differential I/O pin "PCIE_REFCLK" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_REFCLK(n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 64
    Info (184026): differential I/O pin "PCIE_RX_IN[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_IN[0](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 67
    Info (184026): differential I/O pin "PCIE_RX_IN[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_IN[1](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 67
    Info (184026): differential I/O pin "PCIE_RX_IN[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_IN[2](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 67
    Info (184026): differential I/O pin "PCIE_RX_IN[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_IN[3](n)". File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v Line: 67
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184020): Starting Fitter periphery placement operations
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|coreclkout_hip~CLKENA0 with 11777 fanout uses global clock CLKCTRL_G0
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 with 1277 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: '../constr/DE5QGen3x4If128.sdc'
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(53): *|reset_sync_pldclk_r[*] could not be matched with a register File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 53
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(53): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 53
    Info (332050): set_false_path -to [get_registers *|reset_sync_pldclk_r[*]] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 53
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll|refclklc} -multiply_by 40 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll|clk010g} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll|clk010g}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|refclk} -multiply_by 25 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_clock -period 0.400 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 10.000 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}
    Info (332110): create_clock -period 10.000 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[0]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[1]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[2]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[0]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[1]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[2]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 10 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 20 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 40 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[0]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[1]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[2]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[0]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[1]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up[2]} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|refiqclk10} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout}
    Info (332110): create_clock -period 4.000 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock} -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock}
    Info (332110): create_generated_clock -source {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk} -divide_by 4 -duty_cycle 50.00 -name {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout} {pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout}
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -to [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxpmasyncpfbkpout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(68): *altpcie_rs_serdes|fifo_err_sync_r[0] could not be matched with a register File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 68
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(68): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 68
    Info (332050): set_false_path -to   [get_registers *altpcie_rs_serdes|fifo_err_sync_r[0]] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 68
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(72): *hip_ctrl* could not be matched with a pin File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 72
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(72): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 72
    Info (332050): set_false_path -from [get_pins -compatibility_mode *hip_ctrl*] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 72
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(76): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_in_d0[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 76
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(76): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_out[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 76
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 76
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_in_d0[*]}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_out[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 76
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 76
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(78): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_wr_clk could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 78
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(78): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_req_rd_clk|sync_regs[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 78
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 78
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_wr_clk}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_req_rd_clk|sync_regs[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 78
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 78
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(80): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_rd_clk_d0 could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 80
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(80): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_ack_wr_clk|sync_regs[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 80
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 80
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_rd_clk_d0}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_ack_wr_clk|sync_regs[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 80
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 80
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(82): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_wr_clk could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 82
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(82): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_req_rd_clk|sync_regs[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 82
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 82
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_wr_clk}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_req_rd_clk|sync_regs[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 82
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 82
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(84): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_in_d0[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 84
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(84): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_out[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 84
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 84
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_in_d0[*]}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_tls|altpcie_hip_vecsync:altpcie_hip_vecsync2|data_out[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 84
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 84
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(86): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_rd_clk_d0 could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 86
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(86): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_ack_wr_clk|sync_regs[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 86
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <from> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 86
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|req_rd_clk_d0}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hip_eq_dprio:sigtesten.hip_eq_dprio_inst|altpcie_hip_vecsync2:vecsync_ltssm|altpcie_hip_vecsync:altpcie_hip_vecsync2|altpcie_hip_bitsync:u_ack_wr_clk|sync_regs[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 86
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 86
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(89): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|test_out[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 89
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(89): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 89
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|test_out[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 89
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(91): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_eqout[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 91
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(91): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 91
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_eqout[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 91
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(93): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_eqber[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 93
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(93): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 93
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_eqber[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 93
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(95): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_farend_lf[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 95
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(95): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 95
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_farend_lf[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 95
Warning (332174): Ignored filter at DE5QGen3x4If128.sdc(97): *|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_farend_fs[*] could not be matched with a keeper File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 97
Warning (332049): Ignored set_false_path at DE5QGen3x4If128.sdc(97): Argument <to> is an empty collection File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 97
    Info (332050): set_false_path -from [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122}] -to [get_keepers {*|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst|test_dbg_farend_fs[*]}] File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc Line: 97
Info (332104): Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'
Warning (332174): Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register File: /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 34
Info (332104): Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'
Info (332104): Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.sdc'
Warning (332060): Node: riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG22
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys~SYNC_DATA_REG11
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG22
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys~SYNC_DATA_REG11
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG22
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys~SYNC_DATA_REG11
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs|wys~SYNC_DATA_REG22
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|syncdatain
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs|wys~SYNC_DATA_REG11
    Info (332098): Cell: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): Cell: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): Cell: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): Cell: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv  to: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout
    Info (332098): From: pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 70 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    osc_50MHz
    Info (332111):   10.000  PCIE_REFCLK
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|clocktopld
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock
    Info (332111):   10.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):   13.200 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes
    Info (332111):   13.200 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk33pcs
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes
    Info (332111):   13.200 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk33pcs
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0|clkout
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes
    Info (332111):   13.200 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk33pcs
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):   16.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):   16.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]
    Info (332111):   16.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):   16.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    2.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):   16.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):   10.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]
    Info (332111):   10.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]
    Info (332111):    0.400 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr
    Info (332111):    0.250 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[1].pll.atx_pll.tx_pll|clk010g
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout
    Info (332111):    4.000 pcie_system_inst|pciegen3x4if128|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv
    Info (332111):   10.000 sv_reconfig_pma_testbus_clk_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 629 registers into blocks of type Block RAM
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:25
Info (170189): Fitter placement preparation operations beginning
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 246 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 246 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during the Fitter is 26.12 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 5228 megabytes
    Info: Processing ended: Wed Feb  2 08:27:33 2022
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:05:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.fit.smsg.


