
           Lattice Mapping Report File for Design Module 'topram00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     ram00_ram00.ngd -o ram00_ram00_map.ncd -pr ram00_ram00.prf -mp
     ram00_ram00.mrp -lpf C:/Users/Gabriela/Desktop/PracticasG/rams/ram00/ram00/
     ram00_ram00_synplify.lpf -lpf
     C:/Users/Gabriela/Desktop/PracticasG/rams/ram00/ram00.lpf -c 0 -gui -msgset
     C:/Users/Gabriela/Desktop/PracticasG/rams/ram00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.6.0.83.4
Mapped on:  04/23/16  19:38:01

Design Summary
--------------

   Number of registers:     62 out of  7209 (1%)
      PFU registers:           55 out of  6864 (1%)
      PIO registers:            7 out of   345 (2%)
   Number of SLICEs:        68 out of  3432 (2%)
      SLICEs as Logic/ROM:     62 out of  3432 (2%)
      SLICEs as RAM:            6 out of  2574 (0%)
      SLICEs as Carry:         14 out of  3432 (0%)
   Number of LUT4s:        135 out of  6864 (2%)
      Number used as logic LUTs:         95
      Number used as distributed RAM:    12
      Number used as ripple logic:       28
      Number used as shift registers:     0
   Number of PIO sites used: 36 + 4(JTAG) out of 115 (35%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 4 loads, 4 rising, 0 falling (Driver: RA01/OS01/outdiv )
     Net RA01.soscout0: 38 loads, 38 rising, 0 falling (Driver:

                                    Page 1




Design:  topram00                                      Date:  04/23/16  19:38:01

Design Summary (cont)
---------------------
     RA01/OS00/OSCInst0 )
   Number of Clock Enables:  7
     Net un1_outdiv_0_sqmuxa_1_i_0_RNIUFFN: 12 loads, 5 LSLICEs
     Net RA05/un1_outcontread_cry_3_0_RNIC4Q81: 2 loads, 2 LSLICEs
     Net RA03/outWordm_cnv[0]: 4 loads, 4 LSLICEs
     Net RA03/outFlagm_RNO: 1 loads, 1 LSLICEs
     Net RA02/K02/outFlagc_RNO: 1 loads, 1 LSLICEs
     Net RA02/K02/outFlagc_1_sqmuxa_RNIVHPQ: 4 loads, 4 LSLICEs
     Net RA02/K02/aux01_cnv: 2 loads, 2 LSLICEs
   Number of LSRs:  3
     Net RA03/outWordm_49: 4 loads, 4 LSLICEs
     Net G_19: 7 loads, 7 LSLICEs
     Net RA01/OS01/un1_outdiv37_2_1_RNI5BK01: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_outdiv_0_sqmuxa_1_i_0_RNIUFFN: 20 loads
     Net outr0_c[1]: 19 loads
     Net outr0_c[2]: 16 loads
     Net outr0_c[3]: 15 loads
     Net wr0_c: 15 loads
     Net outcontRead0_c[0]: 13 loads
     Net outcontRead0_c[1]: 12 loads
     Net outr0_c[0]: 12 loads
     Net inkey0_c[2]: 11 loads
     Net outcontRead0_c[2]: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWordBuff0[6]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outWordBuff0[5]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outWordBuff0[4]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outWordBuff0[3]     | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 2




Design:  topram00                                      Date:  04/23/16  19:38:01

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outWordBuff0[2]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outWordBuff0[1]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outWordBuff0[0]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcontRead0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontRead0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontRead0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontRead0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag0            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| offtran0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inFlag0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| wr0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  topram00                                      Date:  04/23/16  19:38:01

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block RA03/GND undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block RA01/OS01/VCC undriven or does not drive anything - clipped.
Block RA02/K01/VCC undriven or does not drive anything - clipped.
Block RA02/K02/GND undriven or does not drive anything - clipped.
Block RA02/K02/VCC undriven or does not drive anything - clipped.
Block RA03/VCC undriven or does not drive anything - clipped.
Block RA04/GND undriven or does not drive anything - clipped.
Block RA05/VCC undriven or does not drive anything - clipped.
Signal RA01/OS00/GND undriven or does not drive anything - clipped.
Signal RA01/OS01/GND undriven or does not drive anything - clipped.
Signal RA05/GND undriven or does not drive anything - clipped.
Signal RA01/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal RA01/OS01/un1_sdiv_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA01/OS01/N_1 undriven or does not drive anything - clipped.
Signal RA01/OS01/un1_sdiv_1_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal RA03/dato_ram_0_DO3 undriven or does not drive anything - clipped.
Signal RA05/un1_outcontread_cry_1_0_S1 undriven or does not drive anything -
     clipped.
Signal RA05/un1_outcontread_cry_1_0_S0 undriven or does not drive anything -
     clipped.
Signal RA05/un1_outcontread_cry_3_0_S0 undriven or does not drive anything -
     clipped.
Signal RA05/un1_outcontread_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal RA05/un1_outcontread_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal RA05/un1_outcontread_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA05/N_1 undriven or does not drive anything - clipped.
Block RA01/OS00/GND was optimized away.
Block RA01/OS01/GND was optimized away.
Block RA05/GND was optimized away.

Memory Usage
------------

/RA03:
    EBRs: 0
    RAM SLICEs: 4
    Logic SLICEs: 1
    PFU Registers: 7
/RA03/dato_ram:
    EBRs: 0

                                    Page 4




Design:  topram00                                      Date:  04/23/16  19:38:01

Memory Usage (cont)
-------------------
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/dato_ram_0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RA01/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RA01.soscout0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: RA01/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 57 MB
        























                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights
     reserved.
