Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Dec  6 14:41:41 2024
| Host         : ECEUBUNTU2 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file torus_credit_timing_summary_routed.rpt -pb torus_credit_timing_summary_routed.pb -rpx torus_credit_timing_summary_routed.rpx -warn_on_violation
| Design       : torus_credit
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.554    -3879.958                   5263                19716        0.027        0.000                      0                19716        1.750        0.000                       0                  5114  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.554    -3879.958                   5263                19716        0.027        0.000                      0                19716        1.750        0.000                       0                  5114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         5263  Failing Endpoints,  Worst Slack       -1.554ns,  Total Violation    -3879.959ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMD32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMS32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMS32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.436ns (20.701%)  route 5.501ns (79.299%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X105Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X105Y26        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]/Q
                         net (fo=43, routed)          0.988     2.417                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC2
    SLICE_X104Y26        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.570 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.980     3.549                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X102Y27        LUT6 (Prop_lut6_I2_O)        0.331     3.880 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.507     4.387                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X103Y27        LUT4 (Prop_lut4_I0_O)        0.124     4.511 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10__0/O
                         net (fo=9, routed)           0.490     5.001                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X103Y28        LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/waiting_for_ack_i_4__1/O
                         net (fo=4, routed)           0.644     5.770                         ys[0].xs[2].client_xy/e_v114_out
    SLICE_X102Y26        LUT6 (Prop_lut6_I3_O)        0.124     5.894 r  poly2_0_cli          ys[0].xs[2].client_xy/fifo_data_reg_0_31_0_5_i_8__0/O
                         net (fo=2, routed)           0.174     6.067                         ys[0].xs[2].torus_switch_xy/east_conn_tx/e_v[0]
    SLICE_X102Y26        LUT6 (Prop_lut6_I0_O)        0.124     6.191 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/east_conn_tx/fifo_data_reg_0_31_0_5_i_1__5/O
                         net (fo=59, routed)          1.718     7.910                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WE
    SLICE_X66Y29         RAMS32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X66Y29         RAMS32                                       r  poly3_0_sw           ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1/CLK
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X66Y29         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     6.356    poly3_0_sw             ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                          6.356                           
                         arrival time                          -7.910                           
  -------------------------------------------------------------------
                         slack                                 -1.554                           

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.436ns (19.725%)  route 5.844ns (80.275%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X84Y28         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]/Q
                         net (fo=45, routed)          0.994     2.423                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC0
    SLICE_X86Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     2.576 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.935     3.512                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.331     3.843 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2/O
                         net (fo=5, routed)           0.807     4.650                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X89Y29         LUT4 (Prop_lut4_I1_O)        0.124     4.774 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10/O
                         net (fo=9, routed)           0.661     5.436                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X88Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.560 f  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_2__0/O
                         net (fo=7, routed)           0.771     6.330                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/w_b
    SLICE_X87Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.454 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__23/O
                         net (fo=7, routed)           1.170     7.624                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__23_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/gen_vc_logic[0].credits[4]_i_1__9/O
                         net (fo=5, routed)           0.505     8.253                         ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[4]_1[0]
    SLICE_X54Y24         FDSE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[0].torus_switch_xy/east_conn_tx/clk
    SLICE_X54Y24         FDSE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]/C
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X54Y24         FDSE (Setup_fdse_C_CE)      -0.169     6.720    poly0_0_sw             ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]
  -------------------------------------------------------------------
                         required time                          6.720                           
                         arrival time                          -8.253                           
  -------------------------------------------------------------------
                         slack                                 -1.533                           

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.436ns (19.725%)  route 5.844ns (80.275%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X84Y28         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]/Q
                         net (fo=45, routed)          0.994     2.423                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/ADDRC0
    SLICE_X86Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     2.576 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35/RAMC/O
                         net (fo=1, routed)           0.935     3.512                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_rdata[34]
    SLICE_X88Y26         LUT6 (Prop_lut6_I2_O)        0.331     3.843 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/s_out_x_reg[0]_i_2/O
                         net (fo=5, routed)           0.807     4.650                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/w_in_x[0]
    SLICE_X89Y29         LUT4 (Prop_lut4_I1_O)        0.124     4.774 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_10/O
                         net (fo=9, routed)           0.661     5.436                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/dor_credit_inst/e_v117_out
    SLICE_X88Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.560 f  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_2__0/O
                         net (fo=7, routed)           0.771     6.330                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/w_b
    SLICE_X87Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.454 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__23/O
                         net (fo=7, routed)           1.170     7.624                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__23_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.748 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/gen_vc_logic[0].credits[4]_i_1__9/O
                         net (fo=5, routed)           0.505     8.253                         ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[4]_1[0]
    SLICE_X54Y24         FDSE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        6.000     6.000 r                       
                                                      0.000     6.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     6.924                         ys[0].xs[0].torus_switch_xy/east_conn_tx/clk
    SLICE_X54Y24         FDSE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]/C
                         clock pessimism              0.000     6.924                           
                         clock uncertainty           -0.035     6.889                           
    SLICE_X54Y24         FDSE (Setup_fdse_C_CE)      -0.169     6.720    poly0_0_sw             ys[0].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.720                           
                         arrival time                          -8.253                           
  -------------------------------------------------------------------
                         slack                                 -1.533                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMD32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMS32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD/ADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMS32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/clk
    SLICE_X43Y28         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=58, routed)          0.217     0.769                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/ADDRD0
    SLICE_X42Y28         RAMS32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1/ADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/WCLK
    SLICE_X42Y28         RAMS32                                       r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X42Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.742    poly0_0_sw             ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/clk
    SLICE_X83Y26         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=57, routed)          0.217     0.769                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/ADDRD0
    SLICE_X82Y26         RAMD32                                       r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/WCLK
    SLICE_X82Y26         RAMD32                                       r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X82Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly1_0_sw             ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/clk
    SLICE_X83Y26         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_head_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_head_reg[0]/Q
                         net (fo=57, routed)          0.217     0.769                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/ADDRD0
    SLICE_X82Y26         RAMD32                                       r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/WCLK
    SLICE_X82Y26         RAMD32                                       r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.000     0.432                           
    SLICE_X82Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.742    poly1_0_sw             ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.742                           
                         arrival time                           0.769                           
  -------------------------------------------------------------------
                         slack                                  0.027                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X45Y33  ys[0].xs[0].client_xy/i_d_r_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X42Y34  ys[0].xs[0].client_xy/i_d_r_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X45Y33  ys[0].xs[0].client_xy/i_d_r_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X44Y34  ys[0].xs[0].client_xy/i_d_r_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X45Y34  ys[0].xs[0].client_xy/i_d_r_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X41Y36  ys[0].xs[0].client_xy/i_d_r_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X41Y36  ys[0].xs[0].client_xy/i_d_r_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X42Y34  ys[0].xs[0].client_xy/i_d_r_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X41Y36  ys[0].xs[0].client_xy/i_d_r_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X40Y34  ys[0].xs[0].client_xy/i_d_r_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.000       1.750      SLICE_X38Y31  ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X42Y36         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[17]/Q
                         net (fo=2, unset)            0.973     2.464                         out[17]
                                                                      r                       out[17] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X42Y35         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[26]/Q
                         net (fo=2, unset)            0.973     2.464                         out[26]
                                                                      r                       out[26] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X42Y35         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[27]/Q
                         net (fo=2, unset)            0.973     2.464                         out[27]
                                                                      r                       out[27] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X42Y37         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[28]/Q
                         net (fo=2, unset)            0.973     2.464                         out[28]
                                                                      r                       out[28] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X42Y37         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[29]/Q
                         net (fo=2, unset)            0.973     2.464                         out[29]
                                                                      r                       out[29] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X42Y36         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[6]/Q
                         net (fo=2, unset)            0.973     2.464                         out[6]
                                                                      r                       out[6] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X44Y33         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[0]/Q
                         net (fo=4, unset)            0.973     2.402                         out[0]
                                                                      r                       out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X41Y34         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[10]/Q
                         net (fo=2, unset)            0.973     2.402                         out[10]
                                                                      r                       out[10] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X43Y33         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[11]/Q
                         net (fo=2, unset)            0.973     2.402                         out[11]
                                                                      r                       out[11] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.973     0.973                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X43Y34         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[12]/Q
                         net (fo=2, unset)            0.973     2.402                         out[12]
                                                                      r                       out[12] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/o_v_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out_v
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X44Y32         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/o_v_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/o_v_reg_reg/Q
                         net (fo=34, unset)           0.410     0.948                         out_v
                                                                      r                       out_v (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X44Y33         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[0]/Q
                         net (fo=4, unset)            0.410     0.961                         out[0]
                                                                      r                       out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X41Y34         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[10]/Q
                         net (fo=2, unset)            0.410     0.961                         out[10]
                                                                      r                       out[10] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X43Y33         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[11]/Q
                         net (fo=2, unset)            0.410     0.961                         out[11]
                                                                      r                       out[11] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X43Y34         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[12]/Q
                         net (fo=2, unset)            0.410     0.961                         out[12]
                                                                      r                       out[12] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X43Y34         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[13]/Q
                         net (fo=2, unset)            0.410     0.961                         out[13]
                                                                      r                       out[13] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X40Y35         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[14]/Q
                         net (fo=2, unset)            0.410     0.961                         out[14]
                                                                      r                       out[14] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X40Y36         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[15]/Q
                         net (fo=2, unset)            0.410     0.961                         out[15]
                                                                      r                       out[15] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X43Y35         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[16]/Q
                         net (fo=2, unset)            0.410     0.961                         out[16]
                                                                      r                       out[16] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.410     0.410                         ys[0].xs[0].torus_switch_xy/clk
    SLICE_X39Y34         FDRE                                         r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  poly0_0_sw           ys[0].xs[0].torus_switch_xy/s_out_data_reg_reg[18]/Q
                         net (fo=2, unset)            0.410     0.961                         out[18]
                                                                      r                       out[18] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2810 Endpoints
Min Delay          2810 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[3].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.816ns  (logic 0.248ns (13.658%)  route 1.568ns (86.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X88Y59         LUT5 (Prop_lut5_I0_O)        0.124     1.097 r  poly1_3_sw           ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5__8/O
                         net (fo=3, routed)           0.595     1.692                         ys[3].xs[1].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X88Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  poly1_3_sw           ys[3].xs[1].torus_switch_xy/west_conn_rx/grant_base[0]_i_1__10/O
                         net (fo=1, routed)           0.000     1.816                         ys[3].xs[1].torus_switch_xy/west_conn_rx/grant_base[0]_i_1__10_n_0
    SLICE_X88Y58         FDRE                                         r  poly1_3_sw           ys[3].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[3].xs[1].torus_switch_xy/west_conn_rx/clk
    SLICE_X88Y58         FDRE                                         r  poly1_3_sw           ys[3].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[1].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.811ns  (logic 0.248ns (13.692%)  route 1.563ns (86.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 f                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X108Y103       LUT5 (Prop_lut5_I0_O)        0.124     1.097 f  poly2_1_sw           ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5__3/O
                         net (fo=3, routed)           0.590     1.687                         ys[1].xs[2].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X108Y103       LUT6 (Prop_lut6_I5_O)        0.124     1.811 r  poly2_1_sw           ys[1].xs[2].torus_switch_xy/west_conn_rx/grant_base[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.811                         ys[1].xs[2].torus_switch_xy/west_conn_rx/grant_base[1]_i_1__4_n_0
    SLICE_X108Y103       FDRE                                         r  poly2_1_sw           ys[1].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[1].xs[2].torus_switch_xy/west_conn_rx/clk
    SLICE_X108Y103       FDRE                                         r  poly2_1_sw           ys[1].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.248ns (14.438%)  route 1.470ns (85.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 f                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X107Y27        LUT5 (Prop_lut5_I0_O)        0.124     1.097 f  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5__0/O
                         net (fo=3, routed)           0.497     1.594                         ys[0].xs[2].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X107Y26        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/grant_base[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718                         ys[0].xs[2].torus_switch_xy/west_conn_rx/grant_base[2]_i_1__1_n_0
    SLICE_X107Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[0].xs[2].torus_switch_xy/west_conn_rx/clk
    SLICE_X107Y26        FDRE                                         r  poly2_0_sw           ys[0].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.248ns (14.516%)  route 1.460ns (85.484%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X88Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.097 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5/O
                         net (fo=3, routed)           0.487     1.584                         ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X86Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.708 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.708                         ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[0]_i_1__0_n_0
    SLICE_X86Y23         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[0].xs[1].torus_switch_xy/west_conn_rx/clk
    SLICE_X86Y23         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.248ns (14.542%)  route 1.457ns (85.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 f                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X88Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.097 f  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5/O
                         net (fo=3, routed)           0.484     1.581                         ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X86Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.705 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.705                         ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[1]_i_1__0_n_0
    SLICE_X86Y23         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[0].xs[1].torus_switch_xy/west_conn_rx/clk
    SLICE_X86Y23         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.704ns  (logic 0.248ns (14.550%)  route 1.456ns (85.450%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 f                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X88Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.097 f  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5/O
                         net (fo=3, routed)           0.483     1.580                         ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X86Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.704 r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.704                         ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base[2]_i_1__0_n_0
    SLICE_X86Y23         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[0].xs[1].torus_switch_xy/west_conn_rx/clk
    SLICE_X86Y23         FDRE                                         r  poly1_0_sw           ys[0].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[3].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.698ns  (logic 0.248ns (14.604%)  route 1.450ns (85.396%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/rst
    SLICE_X106Y65        LUT5 (Prop_lut5_I0_O)        0.124     1.097 r  poly2_3_sw           ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/grant_base[2]_i_4__1/O
                         net (fo=3, routed)           0.477     1.574                         ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/grant_base[2]
    SLICE_X108Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.698 r  poly2_3_sw           ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/grant_base[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.698                         ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo_n_16
    SLICE_X108Y65        FDRE                                         r  poly2_3_sw           ys[3].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[3].xs[2].torus_switch_xy/west_conn_rx/clk
    SLICE_X108Y65        FDRE                                         r  poly2_3_sw           ys[3].xs[2].torus_switch_xy/west_conn_rx/grant_base_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.694ns  (logic 0.248ns (14.640%)  route 1.446ns (85.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.124     1.097 r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5__1/O
                         net (fo=3, routed)           0.473     1.570                         ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.694                         ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base[0]_i_1__3_n_0
    SLICE_X44Y101        FDRE                                         r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[1].xs[0].torus_switch_xy/west_conn_rx/clk
    SLICE_X44Y101        FDRE                                         r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.671ns  (logic 0.248ns (14.843%)  route 1.423ns (85.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 f                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.124     1.097 f  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_5__1/O
                         net (fo=3, routed)           0.450     1.547                         ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base[2]
    SLICE_X42Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.671 r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.671                         ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base[1]_i_1__3_n_0
    SLICE_X42Y101        FDRE                                         r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[1].xs[0].torus_switch_xy/west_conn_rx/clk
    SLICE_X42Y101        FDRE                                         r  poly0_1_sw           ys[1].xs[0].torus_switch_xy/west_conn_rx/grant_base_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[1].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.670ns  (logic 0.248ns (14.849%)  route 1.422ns (85.151%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 f                       rst (IN)
                         net (fo=2787, unset)         0.973     0.973                         ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/rst
    SLICE_X89Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.097 f  poly1_1_sw           ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_base[2]_i_4/O
                         net (fo=3, routed)           0.449     1.546                         ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/grant_base[0]
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     1.670 r  poly1_1_sw           ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/grant_base[1]_i_1/O
                         net (fo=1, routed)           0.000     1.670                         ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo_n_8
    SLICE_X89Y99         FDRE                                         r  poly1_1_sw           ys[1].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.924     0.924                         ys[1].xs[1].torus_switch_xy/west_conn_rx/clk
    SLICE_X89Y99         FDRE                                         r  poly1_1_sw           ys[1].xs[1].torus_switch_xy/west_conn_rx/grant_base_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X45Y33         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X45Y33         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X42Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X42Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X45Y33         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X45Y33         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X44Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[12]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X44Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X45Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X45Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X41Y36         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[14]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X41Y36         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X41Y36         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[15]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X41Y36         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X42Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[16]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X42Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X41Y36         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[17]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X41Y36         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ys[0].xs[0].client_xy/i_d_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                                                      0.000     0.000 r                       rst (IN)
                         net (fo=2787, unset)         0.410     0.410                         ys[0].xs[0].client_xy/rst
    SLICE_X40Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[18]/R
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
                                                      0.000     0.000 r                       clk (IN)
                         net (fo=5113, unset)         0.432     0.432                         ys[0].xs[0].client_xy/clk
    SLICE_X40Y34         FDRE                                         r  poly0_0_cli          ys[0].xs[0].client_xy/i_d_r_reg[18]/C





