############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_resource -core RAM_2P_LUTRAM "mem" saved
set_directive_pipeline -II 1 "mem"
set_directive_dependence -variable saved -type inter -dependent false "mem"
