# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab4.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
vhdl xil_defaultlib  "../../../Lab4.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd"

# Do not sort compile order
nosort
