-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\calc_tau\ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_calc_tau_Calculate_tauc1
-- Source Path: calc_tau/Calculate tauc1
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_calc_tau_Calculate_tauc1 IS
  PORT( Calc_Tau_In                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Source_Data                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_calc_tau_Calculate_tauc1;


ARCHITECTURE rtl OF ur_ear_fpga_sim_calc_tau_Calculate_tauc1 IS

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_calc_tau_nfp_sub_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic;  -- ufix1
          nfp_in3                         :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_calc_tau_nfp_add_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_calc_tau_nfp_sub_single
    USE ENTITY work.ur_ear_fpga_sim_calc_tau_nfp_sub_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single
    USE ENTITY work.ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single(rtl);

  FOR ALL : ur_ear_fpga_sim_calc_tau_nfp_add_single
    USE ENTITY work.ur_ear_fpga_sim_calc_tau_nfp_add_single(rtl);

  -- Signals
  SIGNAL Constant1_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Subtract_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1
  SIGNAL pw2_shift_const                  : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL Product_out1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant2_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL tauc1                            : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Calculate final Time Constant which will be fed forward into C1 filter

  u_nfp_sub_comp : ur_ear_fpga_sim_calc_tau_nfp_sub_single
    PORT MAP( nfp_in1 => Calc_Tau_In,  -- ufix32
              nfp_in2 => Constant1_out1,  -- ufix32
              nfp_out => Subtract_out1  -- ufix32
              );

  u_nfp_gain_pow2_single : ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single
    PORT MAP( nfp_in1 => Subtract_out1,  -- ufix32
              nfp_in2 => pw2_sign_const,  -- ufix1
              nfp_in3 => std_logic_vector(pw2_shift_const),  -- ufix9
              nfp_out => Product_out1  -- ufix32
              );

  u_nfp_add_comp : ur_ear_fpga_sim_calc_tau_nfp_add_single
    PORT MAP( nfp_in1 => Product_out1,  -- ufix32
              nfp_in2 => Constant2_out1,  -- ufix32
              nfp_out => tauc1  -- ufix32
              );

  Constant1_out1 <= X"39f2ccc5";

  pw2_sign_const <= '0';

  pw2_shift_const <= to_signed(16#000#, 9);

  Constant2_out1 <= X"39f2ccc5";

  Source_Data <= tauc1;

END rtl;

