
---------- Begin Simulation Statistics ----------
final_tick                               196105391640                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83583                       # Simulator instruction rate (inst/s)
host_mem_usage                                1560036                       # Number of bytes of host memory used
host_op_rate                                   140203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                163761.49                       # Real time elapsed on the host
host_tick_rate                                1184622                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 13687720012                       # Number of instructions simulated
sim_ops                                   22959863484                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.193996                       # Number of seconds simulated
sim_ticks                                193995505638                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups           87015350                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect              439                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect         3961622                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       101038290                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits         79038249                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups      87015350                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses        7977101                       # Number of indirect misses.
system.cpu00.branchPred.lookups             101038290                       # Number of BP lookups
system.cpu00.branchPred.usedRAS               3965807                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         1621                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads               459292077                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              330433810                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts         3961814                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                 94959048                       # Number of branches committed
system.cpu00.commit.bw_lim_events            79053565                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls         24349                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts      58568714                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          833007739                       # Number of instructions committed
system.cpu00.commit.committedOps           1396634861                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples    574440723                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.431295                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.139534                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0    312492868     54.40%     54.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     22489583      3.92%     58.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2      9802689      1.71%     60.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     64676647     11.26%     71.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     13573841      2.36%     73.64% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      8426323      1.47%     75.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6     15821989      2.75%     77.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7     48103218      8.37%     86.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     79053565     13.76%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total    574440723                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                802417547                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls            3956125                       # Number of function calls committed.
system.cpu00.commit.int_insts               719124471                       # Number of committed integer instructions.
system.cpu00.commit.loads                   175475513                       # Number of loads committed
system.cpu00.commit.membars                     16180                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass      3959455      0.28%      0.28% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu      548264686     39.26%     39.54% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         16977      0.00%     39.54% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv         118269      0.01%     39.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd    133715009      9.57%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     49.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu     141580924     10.14%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc         1952      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     59.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd    125868432      9.01%     68.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     68.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     68.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt    196639678     14.08%     82.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv          139      0.00%     82.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult     62925720      4.51%     86.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt      3932788      0.28%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     87.14% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      45638387      3.27%     90.41% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      4085748      0.29%     90.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead    129837126      9.30%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite        49571      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      1396634861                       # Class of committed instruction
system.cpu00.commit.refs                    179610832                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 833007739                       # Number of Instructions Simulated
system.cpu00.committedOps                  1396634861                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.699356                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.699356                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles           229389135                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           1490958876                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles              120579214                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               198617293                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles              3962245                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles            29975121                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 185484225                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                        3801                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                   4164399                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         299                       # TLB misses on write requests
system.cpu00.fetch.Branches                 101038290                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               163910195                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                   411655236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes              989123                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         2144                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                    910771371                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               6456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         3100                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles               7924490                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.173436                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        166893827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches         83004056                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      1.563371                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples        582523008                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.623927                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.209469                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0              326177306     55.99%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  50025      0.01%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               10989256      1.89%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                3978237      0.68%     58.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               75394730     12.94%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  67992      0.01%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               61229296     10.51%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               11849293      2.03%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8               92786873     15.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total          582523008                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads              1266612055                       # number of floating regfile reads
system.cpu00.fp_regfile_writes              804423241                       # number of floating regfile writes
system.cpu00.idleCycles                         46078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts            3963350                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches               95022721                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   3.375016                       # Inst execution rate
system.cpu00.iew.exec_refs                  735588627                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                  4164399                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles             148966832                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           183605610                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts             9423                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts             357                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts            4192750                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        1455213527                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           731424228                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts        10838097                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          1966180058                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents              3828535                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents              150136                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles              3962245                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles             4593748                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked    117559839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads          40552                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads      8130094                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores        57431                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect        22640                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      3940710                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              1815426391                       # num instructions consuming a value
system.cpu00.iew.wb_count                  1411305268                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.585795                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1063468153                       # num instructions producing a value
system.cpu00.iew.wb_rate                     2.422554                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   1412313961                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             2012388815                       # number of integer regfile reads
system.cpu00.int_regfile_writes             496138460                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             1.429887                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       1.429887                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass         3969419      0.20%      0.20% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu           558778797     28.26%     28.46% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              24837      0.00%     28.47% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv              124934      0.01%     28.47% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd         141613714      7.16%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     35.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu          145565764      7.36%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc              2252      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     43.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd     125868963      6.37%     49.36% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.36% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.36% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt     196648437      9.95%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv           141      0.00%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult     62925737      3.18%     62.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt      3932790      0.20%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     62.69% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          100119918      5.06%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           4115333      0.21%     67.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead     633276813     32.03%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite        50308      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           1977018157                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses            1434679785                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads        2752438968                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses    811360647                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes        891332105                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                 130686808                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.066103                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                318384      0.24%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu             21482401     16.44%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd         3914575      3.00%     19.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     19.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     19.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt         3681870      2.82%     22.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     22.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     22.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult          17459      0.01%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     22.51% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead             13379103     10.24%     32.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               60836      0.05%     32.79% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead        87831874     67.21%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            306      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses            669055761                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       1914822246                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses    599944621                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes       622460237                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               1455185465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              1977018157                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded             28062                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined      58578664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued           15086                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved         3713                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined     89735478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples    582523008                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       3.393889                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.703817                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0         144624309     24.83%     24.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1          46780872      8.03%     32.86% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          49964766      8.58%     41.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          47450949      8.15%     49.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4          78856009     13.54%     63.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          64303418     11.04%     74.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          45294886      7.78%     81.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          62737928     10.77%     92.70% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          42509871      7.30%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total     582523008                       # Number of insts issued each cycle
system.cpu00.iq.rate                         3.393620                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 163910405                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         217                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads          126574                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          58408                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          183605610                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           4192750                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             937660038                       # number of misc regfile reads
system.cpu00.numCycles                      582569086                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  196105391640                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles             178187225                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          1613266383                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents             49616611                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              127379444                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents                 1032                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents               30405                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          3185088071                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           1482965347                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        1715769424                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               219372842                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents               467977                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles              3962245                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles            53589325                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps              102503041                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups      1358329443                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups      947380663                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        31927                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              115                       # count of serializing insts renamed
system.cpu00.rename.skidInsts               109346682                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          114                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 1950586664                       # The number of ROB reads
system.cpu00.rob.rob_writes                2918489618                       # The number of ROB writes
system.cpu00.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  78                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups           91262824                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect              183                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect         3955426                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted       109459544                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits         83236731                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups      91262824                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses        8026093                       # Number of indirect misses.
system.cpu01.branchPred.lookups             109459544                       # Number of BP lookups
system.cpu01.branchPred.usedRAS               3943836                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          719                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads               501708796                       # number of cc regfile reads
system.cpu01.cc_regfile_writes              355755609                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts         3956028                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                103454386                       # Number of branches committed
system.cpu01.commit.bw_lim_events            78940907                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls         19552                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts      58024674                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts          862476271                       # Number of instructions committed
system.cpu01.commit.committedOps           1446950563                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples    567752780                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.548557                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.162079                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0    297239260     52.35%     52.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     22632261      3.99%     56.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2      9752419      1.72%     58.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3     64756404     11.41%     69.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4     13510219      2.38%     71.84% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5     12813411      2.26%     74.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6     15846228      2.79%     76.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7     52261671      9.21%     86.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8     78940907     13.90%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total    567752780                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                802387007                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls            3941767                       # Number of function calls committed.
system.cpu01.commit.int_insts               765179411                       # Number of committed integer instructions.
system.cpu01.commit.loads                   179630314                       # Number of loads committed
system.cpu01.commit.membars                     13024                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass      3935424      0.27%      0.27% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu      594724108     41.10%     41.37% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            30      0.00%     41.37% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv            210      0.00%     41.37% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd    133714527      9.24%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu     141580508      9.78%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc         1431      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     60.40% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd    125866856      8.70%     69.10% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt    196639086     13.59%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv          143      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult     62925560      4.35%     87.04% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt      3932776      0.27%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      49802539      3.44%     90.75% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      3967369      0.27%     91.03% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead    129827775      8.97%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite        32221      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total      1446950563                       # Class of committed instruction
system.cpu01.commit.refs                    183629904                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                 862476271                       # Number of Instructions Simulated
system.cpu01.committedOps                  1446950563                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.667580                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.667580                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles           213242655                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts           1540644774                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles              121309425                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles               207740952                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles              3956341                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles            29514214                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                 189602955                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                        2675                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                   4018656                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu01.fetch.Branches                 109459544                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines               163961285                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                   404870695                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes              986979                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          444                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                    939927983                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               1114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         3977                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles               7912682                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.190109                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles        166931016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches         87180567                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      1.632465                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples        575763587                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.740845                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.233123                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0              311271946     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 119276      0.02%     54.08% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2               10770174      1.87%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                4028928      0.70%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               79374312     13.79%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   5879      0.00%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6               61452157     10.67%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7               11834651      2.06%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8               96906264     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total          575763587                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads              1266584778                       # number of floating regfile reads
system.cpu01.fp_regfile_writes              804409749                       # number of floating regfile writes
system.cpu01.idleCycles                          8492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts            3957031                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches              103498426                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   3.489772                       # Inst execution rate
system.cpu01.iew.exec_refs                  732685294                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                  4018656                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles             134576101                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts           187704619                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts             7802                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              74                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts            4024968                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts        1504982057                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts           728666638                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts        10819517                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts          2009313512                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents              3783303                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles              3956341                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles             4428843                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked    116426405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1885                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads      8074304                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        25378                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect        19599                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect      3937432                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers              1863543467                       # num instructions consuming a value
system.cpu01.iew.wb_count                  1461319480                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.590737                       # average fanout of values written-back
system.cpu01.iew.wb_producers              1100863671                       # num instructions producing a value
system.cpu01.iew.wb_rate                     2.538017                       # insts written-back per cycle
system.cpu01.iew.wb_sent                   1462326761                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads             2047667327                       # number of integer regfile reads
system.cpu01.int_regfile_writes             533275662                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             1.497947                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.497947                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass         3945323      0.20%      0.20% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu           604985395     29.95%     30.14% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 31      0.00%     30.14% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                 218      0.00%     30.14% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd         141612877      7.01%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     37.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu          145561641      7.21%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc              1495      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.36% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd     125867521      6.23%     50.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt     196647936      9.73%     60.32% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv           145      0.00%     60.32% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.32% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult     62925615      3.11%     63.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt      3932779      0.19%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     63.63% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead          101663041      5.03%     68.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           3986427      0.20%     68.86% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead     628969966     31.14%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite        32620      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total           2020133030                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses            1429054502                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads        2742480930                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses    811329579                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes        891293323                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                 128579935                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.063649                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                384516      0.30%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu             21034200     16.36%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd         3911170      3.04%     19.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt         3693460      2.87%     22.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     22.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     22.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult          70526      0.05%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead             12505485      9.73%     32.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               54275      0.04%     32.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead        86926260     67.60%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite             43      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses            715713140                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads       2002140704                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses    649989901                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes       671720230                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded               1504958793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued              2020133030                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded             23264                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined      58031485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued           12053                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved         3712                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined     88840317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples    575763587                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.508615                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.686374                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0         131114774     22.77%     22.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1          47155730      8.19%     30.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2          49007854      8.51%     39.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3          47493733      8.25%     47.72% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4          78160342     13.58%     61.30% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5          68738611     11.94%     73.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6          45130089      7.84%     81.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7          66334196     11.52%     92.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8          42628258      7.40%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total     575763587                       # Number of insts issued each cycle
system.cpu01.iq.rate                         3.508564                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                 163961940                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         671                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads           75211                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          19148                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads          187704619                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           4024968                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             951619079                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                      575772079                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean   128049311.400000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::stdev  7287500.377889                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    116351199                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    150329853                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  194184651969                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED   1920739671                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                   13133001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles             163200049                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          1676075974                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents             49071552                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles              127925114                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents               22579                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups          3296345502                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts           1532684363                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        1777692487                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               228235530                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles              3956341                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles            52444717                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps              101616498                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups      1358301600                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups      995719114                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles         1836                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               80                       # count of serializing insts renamed
system.cpu01.rename.skidInsts               107594822                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 1993783145                       # The number of ROB reads
system.cpu01.rob.rob_writes                3017961353                       # The number of ROB writes
system.cpu01.timesIdled                            97                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups           91889453                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect              209                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect         3956145                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted       109278519                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits         83144095                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups      91889453                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses        8745358                       # Number of indirect misses.
system.cpu02.branchPred.lookups             109278519                       # Number of BP lookups
system.cpu02.branchPred.usedRAS               3943910                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          998                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads               500792034                       # number of cc regfile reads
system.cpu02.cc_regfile_writes              355204813                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts         3956725                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                103271932                       # Number of branches committed
system.cpu02.commit.bw_lim_events            79063406                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls         19606                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts      58045286                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts          861756615                       # Number of instructions committed
system.cpu02.commit.committedOps           1445857426                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples    567686262                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.546930                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.162439                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0    297436460     52.39%     52.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     22592778      3.98%     56.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2      9738346      1.72%     58.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3     64771894     11.41%     69.50% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4     13521645      2.38%     71.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5     12607440      2.22%     74.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6     15838805      2.79%     76.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7     52115488      9.18%     86.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8     79063406     13.93%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total    567686262                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                802386618                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls            3941871                       # Number of function calls committed.
system.cpu02.commit.int_insts               764260851                       # Number of committed integer instructions.
system.cpu02.commit.loads                   179539868                       # Number of loads committed
system.cpu02.commit.membars                     13058                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass      3935462      0.27%      0.27% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu      593721841     41.06%     41.34% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult            30      0.00%     41.34% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv            210      0.00%     41.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd    133714163      9.25%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     50.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu     141580152      9.79%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc         1531      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     60.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd    125866784      8.71%     69.08% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt    196638556     13.60%     82.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv          153      0.00%     82.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     82.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult     62925464      4.35%     87.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.03% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt      3932765      0.27%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      49711726      3.44%     90.74% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      3967681      0.27%     91.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead    129828142      8.98%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite        32766      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total      1445857426                       # Class of committed instruction
system.cpu02.commit.refs                    183540315                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                 861756615                       # Number of Instructions Simulated
system.cpu02.committedOps                  1445857426                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.668061                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.668061                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles           213209605                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts           1539570642                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles              121456866                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles               207563763                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles              3956970                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles            29513168                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                 189502044                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                        2891                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                   4020958                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu02.fetch.Branches                 109278519                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines               164122862                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                   404644516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes              986471                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          390                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                    939222227                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles                926                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         4197                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles               7913940                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.189817                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles        167093373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches         87088005                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      1.631427                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples        575700372                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.739293                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.232686                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0              311390056     54.09%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 120333      0.02%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               10767689      1.87%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                4028692      0.70%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               79198960     13.76%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   6437      0.00%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6               61614407     10.70%     81.14% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7               11834817      2.06%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8               96738981     16.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total          575700372                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads              1266581895                       # number of floating regfile reads
system.cpu02.fp_regfile_writes              804407426                       # number of floating regfile writes
system.cpu02.idleCycles                          5526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts            3957800                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches              103315644                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   3.490857                       # Inst execution rate
system.cpu02.iew.exec_refs                  734080645                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                  4020958                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles             134493559                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts           187618683                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts             7750                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts            4028470                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts        1503907796                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts           730059687                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts        10828497                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts          2009707150                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents              3785880                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles              3956970                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles             4431091                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked    116622304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1045                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads      8078814                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        28023                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect        19959                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect      3937841                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers              1862504428                       # num instructions consuming a value
system.cpu02.iew.wb_count                  1460229938                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.590651                       # average fanout of values written-back
system.cpu02.iew.wb_producers              1100090787                       # num instructions producing a value
system.cpu02.iew.wb_rate                     2.536416                       # insts written-back per cycle
system.cpu02.iew.wb_sent                   1461237149                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads             2049792970                       # number of integer regfile reads
system.cpu02.int_regfile_writes             532542196                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             1.496870                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.496870                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass         3945723      0.20%      0.20% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu           603984561     29.89%     30.09% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                 34      0.00%     30.09% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                 211      0.00%     30.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd         141612915      7.01%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     37.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu          145558703      7.20%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc              1627      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd     125867426      6.23%     50.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt     196647257      9.73%     60.26% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv           157      0.00%     60.26% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.26% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult     62925509      3.11%     63.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt      3932768      0.19%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     63.57% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead          101839074      5.04%     68.61% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           3988124      0.20%     68.81% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead     630198328     31.19%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite        33231      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total           2020535648                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses            1430724445                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads        2745376103                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses    811327985                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes        891296040                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                 129124092                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.063906                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                387103      0.30%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu             21165595     16.39%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd         3912475      3.03%     19.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     19.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     19.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt         3738886      2.90%     22.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     22.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     22.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult          66334      0.05%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead             12600035      9.76%     32.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite               56711      0.04%     32.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead        87196892     67.53%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite             61      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses            714989572                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads       2000531560                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses    648901953                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes       670662137                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded               1503884745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued              2020535648                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded             23051                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined      58050361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued           11904                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved         3445                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined     88903073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples    575700372                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.509700                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.685493                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0         130903364     22.74%     22.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1          47159678      8.19%     30.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2          49021355      8.52%     39.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3          47544390      8.26%     47.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4          78285210     13.60%     61.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5          68661478     11.93%     73.23% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6          45161785      7.84%     81.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7          66423746     11.54%     92.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8          42539366      7.39%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total     575700372                       # Number of insts issued each cycle
system.cpu02.iq.rate                         3.509666                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                 164123510                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         665                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads           75064                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          19080                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads          187618683                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           4028470                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             952651054                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                      575705898                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean   129368191.200000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::stdev  8530130.544657                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    116318565                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    155767077                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  194164868772                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED   1940522868                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                   13199182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles             163080788                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          1674791517                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents             49152487                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles              128077205                       # Number of cycles rename is idle
system.cpu02.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.ROBFullEvents               24731                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups          3294193073                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts           1531610067                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        1776429982                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               228057690                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles              3956970                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles            52524353                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps              101638450                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups      1358290814                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups      994918455                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         3366                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts              109                       # count of serializing insts renamed
system.cpu02.rename.skidInsts               107632673                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 1992522565                       # The number of ROB reads
system.cpu02.rob.rob_writes                3015819610                       # The number of ROB writes
system.cpu02.timesIdled                            80                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups           87123957                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect              173                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect         3955631                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted       101360132                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits         79185223                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups      87123957                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses        7938734                       # Number of indirect misses.
system.cpu03.branchPred.lookups             101360132                       # Number of BP lookups
system.cpu03.branchPred.usedRAS               3944239                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted         1016                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads               461191588                       # number of cc regfile reads
system.cpu03.cc_regfile_writes              331445845                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts         3956324                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                 95348967                       # Number of branches committed
system.cpu03.commit.bw_lim_events            78910413                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls         19519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts      58050668                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts          834178465                       # Number of instructions committed
system.cpu03.commit.committedOps           1398313409                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples    573504182                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.438192                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.140376                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0    311156737     54.26%     54.26% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     22621663      3.94%     58.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2      9738992      1.70%     59.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3     64601899     11.26%     71.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4     13632867      2.38%     73.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      8740543      1.52%     75.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6     15816898      2.76%     77.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7     48284170      8.42%     86.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8     78910413     13.76%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total    573504182                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                802382296                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls            3941704                       # Number of function calls committed.
system.cpu03.commit.int_insts               720525388                       # Number of committed integer instructions.
system.cpu03.commit.loads                   175577331                       # Number of loads committed
system.cpu03.commit.membars                     13012                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass      3935412      0.28%      0.28% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu      550144181     39.34%     39.62% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult            30      0.00%     39.62% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv            210      0.00%     39.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd    133713668      9.56%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     49.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu     141579568     10.13%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc         1338      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd    125866328      9.00%     68.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     68.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     68.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt    196637816     14.06%     82.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv          133      0.00%     82.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     82.38% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult     62925080      4.50%     86.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.88% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt      3932751      0.28%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     87.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      45749999      3.27%     90.43% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      3967316      0.28%     90.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead    129827332      9.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite        32247      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total      1398313409                       # Class of committed instruction
system.cpu03.commit.refs                    179576894                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                 834178465                       # Number of Instructions Simulated
system.cpu03.committedOps                  1398313409                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.697125                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.697125                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles           228052191                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts           1492034369                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles              120583129                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles               199052817                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles              3956645                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles            29874239                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                 185549844                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                        2881                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                   4018601                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu03.fetch.Branches                 101360132                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines               163808839                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                   410777394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes              987316                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          348                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                    911646835                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               1193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         4770                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles               7913290                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.174300                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles        166778671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches         83129462                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      1.567678                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples        581519021                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.630140                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.210676                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0              324939346     55.88%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 116397      0.02%     55.90% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2               10960878      1.88%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                4025659      0.69%     58.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               75592969     13.00%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   6306      0.00%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6               61113496     10.51%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7               11834903      2.04%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8               92929067     15.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total          581519021                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads              1266578827                       # number of floating regfile reads
system.cpu03.fp_regfile_writes              804406363                       # number of floating regfile writes
system.cpu03.idleCycles                          7835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts            3957366                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches               95395251                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   3.380934                       # Inst execution rate
system.cpu03.iew.exec_refs                  734039023                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                  4018601                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles             148575112                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts           183654749                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts             8077                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts             196                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts            4025742                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts        1456372930                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts           730020422                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts        10823160                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts          1966103781                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents              3814816                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                  40                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles              3956645                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles             4428872                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked    117297703                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1782                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads      8077416                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        26179                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect        20233                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect      3937133                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers              1815883109                       # num instructions consuming a value
system.cpu03.iew.wb_count                  1412702903                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.586228                       # average fanout of values written-back
system.cpu03.iew.wb_producers              1064521875                       # num instructions producing a value
system.cpu03.iew.wb_rate                     2.429300                       # insts written-back per cycle
system.cpu03.iew.wb_sent                   1413710559                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads             2009641633                       # number of integer regfile reads
system.cpu03.int_regfile_writes             496743801                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             1.434462                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.434462                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass         3945629      0.20%      0.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu           560423793     28.35%     28.55% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                 30      0.00%     28.55% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                 210      0.00%     28.55% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd         141612912      7.16%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     35.71% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu          145563255      7.36%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc              1423      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     43.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd     125866914      6.37%     49.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt     196646779      9.95%     59.39% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv           136      0.00%     59.39% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.39% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult     62925157      3.18%     62.57% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt      3932753      0.20%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     62.77% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead           99906100      5.05%     67.82% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           3986256      0.20%     68.03% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead     632082871     31.97%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite        32728      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total           1976926946                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses            1433227071                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads        2749765754                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses    811326187                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes        891291522                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                 130397472                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.065960                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                313283      0.24%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu             21419713     16.43%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd         3908818      3.00%     19.66% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     19.66% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     19.66% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt         3772848      2.89%     22.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     22.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     22.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult          55481      0.04%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead             13331152     10.22%     32.82% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite               57158      0.04%     32.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead        87538978     67.13%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite             41      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses            670151718                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads       1916017709                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses    601376716                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes       623140941                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded               1456348843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued              1976926946                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded             24087                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined      58059507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued           13083                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved         4568                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined     88862816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples    581519021                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.399591                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.703051                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0         143704122     24.71%     24.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1          46865387      8.06%     32.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2          49845410      8.57%     41.34% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3          47351779      8.14%     49.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4          78729042     13.54%     63.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5          64566978     11.10%     74.13% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6          45219877      7.78%     81.90% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7          62646326     10.77%     92.68% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8          42590100      7.32%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total     581519021                       # Number of insts issued each cycle
system.cpu03.iq.rate                         3.399545                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                 163809587                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         767                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads           76925                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          20102                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads          183654749                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           4025742                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             936769292                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                      581526856                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateResidencyTicks::ON  196105391640                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                    7378224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles             177574141                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          1615207152                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents             49397200                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles              127347158                       # Number of cycles rename is idle
system.cpu03.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.ROBFullEvents               32064                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups          3186743858                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts           1484071361                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        1716846684                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               219749069                       # Number of cycles rename is running
system.cpu03.rename.SQFullEvents                    2                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.SquashCycles              3956645                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles            52888215                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps              101639508                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups      1358288599                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups      946889881                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         3793                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               79                       # count of serializing insts renamed
system.cpu03.rename.skidInsts               108848689                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 1950953907                       # The number of ROB reads
system.cpu03.rob.rob_writes                2920743073                       # The number of ROB writes
system.cpu03.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups           91220870                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect              167                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect         3957518                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted       109496103                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits         83252038                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups      91220870                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses        7968832                       # Number of indirect misses.
system.cpu04.branchPred.lookups             109496103                       # Number of BP lookups
system.cpu04.branchPred.usedRAS               3944273                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          937                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads               501823689                       # number of cc regfile reads
system.cpu04.cc_regfile_writes              355825353                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts         3958112                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                103477466                       # Number of branches committed
system.cpu04.commit.bw_lim_events            78927960                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls         19980                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts      58160069                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts          862606017                       # Number of instructions committed
system.cpu04.commit.committedOps           1447088759                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples    567979171                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.547785                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.162410                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0    297613044     52.40%     52.40% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     22498493      3.96%     56.36% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2      9739228      1.71%     58.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3     64659106     11.38%     69.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4     13539687      2.38%     71.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5     12809887      2.26%     74.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6     15839733      2.79%     76.89% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7     52352033      9.22%     86.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8     78927960     13.90%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total    567979171                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                802388770                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls            3941866                       # Number of function calls committed.
system.cpu04.commit.int_insts               765254346                       # Number of committed integer instructions.
system.cpu04.commit.loads                   179641526                       # Number of loads committed
system.cpu04.commit.membars                     13308                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass      3935385      0.27%      0.27% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu      594848859     41.11%     41.38% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult            30      0.00%     41.38% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv            210      0.00%     41.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd    133715099      9.24%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu     141581092      9.78%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc         1368      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd    125867072      8.70%     69.10% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt    196639922     13.59%     82.69% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv          136      0.00%     82.69% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult     62925776      4.35%     87.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt      3932793      0.27%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      49813957      3.44%     90.75% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      3967679      0.27%     91.03% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead    129827569      8.97%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite        31812      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total      1447088759                       # Class of committed instruction
system.cpu04.commit.refs                    183641017                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                 862606017                       # Number of Instructions Simulated
system.cpu04.committedOps                  1447088759                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.667759                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.667759                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles           213515714                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts           1540925912                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles              121223535                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles               207809515                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles              3958445                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles            29501210                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                 189610052                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                        2860                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                   4023505                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu04.fetch.Branches                 109496103                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines               163867053                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                   405205260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes              986245                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          417                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                    940169753                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles                956                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         4069                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles               7916890                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.190093                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles        166839272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches         87196311                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      1.632202                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples        576008419                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.740248                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.233184                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0              311466153     54.07%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 120448      0.02%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2               10773155      1.87%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                4026284      0.70%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               79438554     13.79%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   8297      0.00%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6               61352250     10.65%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7               11835341      2.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8               96987937     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total          576008419                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads              1266589109                       # number of floating regfile reads
system.cpu04.fp_regfile_writes              804412037                       # number of floating regfile writes
system.cpu04.idleCycles                          4821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts            3959228                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches              103523787                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   3.490910                       # Inst execution rate
system.cpu04.iew.exec_refs                  734011206                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                  4023505                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles             134752348                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts           187737447                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts             8036                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts            4034283                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts        1505253562                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts           729987701                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts        10831429                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts          2010810190                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents              3779182                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles              3958445                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles             4426183                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked    116584416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads            933                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads      8095920                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores        34792                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect        19872                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect      3939356                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers              1863722963                       # num instructions consuming a value
system.cpu04.iew.wb_count                  1461511182                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.590777                       # average fanout of values written-back
system.cpu04.iew.wb_producers              1101045256                       # num instructions producing a value
system.cpu04.iew.wb_rate                     2.537287                       # insts written-back per cycle
system.cpu04.iew.wb_sent                   1462517973                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads             2050305117                       # number of integer regfile reads
system.cpu04.int_regfile_writes             533372758                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             1.497545                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.497545                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass         3946756      0.20%      0.20% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu           605151581     29.93%     30.13% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                 30      0.00%     30.13% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                 210      0.00%     30.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd         141615209      7.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     37.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu          145560892      7.20%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc              1436      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd     125867847      6.23%     50.56% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.56% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.56% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt     196648780      9.73%     60.29% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv           140      0.00%     60.29% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.29% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult     62925845      3.11%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt      3932797      0.19%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     63.59% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead          101810214      5.04%     68.63% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           3991643      0.20%     68.83% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead     630155982     31.17%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite        32258      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total           2021641620                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses            1430476154                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads        2745091125                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses    811332175                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes        891327124                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                 128878146                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.063749                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                342575      0.27%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu             21147360     16.41%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd         3911489      3.04%     19.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     19.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     19.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt         3603179      2.80%     22.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     22.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     22.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult          23304      0.02%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead             12606015      9.78%     32.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite               60864      0.05%     32.35% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead        87183315     67.65%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite             45      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses            716096856                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads       2003090417                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses    650179007                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes       672091269                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded               1505229602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued              2021641620                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded             23960                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined      58164793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued           11738                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved         3980                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined     89127566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples    576008419                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.509743                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.686206                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0         131127096     22.76%     22.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1          47135285      8.18%     30.95% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2          49021923      8.51%     39.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3          47452889      8.24%     47.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4          78192487     13.57%     61.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5          68766749     11.94%     73.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6          45084845      7.83%     81.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7          66826101     11.60%     92.64% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8          42401044      7.36%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total     576008419                       # Number of insts issued each cycle
system.cpu04.iq.rate                         3.509714                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                 163867701                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         666                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads           77661                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          19870                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads          187737447                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           4034283                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             953007515                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                      576013240                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean   122275135.800000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::stdev  6505363.365852                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    110805750                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    138008187                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  194271264603                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED   1834127037                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                   12891840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles             163356473                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          1676197660                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents             49183993                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles              127846172                       # Number of cycles rename is idle
system.cpu04.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.ROBFullEvents               21933                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups          3296880626                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts           1532960942                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        1777989208                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               228292293                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles              3958445                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles            52552388                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps              101791521                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups      1358309247                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups      995928298                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         2648                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               81                       # count of serializing insts renamed
system.cpu04.rename.skidInsts               107621741                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 1994296035                       # The number of ROB reads
system.cpu04.rob.rob_writes                3018526968                       # The number of ROB writes
system.cpu04.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups           91475246                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect              218                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect         3957086                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted       109298402                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits         83154531                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups      91475246                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses        8320715                       # Number of indirect misses.
system.cpu05.branchPred.lookups             109298402                       # Number of BP lookups
system.cpu05.branchPred.usedRAS               3944466                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          827                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads               500865357                       # number of cc regfile reads
system.cpu05.cc_regfile_writes              355257695                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts         3957686                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                103281525                       # Number of branches committed
system.cpu05.commit.bw_lim_events            78955508                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls         19977                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts      58123620                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts          861844402                       # Number of instructions committed
system.cpu05.commit.committedOps           1445943126                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples    556128564                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.600016                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.172929                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0    285815496     51.39%     51.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     22565763      4.06%     55.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2      9752179      1.75%     57.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3     64850820     11.66%     68.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4     13431731      2.42%     71.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5     12723619      2.29%     73.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6     15902674      2.86%     76.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7     52130774      9.37%     85.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8     78955508     14.20%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total    556128564                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                802398043                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls            3942281                       # Number of function calls committed.
system.cpu05.commit.int_insts               764298604                       # Number of committed integer instructions.
system.cpu05.commit.loads                   179552168                       # Number of loads committed
system.cpu05.commit.membars                     13306                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass      3935784      0.27%      0.27% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu      593787538     41.07%     41.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult            30      0.00%     41.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv            210      0.00%     41.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd    133714396      9.25%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     50.59% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu     141580384      9.79%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc         1481      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     60.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd    125869584      8.71%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt    196638896     13.60%     82.68% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv          148      0.00%     82.68% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     82.68% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult     62925536      4.35%     87.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt      3932772      0.27%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      49718728      3.44%     90.74% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      3968929      0.27%     91.02% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead    129833440      8.98%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite        35270      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total      1445943126                       # Class of committed instruction
system.cpu05.commit.refs                    183556367                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                 861844402                       # Number of Instructions Simulated
system.cpu05.committedOps                  1445943126                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.654596                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.654596                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles           201014706                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts           1539741079                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles              121901098                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles               208060669                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles              3957957                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles            29218670                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                 189530413                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                        3175                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                   4025927                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                          12                       # TLB misses on write requests
system.cpu05.fetch.Branches                 109298402                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines               164048617                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                   393169774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes              986579                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                    939363440                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles                927                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         4279                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles               7915914                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.193737                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles        167019795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches         87098997                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      1.665067                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples        564153100                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.795687                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.242724                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0              300053588     53.19%     53.19% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 119137      0.02%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               10533609      1.87%     55.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                4026520      0.71%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               79005193     14.00%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   6957      0.00%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6               61777939     10.95%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7               11835074      2.10%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8               96795083     17.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total          564153100                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads              1266595808                       # number of floating regfile reads
system.cpu05.fp_regfile_writes              804417821                       # number of floating regfile writes
system.cpu05.idleCycles                          6450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts            3958830                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches              103329480                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   3.549634                       # Inst execution rate
system.cpu05.iew.exec_refs                  726820210                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                  4025926                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles             122852941                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts           187641165                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts             7894                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts             157                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts            4035058                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts        1504071642                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts           722794284                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts        10819674                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts          2002560098                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents              3730595                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles              3957957                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles             4429473                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked    115435146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1058                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads      8088996                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        30859                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect        20290                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect      3938540                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers              1862147656                       # num instructions consuming a value
system.cpu05.iew.wb_count                  1460364025                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.590780                       # average fanout of values written-back
system.cpu05.iew.wb_producers              1100120096                       # num instructions producing a value
system.cpu05.iew.wb_rate                     2.588566                       # insts written-back per cycle
system.cpu05.iew.wb_sent                   1461371134                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads             2035259721                       # number of integer regfile reads
system.cpu05.int_regfile_writes             532602025                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             1.527661                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.527661                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass         3946736      0.20%      0.20% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu           604093682     30.00%     30.20% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                 32      0.00%     30.20% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                 217      0.00%     30.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd         141614053      7.03%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     37.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu          145556876      7.23%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc              1542      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.46% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd     125870412      6.25%     50.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt     196647721      9.77%     60.48% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv           149      0.00%     60.48% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.48% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult     62925573      3.13%     63.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt      3932774      0.20%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     63.80% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead           99593479      4.95%     68.75% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           3990723      0.20%     68.95% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead     625170114     31.05%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite        35693      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total           2013379776                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses            1424109090                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads        2733737636                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses    811341283                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes        891322585                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                 126614788                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.062887                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                411444      0.32%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu             20691672     16.34%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd         3910524      3.09%     19.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     19.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     19.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt         3612433      2.85%     22.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     22.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     22.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult          71156      0.06%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead             11662034      9.21%     31.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               53379      0.04%     31.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead        86202095     68.08%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite             51      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses            711938738                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads       1983802287                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses    649022742                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes       670877592                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded               1504048081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued              2013379776                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded             23561                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined      58128505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued           12487                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved         3584                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined     89014042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples    564153100                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.568854                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.671189                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0         121215103     21.49%     21.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1          47299012      8.38%     29.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2          48066340      8.52%     38.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3          47711635      8.46%     46.85% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4          77381772     13.72%     60.56% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5          68902593     12.21%     72.78% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6          44941790      7.97%     80.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7          65956454     11.69%     92.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8          42678401      7.57%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total     564153100                       # Number of insts issued each cycle
system.cpu05.iq.rate                         3.568813                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                 164049286                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         686                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads           76918                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          19627                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads          187641165                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           4035058                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             945425267                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                      564159550                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean   385296229.200000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::stdev  16088922.697283                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    370007622                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    437856705                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  190325948202                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED   5779443438                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                   24745530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles             151217143                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          1674856238                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents             48914357                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles              128388254                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents               18874                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups          3294480411                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts           1531775868                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        1776597150                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               228388080                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles              3957957                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles            52198699                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps              101740887                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups      1358308366                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups      995008990                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles         2967                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu05.rename.skidInsts               106517003                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 1981236500                       # The number of ROB reads
system.cpu05.rob.rob_writes                3016158094                       # The number of ROB writes
system.cpu05.timesIdled                            82                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups           92053317                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect              153                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect         3955428                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted       109573470                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits         83291918                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups      92053317                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses        8761399                       # Number of indirect misses.
system.cpu06.branchPred.lookups             109573470                       # Number of BP lookups
system.cpu06.branchPred.usedRAS               3943987                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          863                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads               502284266                       # number of cc regfile reads
system.cpu06.cc_regfile_writes              356097196                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts         3956152                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                103570220                       # Number of branches committed
system.cpu06.commit.bw_lim_events            78860548                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls         19927                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts      58023327                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts          862925871                       # Number of instructions committed
system.cpu06.commit.committedOps           1447636699                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples    555904608                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.604110                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.173746                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0    285435703     51.35%     51.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     22444150      4.04%     55.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2      9737614      1.75%     57.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3     64794367     11.66%     68.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4     13416176      2.41%     71.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5     12917750      2.32%     73.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6     15891718      2.86%     76.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7     52406582      9.43%     85.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8     78860548     14.19%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total    555904608                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                802381676                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls            3941773                       # Number of function calls committed.
system.cpu06.commit.int_insts               765761210                       # Number of committed integer instructions.
system.cpu06.commit.loads                   179686477                       # Number of loads committed
system.cpu06.commit.membars                     13274                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass      3935335      0.27%      0.27% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu      595357796     41.13%     41.40% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult            30      0.00%     41.40% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv            210      0.00%     41.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd    133714011      9.24%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     50.63% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu     141579940      9.78%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc         1368      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     60.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd    125865912      8.69%     69.11% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     69.11% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt    196638322     13.58%     82.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv          136      0.00%     82.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult     62925264      4.35%     87.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt      3932761      0.27%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      49860236      3.44%     90.76% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      3967483      0.27%     91.03% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead    129826241      8.97%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite        31654      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total      1447636699                       # Class of committed instruction
system.cpu06.commit.refs                    183685614                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                 862925871                       # Number of Instructions Simulated
system.cpu06.committedOps                  1447636699                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.653501                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.653501                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles           200702978                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts           1541312828                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles              121708471                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles               208339904                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles              3956478                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles            29207973                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                 189647331                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                        2686                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                   4018090                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu06.fetch.Branches                 109573470                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines               163847822                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                   393134625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes              986080                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          400                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                    940364189                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         5066                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles               7912956                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.194306                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles        166818130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches         87235905                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      1.667541                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples        563915804                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.799607                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.243540                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0              299564883     53.12%     53.12% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 114385      0.02%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2               10522645      1.87%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                4023028      0.71%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               79242326     14.05%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   5981      0.00%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6               61595602     10.92%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7               11834751      2.10%     82.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8               97012203     17.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total          563915804                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads              1266578477                       # number of floating regfile reads
system.cpu06.fp_regfile_writes              804404203                       # number of floating regfile writes
system.cpu06.idleCycles                          6958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts            3957318                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches              103614130                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   3.555151                       # Inst execution rate
system.cpu06.iew.exec_refs                  727573229                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                  4018090                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles             122540182                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts           187761571                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts             8029                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts             133                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts            4024884                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts        1505665879                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts           723555139                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts        10827937                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts          2004830412                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents              3729019                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles              3956478                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles             4425143                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked    115401568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads            932                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads      8075093                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        25747                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect        19903                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect      3937415                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers              1863709396                       # num instructions consuming a value
system.cpu06.iew.wb_count                  1462003658                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.590952                       # average fanout of values written-back
system.cpu06.iew.wb_producers              1101363163                       # num instructions producing a value
system.cpu06.iew.wb_rate                     2.592560                       # insts written-back per cycle
system.cpu06.iew.wb_sent                   1463010342                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads             2037866392                       # number of integer regfile reads
system.cpu06.int_regfile_writes             533742095                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             1.530220                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.530220                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass         3945433      0.20%      0.20% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu           605615262     30.05%     30.24% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                 30      0.00%     30.24% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                 210      0.00%     30.24% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd         141613210      7.03%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     37.27% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu          145558832      7.22%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc              1417      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd     125866565      6.24%     50.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt     196647151      9.76%     60.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv           138      0.00%     60.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult     62925320      3.12%     63.61% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt      3932764      0.20%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     63.81% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead           99049517      4.91%     68.72% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           3986410      0.20%     68.92% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead     626484072     31.08%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite        32022      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total           2015658353                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses            1425814479                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads        2736749523                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses    811323975                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes        891290060                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                 126956946                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.062985                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                407778      0.32%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu             20791050     16.38%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd         3913450      3.08%     19.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     19.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     19.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt         3628823      2.86%     22.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     22.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     22.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult          61602      0.05%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead             11610768      9.15%     31.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite               51600      0.04%     31.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead        86491839     68.13%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite             36      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses            712855387                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads       1985451451                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses    650679683                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes       672405011                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded               1505641936                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued              2015658353                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded             23943                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined      58029169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued           11522                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved         4016                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined     88842625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples    563915804                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.574396                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.670160                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0         120650600     21.40%     21.40% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1          47294583      8.39%     29.78% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2          48046542      8.52%     38.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3          47655625      8.45%     46.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4          77334453     13.71%     60.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5          69109651     12.26%     72.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6          44883534      7.96%     80.68% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7          66409988     11.78%     92.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8          42530828      7.54%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total     563915804                       # Number of insts issued each cycle
system.cpu06.iq.rate                         3.574352                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                 163848606                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         803                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads           77529                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          19839                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads          187761571                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           4024884                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             946738598                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                      563922762                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean   390425561.400000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::stdev  16719080.172231                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    372233394                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    446024529                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  190249008219                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED   5856383421                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                   24982318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles             150829560                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          1676884048                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents             48990885                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles              128200392                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents               16758                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups          3297714405                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts           1533359137                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        1778480988                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               228662955                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles              3956478                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles            52263391                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps              101596915                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups      1358285794                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups      996246128                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         3028                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               78                       # count of serializing insts renamed
system.cpu06.rename.skidInsts               106536641                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 1982700043                       # The number of ROB reads
system.cpu06.rob.rob_writes                3019331295                       # The number of ROB writes
system.cpu06.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups           93319286                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect              165                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect         3955655                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted       109484659                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits         83248850                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups      93319286                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses       10070436                       # Number of indirect misses.
system.cpu07.branchPred.lookups             109484659                       # Number of BP lookups
system.cpu07.branchPred.usedRAS               3944259                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          829                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads               501823333                       # number of cc regfile reads
system.cpu07.cc_regfile_writes              355824901                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts         3957131                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                103476053                       # Number of branches committed
system.cpu07.commit.bw_lim_events            78911558                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls         20188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts      58052835                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts          862585909                       # Number of instructions committed
system.cpu07.commit.committedOps           1447083289                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples    568108211                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.547197                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.161796                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0    297605003     52.39%     52.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     22597770      3.98%     56.36% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2      9752433      1.72%     58.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3     64728171     11.39%     69.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4     13542748      2.38%     71.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5     12804900      2.25%     74.11% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6     15851212      2.79%     76.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7     52314416      9.21%     86.11% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8     78911558     13.89%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total    568108211                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                802388253                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls            3941999                       # Number of function calls committed.
system.cpu07.commit.int_insts               765268259                       # Number of committed integer instructions.
system.cpu07.commit.loads                   179642331                       # Number of loads committed
system.cpu07.commit.membars                     13448                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass      3935455      0.27%      0.27% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu      594843394     41.11%     41.38% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult            30      0.00%     41.38% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv            210      0.00%     41.38% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd    133714557      9.24%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu     141580512      9.78%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc         1379      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     60.40% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd    125867232      8.70%     69.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt    196639120     13.59%     82.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv          135      0.00%     82.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult     62925512      4.35%     87.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt      3932777      0.27%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      49813939      3.44%     90.75% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      3968106      0.27%     91.03% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead    129828392      8.97%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite        32539      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total      1447083289                       # Class of committed instruction
system.cpu07.commit.refs                    183642976                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                 862585909                       # Number of Instructions Simulated
system.cpu07.committedOps                  1447083289                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.667913                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.667913                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles           213668879                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts           1540805304                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles              121223826                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles               207753898                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles              3957436                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles            29519751                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                 189616055                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                        2932                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                   4020111                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu07.fetch.Branches                 109484659                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines               163883729                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                   405300935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes              986901                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          369                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                    940053968                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1946                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         9626                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles               7914872                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.190034                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles        166853478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches         87193109                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      1.631662                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples        576123790                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.739417                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.232961                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0              311608963     54.09%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 113467      0.02%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2               10772643      1.87%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                4020024      0.70%     56.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               79430109     13.79%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   6217      0.00%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6               61385444     10.65%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7               11835135      2.05%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8               96951788     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total          576123790                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads              1266588020                       # number of floating regfile reads
system.cpu07.fp_regfile_writes              804411736                       # number of floating regfile writes
system.cpu07.idleCycles                          8847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts            3958029                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches              103521702                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   3.488692                       # Inst execution rate
system.cpu07.iew.exec_refs                  733185628                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                  4020111                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles             134934113                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts           187721108                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts             8153                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts              86                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts            4027000                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts        1505141530                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts           729165517                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts        10818726                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts          2009949250                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents              3783799                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles              3957436                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles             4430227                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked    116478350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads            921                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads      8078776                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        26355                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect        20667                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect      3937362                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers              1863784462                       # num instructions consuming a value
system.cpu07.iew.wb_count                  1461468596                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.590735                       # average fanout of values written-back
system.cpu07.iew.wb_producers              1101002651                       # num instructions producing a value
system.cpu07.iew.wb_rate                     2.536688                       # insts written-back per cycle
system.cpu07.iew.wb_sent                   1462476906                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads             2048695734                       # number of integer regfile reads
system.cpu07.int_regfile_writes             533355382                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             1.497200                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.497200                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass         3946376      0.20%      0.20% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu           605117158     29.94%     30.14% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                 30      0.00%     30.14% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                 211      0.00%     30.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd         141613586      7.01%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     37.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu          145560126      7.20%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc              1449      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd     125867907      6.23%     50.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt     196648132      9.73%     60.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv           140      0.00%     60.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult     62925611      3.11%     63.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt      3932779      0.19%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     63.62% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead          101823382      5.04%     68.66% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           3987429      0.20%     68.86% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead     629310702     31.14%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite        32962      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total           2020767980                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses            1429526074                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads        2743293038                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses    811331856                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes        891302265                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                 128720581                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.063699                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                338919      0.26%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu             21110889     16.40%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd         3909107      3.04%     19.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt         3701748      2.88%     22.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     22.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     22.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult          59965      0.05%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead             12558899      9.76%     32.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite               56314      0.04%     32.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead        86984705     67.58%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite             35      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses            716016111                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads       2003099425                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses    650136740                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes       671897509                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded               1505117225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued              2020767980                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded             24305                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined      58058230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued           12136                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved         4117                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined     88879255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples    576123790                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.507524                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.686629                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0         131399301     22.81%     22.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1          47086736      8.17%     30.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2          49032216      8.51%     39.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3          47486950      8.24%     47.73% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4          78158723     13.57%     61.30% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5          68831552     11.95%     73.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6          45074592      7.82%     81.07% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7          66514002     11.55%     92.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8          42539718      7.38%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total     576123790                       # Number of insts issued each cycle
system.cpu07.iq.rate                         3.507470                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                 163885270                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                        1558                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads           78357                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          20049                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads          187721108                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           4027000                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             952168732                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                      576132637                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean   119225477.400000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::stdev  9871257.653032                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    106516377                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    151934247                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  194317009479                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED   1788382161                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                   12772443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles             163578012                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          1676207292                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents             49114842                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles              127837228                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents               24563                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups          3296613719                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts           1532842313                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        1777852523                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               228252174                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles              3957436                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles            52494936                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps              101645206                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups      1358304830                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups      995792065                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         4004                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               85                       # count of serializing insts renamed
system.cpu07.rename.skidInsts               107585495                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 1994328994                       # The number of ROB reads
system.cpu07.rob.rob_writes                3018287899                       # The number of ROB writes
system.cpu07.timesIdled                            93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups           91554492                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect              134                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect         3955677                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted       109553472                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits         83281953                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups      91554492                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses        8272539                       # Number of indirect misses.
system.cpu08.branchPred.lookups             109553472                       # Number of BP lookups
system.cpu08.branchPred.usedRAS               3944095                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          922                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads               502176598                       # number of cc regfile reads
system.cpu08.cc_regfile_writes              356037212                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts         3956608                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                103545487                       # Number of branches committed
system.cpu08.commit.bw_lim_events            78906812                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls         19838                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts      58050795                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts          862875420                       # Number of instructions committed
system.cpu08.commit.committedOps           1447510874                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples    568094203                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.548012                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.162450                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0    297688418     52.40%     52.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     22466049      3.95%     56.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2      9739107      1.71%     58.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3     64643381     11.38%     69.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4     13536584      2.38%     71.83% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5     12859534      2.26%     74.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6     15842260      2.79%     76.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7     52412058      9.23%     86.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8     78906812     13.89%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total    568094203                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                802393409                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls            3941958                       # Number of function calls committed.
system.cpu08.commit.int_insts               765618305                       # Number of committed integer instructions.
system.cpu08.commit.loads                   179679471                       # Number of loads committed
system.cpu08.commit.membars                     13214                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass      3935563      0.27%      0.27% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu      595230669     41.12%     41.39% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult            30      0.00%     41.39% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv            210      0.00%     41.39% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd    133714892      9.24%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     50.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu     141580868      9.78%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc         1341      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     60.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd    125868400      8.70%     69.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     69.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt    196639618     13.58%     82.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv          134      0.00%     82.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult     62925664      4.35%     87.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt      3932787      0.27%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      49849102      3.44%     90.75% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      3968001      0.27%     91.03% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead    129830369      8.97%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite        33226      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total      1447510874                       # Class of committed instruction
system.cpu08.commit.refs                    183680698                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                 862875420                       # Number of Instructions Simulated
system.cpu08.committedOps                  1447510874                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.667671                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.667671                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles           213666171                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts           1541213079                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles              121139177                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles               207830230                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles              3956915                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles            29516523                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                 189642457                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                        2869                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                   4020330                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu08.fetch.Branches                 109553472                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines               163796889                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                   405376601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes              986340                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          432                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                    940331331                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               1340                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         6392                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles               7913830                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.190158                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles        166767336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches         87226048                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      1.632189                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples        576109016                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.740191                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.233205                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0              311530959     54.08%     54.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 110079      0.02%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2               10772380      1.87%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                4019589      0.70%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               79502375     13.80%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   6334      0.00%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6               61304726     10.64%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7               11835113      2.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8               97027461     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total          576109016                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads              1266593476                       # number of floating regfile reads
system.cpu08.fp_regfile_writes              804416078                       # number of floating regfile writes
system.cpu08.idleCycles                          7660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts            3957770                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches              103591599                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   3.491588                       # Inst execution rate
system.cpu08.iew.exec_refs                  734406268                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                  4020330                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles             134854996                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts           187756446                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts             7978                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts             135                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts            4027172                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts        1505566388                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts           730385938                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts        10830147                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts          2011561898                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents              3787680                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles              3956915                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles             4434263                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked    116601173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1059                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads      8076973                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        25945                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect        20419                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect      3937351                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers              1864166288                       # num instructions consuming a value
system.cpu08.iew.wb_count                  1461897707                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.590794                       # average fanout of values written-back
system.cpu08.iew.wb_producers              1101337817                       # num instructions producing a value
system.cpu08.iew.wb_rate                     2.537503                       # insts written-back per cycle
system.cpu08.iew.wb_sent                   1462904591                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads             2051369051                       # number of integer regfile reads
system.cpu08.int_regfile_writes             533633380                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             1.497744                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.497744                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass         3945848      0.20%      0.20% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu           605505879     29.94%     30.14% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                 34      0.00%     30.14% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                 210      0.00%     30.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd         141615293      7.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     37.14% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu          145562399      7.20%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc              1434      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.34% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd     125869099      6.22%     50.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt     196648453      9.72%     60.28% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv           144      0.00%     60.28% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.28% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult     62925694      3.11%     63.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt      3932791      0.19%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     63.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead          101854052      5.04%     68.62% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           3986897      0.20%     68.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead     630510072     31.18%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite        33751      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total           2022392050                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses            1430940983                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads        2745913888                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses    811337911                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes        891308463                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                 129015135                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.063793                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                343965      0.27%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu             21163739     16.40%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd         3911543      3.03%     19.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt         3619331      2.81%     22.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     22.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     22.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult          25747      0.02%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead             12639545      9.80%     32.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite               56003      0.04%     32.37% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead        87255238     67.63%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite             24      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses            716520354                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads       2004006669                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses    650559796                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes       672313444                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded               1505542613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued              2022392050                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded             23775                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined      58055500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued           12311                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved         3937                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined     88863053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples    576109016                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.510433                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.686245                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0         131138867     22.76%     22.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1          47095442      8.17%     30.94% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2          49021826      8.51%     39.45% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3          47439135      8.23%     47.68% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4          78208355     13.58%     61.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5          68823525     11.95%     73.20% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6          45092055      7.83%     81.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7          66886312     11.61%     92.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8          42403499      7.36%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total     576109016                       # Number of insts issued each cycle
system.cpu08.iq.rate                         3.510386                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                 163797887                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                        1019                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads           76940                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          19621                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads          187756446                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           4027172                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             953528693                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                      576116676                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean   119410980.600000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::stdev  9961075.332351                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value    102493404                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value    140943915                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  194314226931                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED   1791164709                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                   12788404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles             163490136                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          1676701507                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents             49198844                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles              127761825                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents               24589                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups          3297420910                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts           1533257017                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        1778329946                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               228326047                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles              3956915                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles            52571599                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps              101628415                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups      1358296736                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups      996085205                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         2494                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               85                       # count of serializing insts renamed
system.cpu08.rename.skidInsts               107675222                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 1994745225                       # The number of ROB reads
system.cpu08.rob.rob_writes                3019138207                       # The number of ROB writes
system.cpu08.timesIdled                            85                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups           91528293                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect              227                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect         3956270                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted       109333342                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits         83171455                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups      91528293                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses        8356838                       # Number of indirect misses.
system.cpu09.branchPred.lookups             109333342                       # Number of BP lookups
system.cpu09.branchPred.usedRAS               3944791                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted         1033                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads               501058154                       # number of cc regfile reads
system.cpu09.cc_regfile_writes              355369470                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts         3957702                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                103320829                       # Number of branches committed
system.cpu09.commit.bw_lim_events            78951661                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls         20296                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts      58074664                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts          861976148                       # Number of instructions committed
system.cpu09.commit.committedOps           1446168668                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples    556362111                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.599330                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.172828                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0    286032917     51.41%     51.41% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     22540319      4.05%     55.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2      9753389      1.75%     57.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3     64861151     11.66%     68.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4     13421296      2.41%     71.29% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5     12734367      2.29%     73.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6     15901266      2.86%     76.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7     52165745      9.38%     85.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8     78951661     14.19%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total    556362111                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                802394098                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls            3942174                       # Number of function calls committed.
system.cpu09.commit.int_insts               764504473                       # Number of committed integer instructions.
system.cpu09.commit.loads                   179568784                       # Number of loads committed
system.cpu09.commit.membars                     13518                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass      3935638      0.27%      0.27% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu      593998572     41.07%     41.35% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult            30      0.00%     41.35% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv            210      0.00%     41.35% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd    133714532      9.25%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     50.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu     141580520      9.79%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc         1475      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     60.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd    125868536      8.70%     69.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt    196639092     13.60%     82.68% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv          146      0.00%     82.68% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     82.68% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult     62925584      4.35%     87.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt      3932776      0.27%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      49737582      3.44%     90.75% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      3968676      0.27%     91.02% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead    129831202      8.98%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite        34097      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total      1446168668                       # Class of committed instruction
system.cpu09.commit.refs                    183571557                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                 861976148                       # Number of Instructions Simulated
system.cpu09.committedOps                  1446168668                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.654763                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.654763                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles           201227781                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts           1539909174                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles              121894492                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles               208084880                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles              3958027                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles            29215830                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                 189543137                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                        3213                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                   4022087                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                          12                       # TLB misses on write requests
system.cpu09.fetch.Branches                 109333342                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines               164029126                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                   393411617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes              986741                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          367                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                    939452981                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               1776                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         9426                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles               7916054                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.193719                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles        166999797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches         87116246                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      1.664544                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples        564381010                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.794832                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.242560                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0              300255916     53.20%     53.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 109226      0.02%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2               10538793      1.87%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                4018739      0.71%     55.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               79040782     14.00%     69.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   6341      0.00%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6               61771136     10.94%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7               11835168      2.10%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8               96804909     17.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total          564381010                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads              1266593924                       # number of floating regfile reads
system.cpu09.fp_regfile_writes              804415825                       # number of floating regfile writes
system.cpu09.idleCycles                          9499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts            3959029                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches              103368124                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   3.548866                       # Inst execution rate
system.cpu09.iew.exec_refs                  727010438                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                  4022087                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles             123079512                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts           187649374                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts             8424                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts             182                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts            4029899                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts        1504248589                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts           722988351                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts        10818479                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts          2002946451                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents              3734886                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles              3958027                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles             4430734                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked    115452650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1308                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads      8080588                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        27126                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect        21231                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect      3937798                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers              1862328291                       # num instructions consuming a value
system.cpu09.iew.wb_count                  1460569376                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.590801                       # average fanout of values written-back
system.cpu09.iew.wb_producers              1100264667                       # num instructions producing a value
system.cpu09.iew.wb_rate                     2.587870                       # insts written-back per cycle
system.cpu09.iew.wb_sent                   1461577547                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads             2035815198                       # number of integer regfile reads
system.cpu09.int_regfile_writes             532754465                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             1.527269                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.527269                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass         3946762      0.20%      0.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu           604288528     30.01%     30.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                 32      0.00%     30.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                 218      0.00%     30.20% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd         141613969      7.03%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     37.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu          145558655      7.23%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc              1539      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd     125869113      6.25%     50.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt     196647988      9.77%     60.48% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv           150      0.00%     60.48% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.48% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult     62925627      3.12%     63.60% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt      3932778      0.20%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     63.80% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           99571027      4.94%     68.74% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           3987970      0.20%     68.94% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead     625385988     31.06%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite        34591      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total           2013764935                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses            1424378415                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads        2734222590                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses    811337796                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes        891306906                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                 126668048                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.062901                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                410951      0.32%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu             20697991     16.34%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd         3909383      3.09%     19.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     19.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     19.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt         3616323      2.85%     22.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     22.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     22.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult          71521      0.06%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead             11662026      9.21%     31.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               53363      0.04%     31.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead        86246441     68.09%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite             49      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses            712107806                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads       1984368422                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses    649231580                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes       671021613                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded               1504223499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued              2013764935                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded             25090                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined      58079907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued           12089                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved         4794                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined     88901218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples    564381010                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.568095                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.671470                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0         121389919     21.51%     21.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1          47282041      8.38%     29.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2          48062913      8.52%     38.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3          47702821      8.45%     46.85% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4          77420678     13.72%     60.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5          68911657     12.21%     72.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6          44935890      7.96%     80.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7          66008460     11.70%     92.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8          42666631      7.56%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total     564381010                       # Number of insts issued each cycle
system.cpu09.iq.rate                         3.568035                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                 164030631                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                        1523                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads           79713                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          20765                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads          187649374                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           4029899                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             945688845                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                      564390509                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean   379522852.800000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::stdev  15946451.676351                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value    359484489                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value    429217686                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  190412548848                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED   5692842792                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                   24514571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles             151442755                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          1675136976                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents             48904423                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles              128377139                       # Number of cycles rename is idle
system.cpu09.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.ROBFullEvents               18814                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups          3294827665                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts           1531948878                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        1776803502                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               228414919                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles              3958027                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles            52185132                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps              101666502                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups      1358303008                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups      995133175                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         3038                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu09.rename.skidInsts               106495768                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 1981649765                       # The number of ROB reads
system.cpu09.rob.rob_writes                3016505630                       # The number of ROB writes
system.cpu09.timesIdled                            95                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups           92215079                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect              175                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect         3956005                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted       109294870                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits         83152396                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups      92215079                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses        9062683                       # Number of indirect misses.
system.cpu10.branchPred.lookups             109294870                       # Number of BP lookups
system.cpu10.branchPred.usedRAS               3944226                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          960                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads               500883718                       # number of cc regfile reads
system.cpu10.cc_regfile_writes              355260648                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts         3956744                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                103288673                       # Number of branches committed
system.cpu10.commit.bw_lim_events            78995654                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls         19756                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts      58034269                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts          861835368                       # Number of instructions committed
system.cpu10.commit.committedOps           1445964412                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples    556187473                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.599779                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.173370                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0    285983944     51.42%     51.42% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     22476287      4.04%     55.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2      9738057      1.75%     57.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3     64856554     11.66%     68.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4     13417921      2.41%     71.28% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5     12667491      2.28%     73.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6     15892977      2.86%     76.42% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7     52158588      9.38%     85.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8     78995654     14.20%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total    556187473                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                802390044                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls            3941984                       # Number of function calls committed.
system.cpu10.commit.int_insts               764342343                       # Number of committed integer instructions.
system.cpu10.commit.loads                   179550396                       # Number of loads committed
system.cpu10.commit.membars                     13160                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass      3935559      0.27%      0.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu      593815966     41.07%     41.34% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult            30      0.00%     41.34% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv            210      0.00%     41.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd    133714263      9.25%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     50.59% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu     141580252      9.79%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc         1511      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     60.38% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd    125867616      8.70%     69.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt    196638702     13.60%     82.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv          151      0.00%     82.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult     62925496      4.35%     87.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt      3932768      0.27%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      49720717      3.44%     90.74% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      3968026      0.27%     91.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead    129829679      8.98%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite        33466      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total      1445964412                       # Class of committed instruction
system.cpu10.commit.refs                    183551888                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                 861835368                       # Number of Instructions Simulated
system.cpu10.committedOps                  1445964412                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.654656                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.654656                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles           201054053                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts           1539661125                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles              121923462                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles               208064389                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles              3957042                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles            29201514                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                 189512442                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                        3075                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                   4020907                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu10.fetch.Branches                 109294870                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines               164063054                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                   393203224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes              986682                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          481                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                    939285689                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               1199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         5200                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles               7914084                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.193715                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles        167033314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches         87096622                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      1.664794                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples        564200460                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.795273                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.242632                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0              300136367     53.20%     53.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 107376      0.02%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2               10518913      1.86%     55.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                4013195      0.71%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               78993790     14.00%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   6087      0.00%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6               61829290     10.96%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7               11835497      2.10%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8               96759945     17.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total          564200460                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads              1266588916                       # number of floating regfile reads
system.cpu10.fp_regfile_writes              804410667                       # number of floating regfile writes
system.cpu10.idleCycles                          4941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts            3957780                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches              103333556                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   3.551579                       # Inst execution rate
system.cpu10.iew.exec_refs                  728094879                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                  4020907                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles             122860319                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts           187627800                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts             8047                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts            4027574                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts        1504004533                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts           724073972                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts        10827541                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts          2003819898                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents              3734940                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles              3957042                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles             4431970                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked    115535002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads            969                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads      8077403                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores        26082                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect        20329                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect      3937451                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers              1862076750                       # num instructions consuming a value
system.cpu10.iew.wb_count                  1460338881                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.590804                       # average fanout of values written-back
system.cpu10.iew.wb_producers              1100122499                       # num instructions producing a value
system.cpu10.iew.wb_rate                     2.588311                       # insts written-back per cycle
system.cpu10.iew.wb_sent                   1461346216                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads             2037871205                       # number of integer regfile reads
system.cpu10.int_regfile_writes             532606393                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             1.527521                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.527521                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass         3946012      0.20%      0.20% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu           604081144     29.98%     30.18% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                 30      0.00%     30.18% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                 210      0.00%     30.18% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd         141612819      7.03%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     37.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu          145557333      7.22%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc              1598      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd     125868166      6.25%     50.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.68% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt     196647706      9.76%     60.44% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv           155      0.00%     60.44% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.44% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult     62925544      3.12%     63.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt      3932772      0.20%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     63.76% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           99359229      4.93%     68.69% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           3987305      0.20%     68.89% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead     626693434     31.11%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite        33983      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total           2014647440                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses            1426101429                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads        2737248379                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses    811332145                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes        891292482                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                 127119849                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.063098                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                408704      0.32%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu             20810182     16.37%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd         3912179      3.08%     19.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     19.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     19.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt         3650322      2.87%     22.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     22.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     22.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult          66229      0.05%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead             11697856      9.20%     31.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite               51671      0.04%     31.94% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead        86522651     68.06%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite             55      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses            711719848                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads       1983378371                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses    649006736                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes       670752184                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded               1503980563                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued              2014647440                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded             23970                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined      58040111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued           11562                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved         4214                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined     88856801                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples    564200460                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.570801                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.670275                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0         121013360     21.45%     21.45% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1          47283989      8.38%     29.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2          48057102      8.52%     38.35% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3          47719607      8.46%     46.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4          77489135     13.73%     60.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5          68979565     12.23%     72.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6          44923707      7.96%     80.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          66178141     11.73%     92.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8          42555854      7.54%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total     564200460                       # Number of insts issued each cycle
system.cpu10.iq.rate                         3.570770                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                 164063863                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         828                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads           76947                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          19781                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads          187627800                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           4027574                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             946701205                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                      564205401                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   383417842.800000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  20794390.999175                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value    362565738                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value    454913964                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  190354123998                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED   5751267642                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                   24699679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles             151176040                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          1674908740                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents             48993255                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles              128419771                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents               18224                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups          3294345220                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts           1531701094                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        1776523345                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               228376172                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles              3957042                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles            52268885                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps              101614578                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups      1358291299                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups      994954121                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         2550                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               95                       # count of serializing insts renamed
system.cpu10.rename.skidInsts               106571597                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 1981186860                       # The number of ROB reads
system.cpu10.rob.rob_writes                3016010425                       # The number of ROB writes
system.cpu10.timesIdled                            86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups           92339896                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect              158                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect         3955521                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted       109494606                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits         83253563                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups      92339896                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses        9086333                       # Number of indirect misses.
system.cpu11.branchPred.lookups             109494606                       # Number of BP lookups
system.cpu11.branchPred.usedRAS               3944255                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          829                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads               501886524                       # number of cc regfile reads
system.cpu11.cc_regfile_writes              355865199                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts         3956649                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                103489607                       # Number of branches committed
system.cpu11.commit.bw_lim_events            78903639                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls         19967                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts      58014161                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts          862664869                       # Number of instructions committed
system.cpu11.commit.committedOps           1447177743                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples    568207404                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.546918                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.161952                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0    297774851     52.41%     52.41% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     22525190      3.96%     56.37% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2      9751299      1.72%     58.09% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3     64674734     11.38%     69.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4     13541166      2.38%     71.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5     12835877      2.26%     74.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6     15851944      2.79%     76.90% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7     52348704      9.21%     86.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8     78903639     13.89%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total    568207404                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                802392576                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls            3942152                       # Number of function calls committed.
system.cpu11.commit.int_insts               765332076                       # Number of committed integer instructions.
system.cpu11.commit.loads                   179653067                       # Number of loads committed
system.cpu11.commit.membars                     13300                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass      3935638      0.27%      0.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu      594924955     41.11%     41.38% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult            30      0.00%     41.38% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv            210      0.00%     41.38% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd    133714248      9.24%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu     141580188      9.78%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc         1358      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     60.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd    125868512      8.70%     69.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt    196638670     13.59%     82.69% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv          135      0.00%     82.69% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult     62925368      4.35%     87.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt      3932768      0.27%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      49821860      3.44%     90.75% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      3968551      0.27%     91.03% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead    129831207      8.97%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite        34045      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total      1447177743                       # Class of committed instruction
system.cpu11.commit.refs                    183655663                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                 862664869                       # Number of Instructions Simulated
system.cpu11.committedOps                  1447177743                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.667957                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.667957                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles           213855558                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts           1540862147                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles              121136656                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles               207738015                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles              3956923                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles            29530709                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                 189623482                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                        3129                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                   4021499                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu11.fetch.Branches                 109494606                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines               163815177                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                   405466631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes              987485                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          359                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                    940108451                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1629                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         7914                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles               7913846                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.190021                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles        166784405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches         87197818                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      1.631500                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples        576217861                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.739057                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.232983                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0              311706060     54.10%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 105187      0.02%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2               10769941      1.87%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                4010210      0.70%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               79466290     13.79%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   5719      0.00%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6               61338469     10.65%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7               11834620      2.05%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8               96981365     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total          576217861                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads              1266589374                       # number of floating regfile reads
system.cpu11.fp_regfile_writes              804412987                       # number of floating regfile writes
system.cpu11.idleCycles                          5376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts            3957416                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches              103533190                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   3.488931                       # Inst execution rate
system.cpu11.iew.exec_refs                  733578865                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                  4021499                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles             135073409                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts           187726465                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts             8033                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              82                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts            4027736                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts        1505196485                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts           729557366                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts        10819942                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts          2010403204                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents              3782060                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles              3956923                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles             4429793                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked    116549882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1852                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads      8073396                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        25140                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect        20524                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect      3936892                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers              1863925443                       # num instructions consuming a value
system.cpu11.iew.wb_count                  1461540196                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.590720                       # average fanout of values written-back
system.cpu11.iew.wb_producers              1101058481                       # num instructions producing a value
system.cpu11.iew.wb_rate                     2.536413                       # insts written-back per cycle
system.cpu11.iew.wb_sent                   1462548545                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads             2049479687                       # number of integer regfile reads
system.cpu11.int_regfile_writes             533383839                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             1.497102                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.497102                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass         3946073      0.20%      0.20% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu           605180905     29.94%     30.14% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                 33      0.00%     30.14% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                 210      0.00%     30.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd         141612497      7.01%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     37.14% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu          145559869      7.20%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc              1435      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd     125869066      6.23%     50.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt     196647554      9.73%     60.30% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv           139      0.00%     60.30% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.30% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult     62925443      3.11%     63.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt      3932777      0.19%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     63.61% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead          102108089      5.05%     68.66% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           3987353      0.20%     68.86% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead     629417181     31.14%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite        34527      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total           2021223151                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses            1429633492                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads        2743507404                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses    811334227                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes        891289488                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                 128784711                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.063716                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                344875      0.27%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu             21104658     16.39%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd         3909091      3.04%     19.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt         3691516      2.87%     22.56% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     22.56% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     22.56% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult          57468      0.04%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead             12619391      9.80%     32.40% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite               53647      0.04%     32.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead        87004038     67.56%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite             27      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses            716428297                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads       2003953020                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses    650205969                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes       671925750                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded               1505172557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued              2021223151                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded             23928                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined      58018728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued           11555                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved         3961                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined     88820468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples    576217861                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.507741                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.687058                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0         131479389     22.82%     22.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1          47058701      8.17%     30.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2          49036870      8.51%     39.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3          47444005      8.23%     47.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4          78149199     13.56%     61.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5          68823596     11.94%     73.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          45102534      7.83%     81.06% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          66559821     11.55%     92.61% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8          42563746      7.39%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total     576217861                       # Number of insts issued each cycle
system.cpu11.iq.rate                         3.507709                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                 163816359                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                        1199                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads           77264                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          19756                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads          187726465                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           4027736                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             952582817                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                      576223237                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   116488905.600000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  14384374.814986                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     95073831                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value    163876959                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  194358058056                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED   1747333584                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                   12681843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles             163739907                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          1676301880                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents             49137093                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles              127752242                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents               27433                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups          3296675570                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts           1532898652                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        1777900157                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               228243499                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles              3956923                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles            52521236                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps              101598253                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups      1358296877                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups      995784725                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         4054                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               92                       # count of serializing insts renamed
system.cpu11.rename.skidInsts               107633366                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           92                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 1994492302                       # The number of ROB reads
system.cpu11.rob.rob_writes                3018394319                       # The number of ROB writes
system.cpu11.timesIdled                            85                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups           86865744                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect              169                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect         3955795                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted       100863202                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits         78938269                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups      86865744                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses        7927475                       # Number of indirect misses.
system.cpu12.branchPred.lookups             100863202                       # Number of BP lookups
system.cpu12.branchPred.usedRAS               3944431                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          812                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads               458712728                       # number of cc regfile reads
system.cpu12.cc_regfile_writes              329960328                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts         3956975                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                 94852228                       # Number of branches committed
system.cpu12.commit.bw_lim_events            78991614                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls         20475                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts      58054253                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts          832419856                       # Number of instructions committed
system.cpu12.commit.committedOps           1395359246                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples    573439936                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.433314                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.140114                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0    311745923     54.36%     54.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     22505815      3.92%     58.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2      9726941      1.70%     59.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3     64568708     11.26%     71.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4     13622204      2.38%     73.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      8435087      1.47%     75.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6     15809246      2.76%     77.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7     48034398      8.38%     86.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8     78991614     13.78%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total    573439936                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                802397959                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls            3942291                       # Number of function calls committed.
system.cpu12.commit.int_insts               717843717                       # Number of committed integer instructions.
system.cpu12.commit.loads                   175334882                       # Number of loads committed
system.cpu12.commit.membars                     13648                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass      3935639      0.28%      0.28% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu      547419409     39.23%     39.51% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult            30      0.00%     39.51% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv            210      0.00%     39.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd    133715304      9.58%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     49.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu     141581312     10.15%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc         1378      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     59.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd    125869216      9.02%     68.26% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     68.26% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     68.26% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt    196640224     14.09%     82.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv          137      0.00%     82.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult     62925880      4.51%     86.87% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt      3932799      0.28%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     87.15% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      45503194      3.26%     90.41% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3968952      0.28%     90.69% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead    129831688      9.30%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite        33874      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total      1395359246                       # Class of committed instruction
system.cpu12.commit.refs                    179337708                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                 832419856                       # Number of Instructions Simulated
system.cpu12.committedOps                  1395359246                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.698524                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.698524                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles           228476776                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts           1489075210                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles              120605431                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles               198523115                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles              3957264                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles            29893114                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                 185299100                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                        2938                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                   4022082                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu12.fetch.Branches                 100863202                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines               163849499                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                   410668719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes              987228                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          392                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                    909884671                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               1678                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         7879                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles               7914528                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.173464                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles        166819768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches         82882700                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      1.564814                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples        581455700                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.625336                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.209557                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0              325380102     55.96%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 102560      0.02%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2               10966459      1.89%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                4010318      0.69%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               75327304     12.95%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   6218      0.00%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6               61178491     10.52%     82.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7               11835126      2.04%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8               92649122     15.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total          581455700                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads              1266598310                       # number of floating regfile reads
system.cpu12.fp_regfile_writes              804417632                       # number of floating regfile writes
system.cpu12.idleCycles                          9184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts            3958049                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches               94898890                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   3.378902                       # Inst execution rate
system.cpu12.iew.exec_refs                  735362994                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                  4022082                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles             148856913                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts           183413093                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts             8099                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts             137                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts            4028723                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts        1453418860                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts           731340912                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts        10833238                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts          1964712688                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents              3820942                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                 272                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles              3957264                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles             4435983                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked    117495163                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1548                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads      8078210                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        25897                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect        20442                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect      3937607                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers              1812948140                       # num instructions consuming a value
system.cpu12.iew.wb_count                  1409748714                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.585963                       # average fanout of values written-back
system.cpu12.iew.wb_producers              1062319666                       # num instructions producing a value
system.cpu12.iew.wb_rate                     2.424478                       # insts written-back per cycle
system.cpu12.iew.wb_sent                   1410756625                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads             2009926014                       # number of integer regfile reads
system.cpu12.int_regfile_writes             494554383                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             1.431591                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.431591                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass         3946226      0.20%      0.20% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu           557699844     28.23%     28.43% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                 32      0.00%     28.43% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                 211      0.00%     28.43% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd         141613554      7.17%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     35.60% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu          145565668      7.37%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc              1452      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd     125869822      6.37%     49.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt     196648975      9.95%     59.29% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv           142      0.00%     59.29% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.29% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult     62925919      3.19%     62.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt      3932802      0.20%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     62.68% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead           99902065      5.06%     67.73% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3988133      0.20%     67.94% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead     633416775     32.06%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite        34307      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total           1975545927                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses            1434783917                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads        2752667254                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses    811339663                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes        891301709                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                 130737094                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.066178                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                308741      0.24%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu             21466214     16.42%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd         3911434      2.99%     19.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     19.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     19.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt         3679777      2.81%     22.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     22.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     22.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult          18095      0.01%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead             13463878     10.30%     32.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite               56276      0.04%     32.82% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead        87832654     67.18%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite             25      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses            667552878                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads       1910630330                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses    598409051                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes       620176768                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded               1453394625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued              1975545927                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded             24235                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined      58059604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued           12937                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved         3760                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined     88865543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples    581455700                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.397586                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.702839                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0         143847128     24.74%     24.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1          46837402      8.06%     32.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2          49847507      8.57%     41.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3          47365048      8.15%     49.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4          78890936     13.57%     63.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5          64268832     11.05%     74.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          45254322      7.78%     81.92% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          62671669     10.78%     92.70% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8          42472856      7.30%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total     581455700                       # Number of insts issued each cycle
system.cpu12.iq.rate                         3.397533                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                 163850749                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                        1270                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads           79016                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          20111                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads          183413093                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           4028723                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             937101288                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                      581464884                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateResidencyTicks::ON  196105391640                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                    7440196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles             177896445                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          1611542036                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents             49497799                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles              127379585                       # Number of cycles rename is idle
system.cpu12.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.ROBFullEvents               32916                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups          3180214864                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts           1481115188                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        1713185216                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               219232934                       # Number of cycles rename is running
system.cpu12.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.SquashCycles              3957264                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles            52987955                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps              101643159                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups      1358301775                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups      944053478                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         1517                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu12.rename.skidInsts               108983839                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 1947858194                       # The number of ROB reads
system.cpu12.rob.rob_writes                2914842833                       # The number of ROB writes
system.cpu12.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups           91184863                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect              163                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect         3955494                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted       109508463                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits         83259805                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups      91184863                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses        7925058                       # Number of indirect misses.
system.cpu13.branchPred.lookups             109508463                       # Number of BP lookups
system.cpu13.branchPred.usedRAS               3943909                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          896                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads               501948074                       # number of cc regfile reads
system.cpu13.cc_regfile_writes              355896361                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts         3956176                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                103503452                       # Number of branches committed
system.cpu13.commit.bw_lim_events            78890032                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls         19717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts      58024597                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts          862693607                       # Number of instructions committed
system.cpu13.commit.committedOps           1447235930                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples    567913817                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.548337                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.162164                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0    297464659     52.38%     52.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     22514602      3.96%     56.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2      9751141      1.72%     58.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3     64720921     11.40%     69.46% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4     13488163      2.38%     71.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5     12876060      2.27%     74.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6     15854598      2.79%     76.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7     52353641      9.22%     86.11% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8     78890032     13.89%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total    567913817                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                802384406                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls            3941751                       # Number of function calls committed.
system.cpu13.commit.int_insts               765391075                       # Number of committed integer instructions.
system.cpu13.commit.loads                   179652978                       # Number of loads committed
system.cpu13.commit.membars                     13134                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass      3935329      0.27%      0.27% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu      594988195     41.11%     41.38% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult            30      0.00%     41.38% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv            210      0.00%     41.38% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd    133714589      9.24%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu     141580556      9.78%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc         1371      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     60.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd    125866264      8.70%     69.10% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt    196639174     13.59%     82.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv          137      0.00%     82.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult     62925544      4.35%     87.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt      3932778      0.27%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      49826551      3.44%     90.75% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      3967313      0.27%     91.03% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead    129826427      8.97%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite        31462      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total      1447235930                       # Class of committed instruction
system.cpu13.commit.refs                    183651753                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                 862693607                       # Number of Instructions Simulated
system.cpu13.committedOps                  1447235930                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.667600                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.667600                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles           213514528                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts           1540926192                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles              121169971                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles               207765819                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles              3956458                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles            29518515                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                 189624728                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                        2764                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                   4018175                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           3                       # TLB misses on write requests
system.cpu13.fetch.Branches                 109508463                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines               163820478                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                   405170442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes              987172                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          467                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                    940146760                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles               2879                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         4824                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles               7912916                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.190141                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles        166790221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches         87203714                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      1.632387                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples        575925291                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.740576                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.233254                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0              311411585     54.07%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 101316      0.02%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               10762462      1.87%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                4007142      0.70%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               79462669     13.80%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   6122      0.00%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6               61359435     10.65%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7               11835007      2.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8               96979553     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total          575925291                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads              1266582718                       # number of floating regfile reads
system.cpu13.fp_regfile_writes              804408553                       # number of floating regfile writes
system.cpu13.idleCycles                          8616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts            3957106                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches              103546968                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   3.489616                       # Inst execution rate
system.cpu13.iew.exec_refs                  732899279                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                  4018175                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles             134800574                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts           187728510                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts             7968                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts            4025059                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts        1505266354                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts           728881104                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts        10819348                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts          2009788174                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents              3783504                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles              3956458                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles             4432798                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked    116418513                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1406                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads      8075531                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        26284                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect        19814                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect      3937292                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers              1863859847                       # num instructions consuming a value
system.cpu13.iew.wb_count                  1461602172                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.590748                       # average fanout of values written-back
system.cpu13.iew.wb_producers              1101071565                       # num instructions producing a value
system.cpu13.iew.wb_rate                     2.537795                       # insts written-back per cycle
system.cpu13.iew.wb_sent                   1462609612                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads             2048183218                       # number of integer regfile reads
system.cpu13.int_regfile_writes             533438577                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             1.497904                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.497904                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass         3945375      0.20%      0.20% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu           605244428     29.95%     30.15% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                 31      0.00%     30.15% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                 210      0.00%     30.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd         141613912      7.01%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     37.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu          145562334      7.20%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc              1454      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.36% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd     125866925      6.23%     50.59% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.59% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.59% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt     196648054      9.73%     60.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv           140      0.00%     60.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult     62925630      3.11%     63.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt      3932780      0.19%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     63.63% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead          101750913      5.04%     68.67% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           3986561      0.20%     68.86% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead     629096856     31.13%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite        31923      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total           2020607526                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses            1429210453                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads        2742764290                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses    811327757                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes        891293270                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                 128630116                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.063659                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                379507      0.30%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu             21043540     16.36%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd         3909829      3.04%     19.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt         3689673      2.87%     22.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     22.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     22.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult          66813      0.05%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead             12531689      9.74%     32.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite               54716      0.04%     32.40% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead        86954314     67.60%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite             35      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses            716081814                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads       2003017924                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses    650274415                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes       672003534                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded               1505242581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued              2020607526                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded             23773                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined      58030413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued           11759                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved         4056                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined     88847229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples    575925291                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.508454                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.687030                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0         131315200     22.80%     22.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1          47089158      8.18%     30.98% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2          48979046      8.50%     39.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3          47453624      8.24%     47.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4          78109604     13.56%     61.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5          68800264     11.95%     73.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          45106276      7.83%     81.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          66454940     11.54%     92.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8          42617179      7.40%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total     575925291                       # Number of insts issued each cycle
system.cpu13.iq.rate                         3.508402                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                 163821217                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         758                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads           76891                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          19683                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads          187728510                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           4025059                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             951930551                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                      575933907                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   122660416.800000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  14715112.885772                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value    107971920                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value    170392437                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  194265485388                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED   1839906252                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                   12971173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles             163457087                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          1676383456                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents             49087198                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles              127779735                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents               24802                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups          3296832450                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts           1532965082                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        1777990430                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               228266564                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles              3956458                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles            52463275                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps              101606949                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups      1358293122                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups      995853920                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         2172                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               75                       # count of serializing insts renamed
system.cpu13.rename.skidInsts               107583333                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 1994280945                       # The number of ROB reads
system.cpu13.rob.rob_writes                3018532586                       # The number of ROB writes
system.cpu13.timesIdled                            96                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups           91508406                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect              177                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect         3955282                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted       109474947                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits         83243312                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups      91508406                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses        8265094                       # Number of indirect misses.
system.cpu14.branchPred.lookups             109474947                       # Number of BP lookups
system.cpu14.branchPred.usedRAS               3943635                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          838                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads               501790517                       # number of cc regfile reads
system.cpu14.cc_regfile_writes              355800511                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts         3956191                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                103472951                       # Number of branches committed
system.cpu14.commit.bw_lim_events            78925074                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls         19487                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts      58003194                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts          862569902                       # Number of instructions committed
system.cpu14.commit.committedOps           1447051678                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples    568137965                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.547008                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.162311                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0    297815182     52.42%     52.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     22443914      3.95%     56.37% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2      9737769      1.71%     58.08% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3     64714184     11.39%     69.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4     13487987      2.37%     71.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5     12807509      2.25%     74.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6     15844833      2.79%     76.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7     52361513      9.22%     86.11% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8     78925074     13.89%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total    568137965                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                802383429                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls            3941697                       # Number of function calls committed.
system.cpu14.commit.int_insts               765238941                       # Number of committed integer instructions.
system.cpu14.commit.loads                   179637273                       # Number of loads committed
system.cpu14.commit.membars                     12980                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass      3935317      0.27%      0.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu      594820507     41.11%     41.38% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult            30      0.00%     41.38% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv            210      0.00%     41.38% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd    133714489      9.24%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     50.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu     141580452      9.78%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc         1388      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     60.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd    125866056      8.70%     69.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt    196639026     13.59%     82.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv          138      0.00%     82.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult     62925504      4.35%     87.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt      3932775      0.27%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     87.31% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      49811144      3.44%     90.75% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      3967144      0.27%     91.03% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead    129826129      8.97%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite        31369      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total      1447051678                       # Class of committed instruction
system.cpu14.commit.refs                    183635786                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                 862569902                       # Number of Instructions Simulated
system.cpu14.committedOps                  1447051678                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.667953                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.667953                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles           213801994                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts           1540711341                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles              121145885                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles               207706628                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles              3956429                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles            29535793                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                 189596633                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                        2626                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                   4017954                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           9                       # TLB misses on write requests
system.cpu14.fetch.Branches                 109474947                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines               163849119                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                   405363403                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes              986705                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          361                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                    940001039                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               1365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         6206                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles               7912858                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.190009                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles        166818965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches         87186947                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      1.631505                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples        576146729                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.739137                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.232962                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0              311668619     54.10%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 100364      0.02%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2               10762705      1.87%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                4006957      0.70%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               79434898     13.79%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   5780      0.00%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6               61387461     10.65%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7               11834473      2.05%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8               96945472     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total          576146729                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads              1266578755                       # number of floating regfile reads
system.cpu14.fp_regfile_writes              804403467                       # number of floating regfile writes
system.cpu14.idleCycles                          9012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts            3956983                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches              103515362                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   3.490451                       # Inst execution rate
system.cpu14.iew.exec_refs                  734335526                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                  4017954                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles             134943831                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts           187710016                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts             7670                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts             103                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts            4024264                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts        1505058861                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts           730317572                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts        10830205                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts          2011043178                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents              3784655                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles              3956429                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles             4433350                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked    116556168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1846                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads      8072741                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        25751                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect        19866                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect      3937117                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers              1863702481                       # num instructions consuming a value
system.cpu14.iew.wb_count                  1461403486                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.590735                       # average fanout of values written-back
system.cpu14.iew.wb_producers              1100954669                       # num instructions producing a value
system.cpu14.iew.wb_rate                     2.536473                       # insts written-back per cycle
system.cpu14.iew.wb_sent                   1462410655                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads             2050943572                       # number of integer regfile reads
system.cpu14.int_regfile_writes             533308245                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             1.497112                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.497112                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass         3945586      0.20%      0.20% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu           605065667     29.93%     30.12% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                 31      0.00%     30.12% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                 210      0.00%     30.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd         141612004      7.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     37.13% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu          145561193      7.20%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc              1453      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd     125866551      6.23%     50.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt     196647699      9.73%     60.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv           143      0.00%     60.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult     62925574      3.11%     63.39% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.39% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt      3932779      0.19%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     63.58% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead          101622469      5.03%     68.61% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           3986540      0.20%     68.81% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead     630673656     31.19%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite        31833      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total           2021873388                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses            1431273092                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads        2746399453                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses    811322820                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes        891275835                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                 129203091                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.063903                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                381081      0.29%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu             21169464     16.38%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd         3913408      3.03%     19.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     19.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     19.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt         3727754      2.89%     22.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     22.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     22.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult          61671      0.05%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead             12614414      9.76%     32.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite               53614      0.04%     32.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead        87281652     67.55%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite             33      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses            715857801                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads       2002708776                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses    650080666                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes       671790219                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded               1505035978                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued              2021873388                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded             22883                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined      58007169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued           11638                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved         3396                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined     88822913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples    576146729                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.509303                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.686478                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0         131259104     22.78%     22.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1          47095009      8.17%     30.96% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2          49007791      8.51%     39.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3          47447652      8.24%     47.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4          78218700     13.58%     61.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5          68850587     11.95%     73.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          45106702      7.83%     81.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          66637578     11.57%     92.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8          42523606      7.38%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total     576146729                       # Number of insts issued each cycle
system.cpu14.iq.rate                         3.509248                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                 163850080                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         978                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads           74730                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          18988                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads          187710016                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           4024264                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             953302074                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                      576155741                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   117605188.200000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  15120407.367141                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value    101019213                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value    168846318                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  194341313817                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED   1764077823                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                   12749339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles             163616627                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          1676170095                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents             49206801                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles              127773883                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents               25405                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups          3296404204                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts           1532751353                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        1777743490                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               228210999                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles              3956429                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles            52585799                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps              101573371                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups      1358272391                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups      995694611                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         2992                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu14.rename.skidInsts               107752210                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 1994264877                       # The number of ROB reads
system.cpu14.rob.rob_writes                3018118560                       # The number of ROB writes
system.cpu14.timesIdled                            95                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups           87610204                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect              182                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect         3955785                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted       100683577                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits         78848533                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups      87610204                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses        8761671                       # Number of indirect misses.
system.cpu15.branchPred.lookups             100683577                       # Number of BP lookups
system.cpu15.branchPred.usedRAS               3943956                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          952                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads               457807497                       # number of cc regfile reads
system.cpu15.cc_regfile_writes              329415130                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts         3956306                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                 94673339                       # Number of branches committed
system.cpu15.commit.bw_lim_events            78907131                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls         19674                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts      58040949                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts          831817504                       # Number of instructions committed
system.cpu15.commit.committedOps           1394265035                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples    573426016                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.431465                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.139112                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0    311794761     54.37%     54.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     22578433      3.94%     58.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2      9737877      1.70%     60.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3     64607736     11.27%     71.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4     13618904      2.38%     73.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      8397141      1.46%     75.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6     15818960      2.76%     77.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7     47965073      8.36%     86.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8     78907131     13.76%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total    573426016                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                802388419                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls            3941832                       # Number of function calls committed.
system.cpu15.commit.int_insts               716809578                       # Number of committed integer instructions.
system.cpu15.commit.loads                   175240339                       # Number of loads committed
system.cpu15.commit.membars                     13106                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass      3935416      0.28%      0.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu      546427249     39.19%     39.47% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult            30      0.00%     39.47% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv            210      0.00%     39.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd    133714756      9.59%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     49.06% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu     141580712     10.15%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc         1332      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     59.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd    125867256      9.03%     68.25% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt    196639412     14.10%     82.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv          131      0.00%     82.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult     62925576      4.51%     86.86% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.86% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt      3932783      0.28%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     87.14% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      45412161      3.26%     90.40% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3967643      0.28%     90.69% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead    129828178      9.31%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite        32190      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total      1394265035                       # Class of committed instruction
system.cpu15.commit.refs                    179240172                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                 831817504                       # Number of Instructions Simulated
system.cpu15.committedOps                  1394265035                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.699008                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.699008                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles           228750402                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts           1487985615                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles              120510871                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles               198325564                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles              3956596                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles            29895808                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                 185212468                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                        2965                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                   4019594                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           3                       # TLB misses on write requests
system.cpu15.fetch.Branches                 100683577                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines               163776179                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                   410730576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes              987580                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          451                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                    909290130                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               1047                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         4661                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles               7913192                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.173160                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles        166745910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches         82792489                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      1.563840                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples        581439241                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.623547                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.209222                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0              325544387     55.99%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  99878      0.02%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2               10967226      1.89%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                4007676      0.69%     58.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               75278961     12.95%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   5952      0.00%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6               61108332     10.51%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7               11834654      2.04%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8               92592175     15.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total          581439241                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads              1266585420                       # number of floating regfile reads
system.cpu15.fp_regfile_writes              804410346                       # number of floating regfile writes
system.cpu15.idleCycles                          7884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts            3957381                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches               94718553                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   3.375077                       # Inst execution rate
system.cpu15.iew.exec_refs                  734087042                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                  4019594                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles             149178999                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts           183317288                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts             7800                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts             162                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts            4026398                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts        1452313430                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts           730067448                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts        10824708                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts          1962428827                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents              3819710                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles              3956596                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles             4433246                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked    117328283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           2354                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads      8076948                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores        26565                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect        19826                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect      3937555                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers              1811901215                       # num instructions consuming a value
system.cpu15.iew.wb_count                  1408644515                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.585840                       # average fanout of values written-back
system.cpu15.iew.wb_producers              1061484618                       # num instructions producing a value
system.cpu15.iew.wb_rate                     2.422653                       # insts written-back per cycle
system.cpu15.iew.wb_sent                   1409652384                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads             2006354484                       # number of integer regfile reads
system.cpu15.int_regfile_writes             493696451                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             1.430599                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.430599                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass         3945487      0.20%      0.20% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu           556698072     28.21%     28.41% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                 30      0.00%     28.41% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                 211      0.00%     28.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd         141612963      7.18%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     35.59% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu          145565229      7.38%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc              1401      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd     125867665      6.38%     49.34% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.34% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.34% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt     196648127      9.97%     59.31% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv           135      0.00%     59.31% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.31% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult     62925613      3.19%     62.50% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.50% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt      3932786      0.20%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     62.70% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead           99736067      5.05%     67.75% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3987216      0.20%     67.95% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead     632299808     32.04%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite        32726      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total           1973253536                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses            1433475726                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads        2750236110                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses    811329974                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes        891293273                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                 130489742                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.066129                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                315648      0.24%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu             21422438     16.42%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd         3908904      3.00%     19.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     19.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     19.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt         3765190      2.89%     22.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     22.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     22.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult          52109      0.04%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead             13394876     10.27%     32.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite               56233      0.04%     32.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead        87574310     67.11%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite             34      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses            666322065                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads       1908212585                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses    597314541                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes       619068566                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded               1452290155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued              1973253536                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded             23275                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined      58048385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued           12641                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved         3601                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined     88858648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples    581439241                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.393740                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.703733                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0         144285925     24.82%     24.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1          46798647      8.05%     32.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2          49847923      8.57%     41.44% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3          47352353      8.14%     49.58% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4          78745871     13.54%     63.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5          64241446     11.05%     74.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          45242583      7.78%     81.95% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          62340172     10.72%     92.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8          42584321      7.32%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total     581439241                       # Number of insts issued each cycle
system.cpu15.iq.rate                         3.393694                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                 163776775                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         612                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads           75818                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          19417                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads          183317288                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           4026398                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             935462821                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                      581447125                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateResidencyTicks::ON  196105391640                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                    7457955                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles             178244210                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          1610144969                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents             49419788                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles              127275686                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents               36547                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups          3177637504                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts           1480018887                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        1711785847                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               219037066                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles              3956596                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles            52919225                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps              101640857                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups      1358299431                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups      942844905                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         6458                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               65                       # count of serializing insts renamed
system.cpu15.rename.skidInsts               108917019                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 1946821320                       # The number of ROB reads
system.cpu15.rob.rob_writes                2912625275                       # The number of ROB writes
system.cpu15.timesIdled                            86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                195220273.04                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat              78136.81                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                   59386.81                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                       0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0        44867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total               44867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0        44867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total              44867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   150.068966                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   111.649350                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev   126.049261                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-127           35     60.34%     60.34% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-191            4      6.90%     67.24% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-255            2      3.45%     70.69% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-319            7     12.07%     82.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::320-383            5      8.62%     91.38% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-447            2      3.45%     94.83% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::448-511            2      3.45%     98.28% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::512-575            1      1.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM                 8704                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys                  8704                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0         8704                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total             8704                       # Number of bytes read from this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0          136                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0     78136.81                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0         8704                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 44867.018807342167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0     10626606                       # Per-master read total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState               314                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0          136                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total               136                       # Number of read requests responded to by this memory
system.mem_ctrls00.pageHitRate                  57.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0              55                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1              61                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2              16                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdQLenPdf::0                   130                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                     3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                     3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                     136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6                 136                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                       136                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate               57.35                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                     78                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                   680000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                 26549957133                       # Total gap between requests
system.mem_ctrls00.totMemAccLat              10626606                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                    8076606                       # Total ticks spent queuing
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy            6520800                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy                 399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy     100517790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          240.497362                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE      2412000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF     10660000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 193668531904                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN     90796115                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT      4645044                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN    220443591                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy            1316640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy                 212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy      34864800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy                956760                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy    46485417960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy          46655407350                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime        26547714964                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy             483930                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy       6828030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          240.091946                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE       564000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 193984984410                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN     15015500                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT       104500                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN     14973000                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy             250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy       8648640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy                 14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy    46558053120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy          46576758510                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime          390294771                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                1385356421.12                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat              65065.41                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                   46315.41                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     2.86                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1        46187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total               46187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1        46187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total              46187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   154.482759                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   116.855829                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev   121.688305                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           32     55.17%     55.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            6     10.34%     65.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223            3      5.17%     70.69% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287            5      8.62%     79.31% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::320-351            7     12.07%     91.38% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-415            3      5.17%     96.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::448-479            2      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM                 8960                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys                  8960                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1         8960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total             8960                       # Number of bytes read from this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1          140                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1     65065.41                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1         8960                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 46186.637007558114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1      9109157                       # Per-master read total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState               319                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1          140                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total               140                       # Number of read requests responded to by this memory
system.mem_ctrls01.pageHitRate                  58.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0              56                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1              62                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2              16                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdQLenPdf::0                   138                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                     140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6                 140                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                       140                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate               58.57                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                     82                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                   700000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                193949898957                       # Total gap between requests
system.mem_ctrls01.totMemAccLat               9109157                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                    6484157                       # Total ticks spent queuing
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy            5709690                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy                 392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy      90630000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          240.415901                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE      1560000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 193723100418                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN     59860385                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT      4618250                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN    198746365                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy             952320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy                 208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy      22991520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy                963900                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy    46496857740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy          46639604355                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime        13323246166                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy             637260                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy       7091370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          240.104387                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE       570000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 193979611078                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN     21854310                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT       206250                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN     15552690                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy             263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy                  11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy      11274720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy    46556763420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy          46579171995                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       193984838654                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                 92820159.00                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat              67498.26                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                   48748.26                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2        48826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total               48826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2        48826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total              48826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   164.413793                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   128.984330                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev   116.916380                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           25     43.10%     43.10% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           11     18.97%     62.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223            4      6.90%     68.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287            7     12.07%     81.03% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::320-351            6     10.34%     91.38% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-415            3      5.17%     96.55% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::448-479            2      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM                 9472                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys                  9472                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2         9472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total             9472                       # Number of bytes read from this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2          148                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2     67498.26                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2         9472                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 48825.873407990010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2      9989742                       # Per-master read total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState               340                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2          148                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total               148                       # Number of read requests responded to by this memory
system.mem_ctrls02.pageHitRate                  61.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0              56                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1              62                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2              24                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdQLenPdf::0                   147                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                     148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6                 148                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                       148                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate               61.49                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                     91                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                   740000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                 13737383532                       # Total gap between requests
system.mem_ctrls02.totMemAccLat               9989742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                    7214742                       # Total ticks spent queuing
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy            6519660                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy                 399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy     101185260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          240.490994                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE      2400000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 193677638499                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN     81134461                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT      4878637                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN    221891662                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy            1314240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy                 212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy      31316160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy               1035300                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy    46487603460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy          46654172040                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime        13735514895                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy             506160                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy       6805800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          240.085695                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE       564000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 193979871195                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN     15015500                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT       154000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN     14923500                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy             250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy       8648640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy                 28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy    46556826120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy          46575545790                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime          387665853                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                 98948767.00                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat              62847.96                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples       135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                   44097.96                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                       0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3        44537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total               44537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3        44537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total              44537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples           56                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   155.428571                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   118.671009                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev   118.863536                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           30     53.57%     53.57% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            6     10.71%     64.29% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223            2      3.57%     67.86% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287            8     14.29%     82.14% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::320-351            6     10.71%     92.86% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-415            2      3.57%     96.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::448-479            2      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total           56                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM                 8640                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys                  8640                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3         8640                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total             8640                       # Number of bytes read from this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3          135                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3     62847.96                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3         8640                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 44537.114257288187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3      8484474                       # Per-master read total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState               311                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3          135                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total               135                       # Number of read requests responded to by this memory
system.mem_ctrls03.pageHitRate                  59.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1              62                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2              11                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8               3                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdQLenPdf::0                   135                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                     135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6                 135                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                       135                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate               59.26                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                     80                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                   675000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                 13358083545                       # Total gap between requests
system.mem_ctrls03.totMemAccLat               8484474                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                    5953224                       # Total ticks spent queuing
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy            6018630                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy                 385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy      95177460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          240.451342                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE      1842000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF      9620000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 193700859273                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN     72542040                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT      4507000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN    208708960                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy            1077120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy                 204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy      27852960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy                949620                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy    46492071780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy          46646479740                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime        13357758128                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy             495330                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy       6816630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          240.088695                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE       564000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 193982325072                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN     15015500                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT       129250                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN     14948250                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy             251040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy       8648160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy                 21420                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy    46557414720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy          46576127730                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime          390752871                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                660041707.66                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat              78980.52                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples       139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                   60230.52                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4        45857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total               45857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4        45857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total              45857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples           53                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   167.849057                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   131.488559                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev   119.223029                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           22     41.51%     41.51% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           11     20.75%     62.26% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            3      5.66%     67.92% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287            6     11.32%     79.25% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::320-351            6     11.32%     90.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-415            3      5.66%     96.23% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::448-479            2      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total           53                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM                 8896                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys                  8896                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4         8896                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total             8896                       # Number of bytes read from this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4          139                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4     78980.52                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4         8896                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 45856.732457504128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4     10978292                       # Per-master read total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState               322                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4          139                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total               139                       # Number of read requests responded to by this memory
system.mem_ctrls04.pageHitRate                  61.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0              53                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1              62                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2              17                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdQLenPdf::0                   138                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                     139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6                 139                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                       139                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate               61.87                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                     86                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                   695000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                 91745797365                       # Total gap between requests
system.mem_ctrls04.totMemAccLat              10978292                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                    8372042                       # Total ticks spent queuing
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy            5560920                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy                 342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy      88826520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          240.403286                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE      1554000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 193729533356                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN     56425489                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT      4471500                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN    194807761                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy             936480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy                 182160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy      21666720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy                956760                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy    46498401540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy          46637156940                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime        13392595577                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy            1211250                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy                  35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy      17068650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          240.151562                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE      1410000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 193927387638                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN     37538750                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT       261250                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN     37432500                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy             624000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy                  18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy      17296800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy    46545886140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy          46588323615                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime        91766549400                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                1395314147.65                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat              69884.26                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples       139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                   51134.26                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5        45857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total               45857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5        45857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total              45857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples           49                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   184.163265                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   148.583721                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev   118.754534                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           15     30.61%     30.61% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           12     24.49%     55.10% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            4      8.16%     63.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287            8     16.33%     79.59% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::320-351            5     10.20%     89.80% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-415            2      4.08%     93.88% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::448-479            3      6.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total           49                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM                 8896                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys                  8896                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5         8896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total             8896                       # Number of bytes read from this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5          139                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5     69884.26                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5         8896                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 45856.732457504128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5      9713912                       # Per-master read total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState               321                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5          139                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total               139                       # Number of read requests responded to by this memory
system.mem_ctrls05.pageHitRate                  65.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0              55                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdQLenPdf::0                   139                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                     139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6                 139                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                       139                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate               65.47                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                     91                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                   695000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                193948666524                       # Total gap between requests
system.mem_ctrls05.totMemAccLat               9713912                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                    7107662                       # Total ticks spent queuing
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy            6258600                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy                 335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy     101019390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          240.481654                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE      2124000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 193688719105                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN     73092545                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT      4510500                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN    218695602                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy            1199040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy                 178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy      28694880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy                992460                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy    46489710720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy          46652359995                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       193947715774                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy             484500                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy       6827460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          240.082526                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE       564000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 193977369366                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN     15015500                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT       104500                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN     14973000                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy             251040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy       8648160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy                 14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy    46556225220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy          46574931090                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime          388955445                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                1310470645.50                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat              71315.60                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                   52565.60                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6        48826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total               48826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6        48826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total              48826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples           61                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   155.278689                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   119.409400                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev   121.689240                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-127           30     49.18%     49.18% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-191           12     19.67%     68.85% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-255            2      3.28%     72.13% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-319            6      9.84%     81.97% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::320-383            6      9.84%     91.80% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-447            2      3.28%     95.08% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::448-511            2      3.28%     98.36% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-575            1      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total           61                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM                 9472                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys                  9472                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6         9472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total             9472                       # Number of bytes read from this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6          148                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6     71315.60                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6         9472                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 48825.873407990010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6     10554709                       # Per-master read total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState               340                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6          148                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total               148                       # Number of read requests responded to by this memory
system.mem_ctrls06.pageHitRate                  58.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2              25                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5               1                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000019427                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdQLenPdf::0                   146                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                     148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6                 148                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                       148                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate               58.78                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                     87                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                   740000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                193949655534                       # Total gap between requests
system.mem_ctrls06.totMemAccLat              10554709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                    7779709                       # Total ticks spent queuing
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy            7030380                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy                 435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy     109397820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          240.537024                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE      2970000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 193643226883                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN     93451152                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT      5108307                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN    239898041                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy            1568640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy                 231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy      35887680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy               1056720                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy    46480449240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy          46663101675                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       193944391990                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          240.025371                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 194001692081                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy    46560958440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy          46563843240                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                570826367.93                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat              63671.57                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                   44921.57                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7        45527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total               45527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7        45527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total              45527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples           50                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   180.480000                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   144.475646                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev   119.691140                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           16     32.00%     32.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           14     28.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223            2      4.00%     64.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287            7     14.00%     78.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::320-351            5     10.00%     88.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-415            4      8.00%     96.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::448-479            2      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total           50                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM                 8832                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys                  8832                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7         8832                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total             8832                       # Number of bytes read from this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7          138                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7     63671.57                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7         8832                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 45526.827907450141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7      8786677                       # Per-master read total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState               316                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7          138                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total               138                       # Number of read requests responded to by this memory
system.mem_ctrls07.pageHitRate                  65.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0              53                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1              66                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdQLenPdf::0                   138                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                     138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6                 138                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                       138                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate               65.22                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                     90                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                   690000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                 78774038775                       # Total gap between requests
system.mem_ctrls07.totMemAccLat               8786677                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                    6199177                       # Total ticks spent queuing
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy            6422190                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy                 357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy     102017460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          240.495735                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE      2400000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 193681378133                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN     77998885                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT      4588058                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN    219233863                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy            1309920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy                 189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy      30702240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy               1006740                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy    46488500760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy          46655091660                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime        78772460717                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          240.028442                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 194004174596                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy    46561554240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy          46564439040                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                 99563838.99                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat              55803.57                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                   37053.57                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                       0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.19                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8        44207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total               44207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8        44207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total              44207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   148.965517                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   115.280500                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev   113.975831                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           31     53.45%     53.45% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            8     13.79%     67.24% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            2      3.45%     70.69% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287            9     15.52%     86.21% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::320-351            4      6.90%     93.10% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-415            2      3.45%     96.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::448-479            2      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM                 8576                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys                  8576                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8         8576                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total             8576                       # Number of bytes read from this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8          134                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8     55803.57                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8         8576                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 44207.209707234200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8      7477679                       # Per-master read total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState               300                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8          134                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total               134                       # Number of read requests responded to by this memory
system.mem_ctrls08.pageHitRate                  57.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0              54                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2              16                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdQLenPdf::0                   126                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                     4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                     3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                     134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6                 134                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                       134                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate               57.46                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                     77                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                   670000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                 13341554424                       # Total gap between requests
system.mem_ctrls08.totMemAccLat               7477679                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                    4965179                       # Total ticks spent queuing
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy            5962770                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy                 421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy      91492410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          240.438819                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE      1566000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 193710610876                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN     72243248                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT      4667556                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN    197089624                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy            1018080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy                 223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy      27966720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy                978180                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy    46493859840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy          46644050205                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime        13335672919                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          240.019167                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 193996677767                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy    46559754840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy          46562639640                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                 96850492.17                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat              65712.72                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                   46962.72                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9        45527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total               45527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9        45527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total              45527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples           60                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   149.333333                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   114.780732                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev   115.252217                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           33     55.00%     55.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            7     11.67%     66.67% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223            2      3.33%     70.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287            9     15.00%     85.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::320-351            5      8.33%     93.33% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-415            2      3.33%     96.67% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::448-479            2      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total           60                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM                 8832                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys                  8832                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9         8832                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total             8832                       # Number of bytes read from this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9          138                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9     65712.72                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9         8832                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 45526.827907450141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9      9068355                       # Per-master read total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState               318                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9          138                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total               138                       # Number of read requests responded to by this memory
system.mem_ctrls09.pageHitRate                  57.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0              56                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2              15                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdQLenPdf::0                   137                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                     138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6                 138                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                       138                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate               57.25                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                     79                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                   690000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                 13365367920                       # Total gap between requests
system.mem_ctrls09.totMemAccLat               9068355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                    6480855                       # Total ticks spent queuing
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy            6472350                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy                 421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy     101260500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          240.488630                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE      2130000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 193678279511                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN     81256421                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT      4784750                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN    219921913                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy            1155840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy                 223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy      31281120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy                992460                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy    46487245020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy          46653713445                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime        13363876920                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy             242250                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy                   7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy       3413730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          240.046336                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE       282000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 193983377050                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT        52250                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN      7486500                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy             126240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy                   3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy       5765760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy                  7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy    46557115080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy          46567910415                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime        13376146026                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                1284730301.56                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat              77128.09                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                   58378.09                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10        49816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total               49816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10        49816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total              49816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples           61                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   159.475410                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   127.946114                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev   110.618806                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           24     39.34%     39.34% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           16     26.23%     65.57% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            5      8.20%     73.77% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287            5      8.20%     81.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::320-351            7     11.48%     93.44% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-415            2      3.28%     96.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::448-479            2      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total           61                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM                 9664                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys                  9664                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10         9664                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total             9664                       # Number of bytes read from this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10          151                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10     77128.09                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10         9664                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 49815.587058151970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10     11646342                       # Per-master read total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState               347                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10          151                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total               151                       # Number of read requests responded to by this memory
system.mem_ctrls10.pageHitRate                  59.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0              59                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2              24                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdQLenPdf::0                   149                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                     151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6                 151                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                       151                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate               59.60                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                     90                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                   755000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                193994275536                       # Total gap between requests
system.mem_ctrls10.totMemAccLat              11646342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                    8815092                       # Total ticks spent queuing
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy            6958560                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy                 435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy     106378530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          240.525386                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE      2958000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 193661171329                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN     86282317                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT      5155500                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN    230447360                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy            1536000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy                 227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy      33530880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy               1078140                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy    46484226600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy          46660843800                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       193975527036                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy             253650                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy                   7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy       3402330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          240.037048                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE       288000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 193975840594                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN     15014250                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT        77000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN      7461750                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy             126720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy                   3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy       5765280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy                 14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy    46555306080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy          46566108555                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime          360521585                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                1447721202.76                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat              74903.05                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                   56153.05                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                       0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11        44207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total               44207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11        44207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total              44207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples           53                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   163.018868                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   126.962955                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev   118.120944                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           24     45.28%     45.28% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            9     16.98%     62.26% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223            4      7.55%     69.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287            5      9.43%     79.25% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::320-351            7     13.21%     92.45% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-415            2      3.77%     96.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::448-479            2      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total           53                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM                 8576                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys                  8576                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11         8576                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total             8576                       # Number of bytes read from this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11          134                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11     74903.05                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11         8576                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 44207.209707234200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11     10037009                       # Per-master read total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState               311                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11          134                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total               134                       # Number of read requests responded to by this memory
system.mem_ctrls11.pageHitRate                  60.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2               9                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdQLenPdf::0                   134                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                     134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6                 134                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                       134                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate               60.45                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                     81                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                   670000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                193994641170                       # Total gap between requests
system.mem_ctrls11.totMemAccLat              10037009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                    7524509                       # Total ticks spent queuing
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy            6718590                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy                 385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy     105960150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          240.522524                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE      2958000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 193661149684                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN     87023349                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT      4581500                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN    230057551                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy            1555680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy                 201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy      33868800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy                971040                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy    46484198100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy          46660288575                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       193976466670                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          240.016043                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE         6000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 193994152628                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy    46559148840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy          46562033640                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime            7506500                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                1356606001.07                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat              69045.73                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples       143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                   50295.73                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12        47176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total               47176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12        47176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total              47176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples           55                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   167.563636                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   130.395214                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev   119.727277                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           24     43.64%     43.64% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           10     18.18%     61.82% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            2      3.64%     65.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287            8     14.55%     80.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::320-351            6     10.91%     90.91% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-415            3      5.45%     96.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::448-479            2      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total           55                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM                 9152                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys                  9152                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12         9152                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total             9152                       # Number of bytes read from this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12          143                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12     69045.73                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12         9152                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 47176.350657720075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12      9873540                       # Per-master read total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState               327                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12          143                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total               143                       # Number of read requests responded to by this memory
system.mem_ctrls12.pageHitRate                  62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdQLenPdf::0                   140                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                     3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                     143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6                 143                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                       143                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate               62.24                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                     89                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                   715000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                193994658153                       # Total gap between requests
system.mem_ctrls12.totMemAccLat               9873540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                    7192290                       # Total ticks spent queuing
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy            6228960                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy                 385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy     100002510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          240.458960                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE      2118000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 193698130715                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN     62186496                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT      4721250                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN    219307466                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy            1192800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy                 201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy      24159840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy               1013880                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy    46491416580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy          46647957585                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       193978470153                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy             383610                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy       6816060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          240.052333                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE       288000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 193970737369                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN     15014250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT        96750                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN     14948250                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy             139680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy       5765760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy                 21420                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy    46554081480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy          46569073800                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime          360317783                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                  2871230.52                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat              48435.32                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples       137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                   29685.32                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13        45197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total               45197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13        45197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total              45197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples           50                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   176.640000                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   140.524951                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev   118.194195                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           18     36.00%     36.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           11     22.00%     58.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            3      6.00%     64.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287            8     16.00%     80.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::320-351            5     10.00%     90.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-415            3      6.00%     96.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::448-479            2      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total           50                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM                 8768                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys                  8768                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13         8768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total             8768                       # Number of bytes read from this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13          137                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13     48435.32                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13         8768                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 45196.923357396154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13      6635639                       # Per-master read total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState               307                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13          137                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total               137                       # Number of read requests responded to by this memory
system.mem_ctrls13.pageHitRate                  64.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0              55                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2              16                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdQLenPdf::0                   136                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                     137                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6                 137                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                       137                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate               64.23                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                     88                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                   685000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                   393358581                       # Total gap between requests
system.mem_ctrls13.totMemAccLat               6635639                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                    4066889                       # Total ticks spent queuing
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy            5593980                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy                 357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy      88102050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          240.401199                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE      1278000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 193730855353                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN     57806534                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT      4518250                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN    193201561                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy             822240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy                 189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy      22252320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy                985320                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy    46498166400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy          46636752180                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime          387732731                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          240.009768                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE         6000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 193989079373                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy               1920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy       2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy    46557931440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy          46560816240                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime            7506500                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                 89109561.24                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat              63205.03                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples       150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                   44455.03                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14        49486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total               49486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14        49486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total              49486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples           65                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   148.676923                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   114.198711                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev   116.540914                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           35     53.85%     53.85% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           11     16.92%     70.77% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287            8     12.31%     83.08% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::320-351            6      9.23%     92.31% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-415            3      4.62%     96.92% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::448-479            2      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total           65                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM                 9600                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys                  9600                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14         9600                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total             9600                       # Number of bytes read from this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14          150                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14     63205.03                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14         9600                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 49485.682508097983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14      9480755                       # Per-master read total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState               342                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14          150                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total               150                       # Number of read requests responded to by this memory
system.mem_ctrls14.pageHitRate                  57.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1              62                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2              25                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8               3                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdQLenPdf::0                   149                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                     150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6                 150                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                       150                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate               57.33                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                     86                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                   750000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                 13366434186                       # Total gap between requests
system.mem_ctrls14.totMemAccLat               9480755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                    6668255                       # Total ticks spent queuing
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy            6369750                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy                 442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy      98639640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          240.464011                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE      1848000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 193692791349                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN     70714270                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT      5071000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN    216304709                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy            1096800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy                 235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy      27611520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy               1049580                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy    46490135880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy          46648937460                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime        13365445186                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy             511860                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy       6150870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          240.094731                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE       294000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 193990299033                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN     16419131                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT       178000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN     13489869                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy             152640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy                  11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy       9187200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy                 28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy    46558776180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy          46577298675                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime          385471051                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                186372121.78                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat              69255.33                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                   50505.33                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15        47836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total               47836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15        47836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total              47836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples           57                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   165.052632                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   130.551510                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev   115.344271                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           23     40.35%     40.35% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           14     24.56%     64.91% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223            1      1.75%     66.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287            8     14.04%     80.70% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::320-351            7     12.28%     92.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-415            2      3.51%     96.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::448-479            2      3.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total           57                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM                 9280                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys                  9280                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15         9280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total             9280                       # Number of bytes read from this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15          145                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15     69255.33                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15         9280                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 47836.159757828049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15     10042023                       # Per-master read total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState               338                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15          145                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total               145                       # Number of read requests responded to by this memory
system.mem_ctrls15.pageHitRate                  62.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1              62                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2              20                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdQLenPdf::0                   143                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                     145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6                 145                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                       145                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate               62.07                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                     90                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                   725000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                 27023957658                       # Total gap between requests
system.mem_ctrls15.totMemAccLat              10042023                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                    7323273                       # Total ticks spent queuing
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy            7020120                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy                 392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy     111605430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          240.547063                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE      2700000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF     11700000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 193638070654                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN     94515055                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT      4769500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN    244752554                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy            1468320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy                 208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy      37021920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy               1013880                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy    46478659200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy          46665049095                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime        27020598158                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy             405840                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy       6793830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          240.049401                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE       288000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 193968309466                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN     15014250                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT       146250                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN     14898750                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy             138720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy       5766240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy    46553498880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy          46568505000                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime          355420136                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Exclusive_Unblock |         122      6.25%      6.25% |         124      6.35%     12.60% |         132      6.76%     19.35% |         116      5.94%     25.29% |         121      6.20%     31.49% |         121      6.20%     37.69% |         127      6.50%     44.19% |         120      6.14%     50.33% |         119      6.09%     56.43% |         119      6.09%     62.52% |         127      6.50%     69.02% |         112      5.73%     74.76% |         120      6.14%     80.90% |         121      6.20%     87.10% |         129      6.61%     93.70% |         123      6.30%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total         1953                      
system.ruby.Directory_Controller.GETS    |          14      4.64%      4.64% |          16      5.30%      9.93% |          16      5.30%     15.23% |          19      6.29%     21.52% |          18      5.96%     27.48% |          18      5.96%     33.44% |          21      6.95%     40.40% |          18      5.96%     46.36% |          15      4.97%     51.32% |          19      6.29%     57.62% |          24      7.95%     65.56% |          22      7.28%     72.85% |          23      7.62%     80.46% |          16      5.30%     85.76% |          21      6.95%     92.72% |          22      7.28%    100.00%
system.ruby.Directory_Controller.GETS::total          302                      
system.ruby.Directory_Controller.GETX    |         122      6.25%      6.25% |         124      6.35%     12.60% |         132      6.76%     19.35% |         116      5.94%     25.29% |         121      6.20%     31.49% |         121      6.20%     37.69% |         127      6.50%     44.19% |         120      6.14%     50.33% |         119      6.09%     56.43% |         119      6.09%     62.52% |         127      6.50%     69.02% |         112      5.73%     74.76% |         120      6.14%     80.90% |         121      6.20%     87.10% |         129      6.61%     93.70% |         123      6.30%    100.00%
system.ruby.Directory_Controller.GETX::total         1953                      
system.ruby.Directory_Controller.I.GETS  |          14      4.64%      4.64% |          16      5.30%      9.93% |          16      5.30%     15.23% |          19      6.29%     21.52% |          18      5.96%     27.48% |          18      5.96%     33.44% |          21      6.95%     40.40% |          18      5.96%     46.36% |          15      4.97%     51.32% |          19      6.29%     57.62% |          24      7.95%     65.56% |          22      7.28%     72.85% |          23      7.62%     80.46% |          16      5.30%     85.76% |          21      6.95%     92.72% |          22      7.28%    100.00%
system.ruby.Directory_Controller.I.GETS::total          302                      
system.ruby.Directory_Controller.I.GETX  |         122      6.27%      6.27% |         123      6.32%     12.59% |         131      6.73%     19.32% |         115      5.91%     25.23% |         121      6.22%     31.45% |         121      6.22%     37.67% |         125      6.42%     44.09% |         120      6.17%     50.26% |         119      6.12%     56.37% |         119      6.12%     62.49% |         126      6.47%     68.96% |         112      5.76%     74.72% |         120      6.17%     80.88% |         121      6.22%     87.10% |         129      6.63%     93.73% |         122      6.27%    100.00%
system.ruby.Directory_Controller.I.GETX::total         1946                      
system.ruby.Directory_Controller.IS.Memory_Data |          14      4.64%      4.64% |          16      5.30%      9.93% |          16      5.30%     15.23% |          19      6.29%     21.52% |          18      5.96%     27.48% |          18      5.96%     33.44% |          21      6.95%     40.40% |          18      5.96%     46.36% |          15      4.97%     51.32% |          19      6.29%     57.62% |          24      7.95%     65.56% |          22      7.28%     72.85% |          23      7.62%     80.46% |          16      5.30%     85.76% |          21      6.95%     92.72% |          22      7.28%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total          302                      
system.ruby.Directory_Controller.IS.Unblock |          14      4.62%      4.62% |          16      5.28%      9.90% |          16      5.28%     15.18% |          19      6.27%     21.45% |          18      5.94%     27.39% |          18      5.94%     33.33% |          21      6.93%     40.26% |          18      5.94%     46.20% |          16      5.28%     51.49% |          19      6.27%     57.76% |          24      7.92%     65.68% |          22      7.26%     72.94% |          23      7.59%     80.53% |          16      5.28%     85.81% |          21      6.93%     92.74% |          22      7.26%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total          303                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |         122      6.25%      6.25% |         124      6.35%     12.60% |         132      6.76%     19.35% |         116      5.94%     25.29% |         121      6.20%     31.49% |         121      6.20%     37.69% |         127      6.50%     44.19% |         120      6.14%     50.33% |         119      6.09%     56.43% |         119      6.09%     62.52% |         127      6.50%     69.02% |         112      5.73%     74.76% |         120      6.14%     80.90% |         121      6.20%     87.10% |         129      6.61%     93.70% |         123      6.30%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total         1953                      
system.ruby.Directory_Controller.MM.Memory_Data |         122      6.25%      6.25% |         124      6.35%     12.60% |         132      6.76%     19.35% |         116      5.94%     25.29% |         121      6.20%     31.49% |         121      6.20%     37.69% |         127      6.50%     44.19% |         120      6.14%     50.33% |         119      6.09%     56.43% |         119      6.09%     62.52% |         127      6.50%     69.02% |         112      5.73%     74.76% |         120      6.14%     80.90% |         121      6.20%     87.10% |         129      6.61%     93.70% |         123      6.30%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total         1953                      
system.ruby.Directory_Controller.Memory_Data |         136      6.03%      6.03% |         140      6.21%     12.24% |         148      6.56%     18.80% |         135      5.99%     24.79% |         139      6.16%     30.95% |         139      6.16%     37.12% |         148      6.56%     43.68% |         138      6.12%     49.80% |         134      5.94%     55.74% |         138      6.12%     61.86% |         151      6.70%     68.56% |         134      5.94%     74.50% |         143      6.34%     80.84% |         137      6.08%     86.92% |         150      6.65%     93.57% |         145      6.43%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2255                      
system.ruby.Directory_Controller.S.GETX  |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.Directory_Controller.S.GETX::total            7                      
system.ruby.Directory_Controller.Unblock |          14      4.62%      4.62% |          16      5.28%      9.90% |          16      5.28%     15.18% |          19      6.27%     21.45% |          18      5.94%     27.39% |          18      5.94%     33.33% |          21      6.93%     40.26% |          18      5.94%     46.20% |          16      5.28%     51.49% |          19      6.27%     57.76% |          24      7.92%     65.68% |          22      7.26%     72.94% |          23      7.59%     80.53% |          16      5.28%     85.81% |          21      6.93%     92.74% |          22      7.26%    100.00%
system.ruby.Directory_Controller.Unblock::total          303                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2622447447                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000039                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  2622447443    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2622447447                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples   2622449636                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.000146                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000004                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.386575                      
system.ruby.IFETCH.latency_hist_seqr     |  2622449459    100.00%    100.00% |          55      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |          10      0.00%    100.00% |          95      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2622449636                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2189                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   175.449977                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    78.530669                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   385.572950                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2012     91.91%     91.91% |          55      2.51%     94.43% |           5      0.23%     94.66% |           3      0.14%     94.79% |           4      0.18%     94.97% |           5      0.23%     95.20% |          10      0.46%     95.66% |          95      4.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2189                      
system.ruby.L1Cache_Controller.Ack       |       18976      9.52%      9.52% |       10436      5.23%     14.75% |       10505      5.27%     20.02% |       10277      5.15%     25.18% |       12245      6.14%     31.32% |       12320      6.18%     37.50% |       12044      6.04%     43.54% |       12529      6.28%     49.82% |       12555      6.30%     56.12% |       12664      6.35%     62.47% |       12455      6.25%     68.72% |       12456      6.25%     74.97% |       12487      6.26%     81.23% |       12391      6.22%     87.45% |       12394      6.22%     93.66% |       12636      6.34%    100.00%
system.ruby.L1Cache_Controller.Ack::total       199370                      
system.ruby.L1Cache_Controller.All_acks  |       20293      9.23%      9.23% |       13243      6.03%     15.26% |       13136      5.98%     21.24% |       13168      5.99%     27.23% |       13284      6.04%     33.27% |       13487      6.14%     39.41% |       13235      6.02%     45.43% |       13375      6.09%     51.51% |       13438      6.11%     57.63% |       13531      6.16%     63.78% |       13212      6.01%     69.80% |       13175      5.99%     75.79% |       13436      6.11%     81.90% |       13356      6.08%     87.98% |       13168      5.99%     93.97% |       13251      6.03%    100.00%
system.ruby.L1Cache_Controller.All_acks::total       219788                      
system.ruby.L1Cache_Controller.Data      |     7320601      6.22%      6.22% |     7333186      6.23%     12.45% |     7356349      6.25%     18.71% |     7349139      6.25%     24.95% |     7359976      6.26%     31.21% |     7359797      6.26%     37.46% |     7345216      6.24%     43.71% |     7360878      6.26%     49.96% |     7362007      6.26%     56.22% |     7363753      6.26%     62.48% |     7366079      6.26%     68.74% |     7364004      6.26%     75.00% |     7360899      6.26%     81.26% |     7359678      6.26%     87.51% |     7363997      6.26%     93.77% |     7328571      6.23%    100.00%
system.ruby.L1Cache_Controller.Data::total    117654130                      
system.ruby.L1Cache_Controller.Exclusive_Data |       98840     12.53%     12.53% |       66722      8.46%     20.98% |       49210      6.24%     27.22% |       50029      6.34%     33.56% |       43473      5.51%     39.07% |       46115      5.84%     44.92% |       54768      6.94%     51.86% |       39333      4.99%     56.84% |       38453      4.87%     61.72% |       40394      5.12%     66.84% |       37986      4.81%     71.65% |       37281      4.73%     76.38% |       40427      5.12%     81.50% |       39270      4.98%     86.48% |       36205      4.59%     91.07% |       70469      8.93%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       788975                      
system.ruby.L1Cache_Controller.Fwd_GETS  |      668042     30.82%     30.82% |      422448     19.49%     50.31% |      177766      8.20%     58.51% |       90134      4.16%     62.67% |       87952      4.06%     66.73% |       98763      4.56%     71.29% |      239590     11.05%     82.34% |       36412      1.68%     84.02% |       17210      0.79%     84.82% |       22706      1.05%     85.86% |       13919      0.64%     86.51% |        7851      0.36%     86.87% |       18453      0.85%     87.72% |       40924      1.89%     89.61% |        4303      0.20%     89.81% |      220948     10.19%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total      2167421                      
system.ruby.L1Cache_Controller.Fwd_GETX  |       11895      5.39%      5.39% |       11639      5.28%     10.67% |       11883      5.39%     16.05% |       12118      5.49%     21.55% |       14316      6.49%     28.03% |       13938      6.32%     34.35% |       14241      6.45%     40.81% |       14684      6.66%     47.46% |       14864      6.74%     54.20% |       14297      6.48%     60.68% |       13934      6.32%     67.00% |       14087      6.39%     73.38% |       15269      6.92%     80.30% |       14327      6.49%     86.80% |       14201      6.44%     93.23% |       14932      6.77%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total       220625                      
system.ruby.L1Cache_Controller.I.Ifetch  |         311     14.21%     14.21% |         115      5.25%     19.46% |         129      5.89%     25.35% |         135      6.17%     31.52% |         123      5.62%     37.14% |         126      5.76%     42.90% |         121      5.53%     48.42% |         123      5.62%     54.04% |         125      5.71%     59.75% |         125      5.71%     65.46% |         130      5.94%     71.40% |         119      5.44%     76.84% |         130      5.94%     82.78% |         128      5.85%     88.62% |         124      5.66%     94.29% |         125      5.71%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         2189                      
system.ruby.L1Cache_Controller.I.L1_Replacement |        8765      5.72%      5.72% |        8355      5.45%     11.17% |        8494      5.54%     16.72% |        8008      5.23%     21.94% |       10065      6.57%     28.51% |       10046      6.56%     35.07% |       10081      6.58%     41.65% |        9940      6.49%     48.13% |       10079      6.58%     54.71% |       10042      6.55%     61.26% |       10002      6.53%     67.79% |        9915      6.47%     74.26% |        9737      6.35%     80.62% |       10082      6.58%     87.20% |       10037      6.55%     93.75% |        9581      6.25%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total       153229                      
system.ruby.L1Cache_Controller.I.Load    |     7398848      6.26%      6.26% |     7386557      6.25%     12.51% |     7392295      6.25%     18.76% |     7385866      6.25%     25.01% |     7390045      6.25%     31.26% |     7392307      6.25%     37.51% |     7386633      6.25%     43.76% |     7386738      6.25%     50.01% |     7386899      6.25%     56.26% |     7390496      6.25%     62.51% |     7390739      6.25%     68.76% |     7387992      6.25%     75.01% |     7387764      6.25%     81.26% |     7385477      6.25%     87.50% |     7386911      6.25%     93.75% |     7385671      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Load::total    118221238                      
system.ruby.L1Cache_Controller.I.Store   |       19829      9.07%      9.07% |       13213      6.04%     15.11% |       13112      5.99%     21.10% |       13154      6.01%     27.12% |       13256      6.06%     33.18% |       13457      6.15%     39.33% |       13224      6.05%     45.37% |       13317      6.09%     51.46% |       13402      6.13%     57.59% |       13467      6.16%     63.75% |       13158      6.02%     69.76% |       13127      6.00%     75.77% |       13394      6.12%     81.89% |       13301      6.08%     87.97% |       13132      6.00%     93.97% |       13180      6.03%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       218723                      
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data |           1      6.25%      6.25% |           3     18.75%     25.00% |           0      0.00%     25.00% |           1      6.25%     31.25% |           0      0.00%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           0      0.00%     50.00% |           1      6.25%     56.25% |           0      0.00%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           2     12.50%     81.25% |           0      0.00%     81.25% |           3     18.75%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data::total           16                      
system.ruby.L1Cache_Controller.II.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Nack::total            5                      
system.ruby.L1Cache_Controller.IM.Ack    |       12686      6.69%      6.69% |       10407      5.49%     12.17% |       10439      5.50%     17.68% |       10259      5.41%     23.08% |       12199      6.43%     29.51% |       12253      6.46%     35.97% |       12024      6.34%     42.31% |       12195      6.43%     48.74% |       12369      6.52%     55.26% |       12416      6.55%     61.81% |       12035      6.34%     68.15% |       12058      6.36%     74.51% |       12220      6.44%     80.95% |       12093      6.37%     87.32% |       12107      6.38%     93.71% |       11941      6.29%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total       189701                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       19846      9.07%      9.07% |       13233      6.04%     15.11% |       13127      6.00%     21.11% |       13165      6.01%     27.12% |       13275      6.06%     33.18% |       13471      6.15%     39.34% |       13227      6.04%     45.38% |       13327      6.09%     51.47% |       13419      6.13%     57.60% |       13494      6.16%     63.76% |       13162      6.01%     69.77% |       13132      6.00%     75.77% |       13410      6.13%     81.90% |       13310      6.08%     87.98% |       13139      6.00%     93.98% |       13182      6.02%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       218919                      
system.ruby.L1Cache_Controller.IS.Data   |     7320601      6.22%      6.22% |     7333186      6.23%     12.45% |     7356349      6.25%     18.71% |     7349139      6.25%     24.95% |     7359976      6.26%     31.21% |     7359797      6.26%     37.46% |     7345216      6.24%     43.71% |     7360878      6.26%     49.96% |     7362007      6.26%     56.22% |     7363753      6.26%     62.48% |     7366079      6.26%     68.74% |     7364004      6.26%     75.00% |     7360899      6.26%     81.26% |     7359678      6.26%     87.51% |     7363997      6.26%     93.77% |     7328571      6.23%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total    117654130                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       78558     13.80%     13.80% |       53486      9.40%     23.19% |       36075      6.34%     29.53% |       36862      6.48%     36.01% |       30192      5.30%     41.31% |       32636      5.73%     47.04% |       41538      7.30%     54.34% |       25983      4.56%     58.90% |       25017      4.39%     63.30% |       26868      4.72%     68.02% |       24790      4.35%     72.37% |       24107      4.23%     76.61% |       26995      4.74%     81.35% |       25927      4.55%     85.90% |       23038      4.05%     89.95% |       57225     10.05%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       569297                      
system.ruby.L1Cache_Controller.Ifetch    |   163910167      6.25%      6.25% |   163961266      6.25%     12.50% |   164122845      6.26%     18.76% |   163808823      6.25%     25.01% |   163867039      6.25%     31.26% |   164048601      6.26%     37.51% |   163847807      6.25%     43.76% |   163883713      6.25%     50.01% |   163796873      6.25%     56.25% |   164029110      6.25%     62.51% |   164063033      6.26%     68.77% |   163815159      6.25%     75.01% |   163849487      6.25%     81.26% |   163820459      6.25%     87.51% |   163849103      6.25%     93.75% |   163776163      6.25%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total   2622449648                      
system.ruby.L1Cache_Controller.Inv       |         282      2.53%      2.53% |         781      6.99%      9.52% |         722      6.47%     15.98% |         725      6.49%     22.48% |         777      6.96%     29.43% |         736      6.59%     36.03% |         704      6.30%     42.33% |         726      6.50%     48.83% |         785      7.03%     55.86% |         740      6.63%     62.49% |         679      6.08%     68.57% |         685      6.13%     74.70% |         744      6.66%     81.36% |         702      6.29%     87.65% |         721      6.46%     94.11% |         658      5.89%    100.00%
system.ruby.L1Cache_Controller.Inv::total        11167                      
system.ruby.L1Cache_Controller.L1_Replacement |     7415689      6.26%      6.26% |     7396389      6.25%     12.51% |     7402143      6.25%     18.76% |     7395531      6.25%     25.01% |     7399838      6.25%     31.26% |     7402277      6.25%     37.51% |     7396390      6.25%     43.76% |     7396563      6.25%     50.01% |     7396640      6.25%     56.26% |     7400396      6.25%     62.51% |     7400553      6.25%     68.76% |     7397907      6.25%     75.01% |     7397480      6.25%     81.26% |     7395466      6.25%     87.51% |     7396819      6.25%     93.75% |     7395248      6.25%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total    118385329                      
system.ruby.L1Cache_Controller.Load      |   185416925      6.15%      6.15% |   189578963      6.29%     12.43% |   189479986      6.28%     18.71% |   185525289      6.15%     24.87% |   189588165      6.29%     31.15% |   189506519      6.28%     37.43% |   189624605      6.29%     43.72% |   189592557      6.29%     50.01% |   189619175      6.29%     56.29% |   189519176      6.28%     62.58% |   189489972      6.28%     68.86% |   189600483      6.29%     75.15% |   185274991      6.14%     81.29% |   189602215      6.29%     87.57% |   189573755      6.29%     93.86% |   185188228      6.14%    100.00%
system.ruby.L1Cache_Controller.Load::total   3016181004                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |       51324     26.47%     26.47% |       30740     15.85%     42.32% |       12609      6.50%     48.82% |       14014      7.23%     56.05% |        6787      3.50%     59.55% |        8541      4.40%     63.95% |       18967      9.78%     73.73% |        3231      1.67%     75.40% |        2005      1.03%     76.43% |        3404      1.76%     78.19% |        1836      0.95%     79.14% |         943      0.49%     79.62% |        3820      1.97%     81.59% |        3628      1.87%     83.46% |         809      0.42%     83.88% |       31256     16.12%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       193914                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          83      2.75%      2.75% |         227      7.52%     10.27% |         235      7.78%     18.05% |         126      4.17%     22.23% |         114      3.78%     26.00% |         209      6.92%     32.92% |         241      7.98%     40.91% |         124      4.11%     45.01% |         137      4.54%     49.55% |         257      8.51%     58.07% |         258      8.55%     66.61% |          94      3.11%     69.73% |         119      3.94%     73.67% |         234      7.75%     81.42% |         192      6.36%     87.78% |         369     12.22%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         3019                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       24704      6.89%      6.89% |       21823      6.09%     12.97% |       22526      6.28%     19.26% |       21856      6.09%     25.35% |       22455      6.26%     31.61% |       23186      6.47%     38.08% |       21599      6.02%     44.10% |       21810      6.08%     50.18% |       22035      6.14%     56.33% |       22453      6.26%     62.59% |       22015      6.14%     68.73% |       22290      6.22%     74.94% |       22229      6.20%     81.14% |       21414      5.97%     87.11% |       21402      5.97%     93.08% |       24804      6.92%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       358601                      
system.ruby.L1Cache_Controller.M.Load    |    80766281      6.26%      6.26% |    80681241      6.25%     12.51% |    80613556      6.25%     18.75% |    80682797      6.25%     25.01% |    80668542      6.25%     31.26% |    80712910      6.25%     37.51% |    80730567      6.25%     43.76% |    80633264      6.25%     50.01% |    80639010      6.25%     56.26% |    80658904      6.25%     62.51% |    80670765      6.25%     68.76% |    80653398      6.25%     75.01% |    80582847      6.24%     81.25% |    80662494      6.25%     87.50% |    80648683      6.25%     93.75% |    80695498      6.25%    100.00%
system.ruby.L1Cache_Controller.M.Load::total   1290700757                      
system.ruby.L1Cache_Controller.M.Store   |        1719     19.66%     19.66% |         477      5.46%     25.12% |         463      5.30%     30.41% |         516      5.90%     36.31% |         529      6.05%     42.37% |         478      5.47%     47.83% |         453      5.18%     53.01% |         475      5.43%     58.45% |         526      6.02%     64.46% |         490      5.60%     70.07% |         354      4.05%     74.12% |         444      5.08%     79.19% |         527      6.03%     85.22% |         411      4.70%     89.92% |         374      4.28%     94.20% |         507      5.80%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         8743                      
system.ruby.L1Cache_Controller.MI.Fwd_GETS |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.MI.Fwd_GETX |           1      6.25%      6.25% |           3     18.75%     25.00% |           0      0.00%     25.00% |           1      6.25%     31.25% |           0      0.00%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           0      0.00%     50.00% |           1      6.25%     56.25% |           0      0.00%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           2     12.50%     81.25% |           0      0.00%     81.25% |           3     18.75%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.MI.Load   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total            4                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            6                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |       35832      8.96%      8.96% |       25128      6.28%     15.24% |       25687      6.42%     21.67% |       25364      6.34%     28.01% |       24030      6.01%     34.02% |       24904      6.23%     40.25% |       23097      5.78%     46.02% |       23527      5.88%     51.91% |       23597      5.90%     57.81% |       24221      6.06%     63.87% |       23609      5.90%     69.77% |       24006      6.00%     75.77% |       24035      6.01%     81.79% |       23068      5.77%     87.55% |       22966      5.74%     93.30% |       26803      6.70%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       399874                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        1241     16.63%     16.63% |         438      5.87%     22.50% |         365      4.89%     27.39% |         486      6.51%     33.91% |         457      6.12%     40.03% |         447      5.99%     46.02% |         359      4.81%     50.83% |         363      4.86%     55.70% |         470      6.30%     61.99% |         470      6.30%     68.29% |         338      4.53%     72.82% |         343      4.60%     77.42% |         459      6.15%     83.57% |         424      5.68%     89.25% |         384      5.15%     94.40% |         418      5.60%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         7462                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |       10448      5.66%      5.66% |       10182      5.51%     11.17% |       10305      5.58%     16.75% |       10028      5.43%     22.18% |       12078      6.54%     28.71% |       12010      6.50%     35.22% |       12097      6.55%     41.77% |       12102      6.55%     48.32% |       12236      6.62%     54.94% |       12036      6.52%     61.46% |       11950      6.47%     67.93% |       11884      6.43%     74.36% |       11987      6.49%     80.85% |       11916      6.45%     87.30% |       11844      6.41%     93.71% |       11613      6.29%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total       184716                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |       11129     26.95%     26.95% |        3309      8.01%     34.96% |        3161      7.65%     42.62% |        3510      8.50%     51.12% |        1575      3.81%     54.93% |        1719      4.16%     59.09% |        1500      3.63%     62.72% |        1718      4.16%     66.88% |        1562      3.78%     70.67% |        1769      4.28%     74.95% |        1595      3.86%     78.81% |        1718      4.16%     82.97% |        1806      4.37%     87.35% |        1657      4.01%     91.36% |        1564      3.79%     95.14% |        2005      4.86%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        41297                      
system.ruby.L1Cache_Controller.MM.Load   |     8800360      6.29%      6.29% |     8719404      6.24%     12.53% |     8769583      6.27%     18.80% |     8710490      6.23%     25.03% |     8737289      6.25%     31.28% |     8704929      6.23%     37.50% |     8721725      6.24%     43.74% |     8740667      6.25%     49.99% |     8739923      6.25%     56.24% |     8733078      6.25%     62.49% |     8717498      6.23%     68.72% |     8744499      6.25%     74.98% |     8793888      6.29%     81.26% |     8773555      6.27%     87.54% |     8724594      6.24%     93.78% |     8700650      6.22%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total    139832132                      
system.ruby.L1Cache_Controller.MM.Store  |     4088411      6.40%      6.40% |     3987929      6.24%     12.63% |     3988660      6.24%     18.87% |     3987833      6.24%     25.11% |     3987945      6.24%     31.35% |     3992276      6.25%     37.60% |     3987243      6.24%     43.83% |     3988760      6.24%     50.07% |     3989500      6.24%     56.32% |     3990714      6.24%     62.56% |     3989439      6.24%     68.80% |     3990921      6.24%     75.04% |     3991286      6.24%     81.29% |     3986994      6.24%     87.52% |     3986601      6.24%     93.76% |     3988106      6.24%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total     63922618                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |         625      5.80%      5.80% |         421      3.91%      9.71% |         623      5.79%     15.50% |         756      7.02%     22.52% |         441      4.10%     26.62% |         610      5.66%     32.28% |         721      6.70%     38.98% |         686      6.37%     45.35% |         688      6.39%     51.74% |         722      6.71%     58.44% |         665      6.18%     64.62% |         768      7.13%     71.75% |         642      5.96%     77.71% |         608      5.65%     83.36% |         876      8.14%     91.49% |         916      8.51%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total        10768                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |        1210      3.98%      3.98% |        1098      3.61%      7.59% |        1177      3.87%     11.46% |        1795      5.90%     17.36% |        2032      6.68%     24.04% |        1574      5.17%     29.21% |        1694      5.57%     34.78% |        2292      7.53%     42.31% |        2309      7.59%     49.90% |        1800      5.92%     55.82% |        1572      5.17%     60.99% |        2004      6.59%     67.57% |        3024      9.94%     77.51% |        2055      6.75%     84.27% |        2051      6.74%     91.01% |        2735      8.99%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total        30422                      
system.ruby.L1Cache_Controller.MM_W.Load |        2208     21.78%     21.78% |         671      6.62%     28.39% |         611      6.03%     34.42% |         683      6.74%     41.15% |         548      5.40%     46.56% |         643      6.34%     52.90% |         501      4.94%     57.84% |         409      4.03%     61.87% |         664      6.55%     68.42% |         714      7.04%     75.46% |         397      3.92%     79.38% |         237      2.34%     81.72% |         583      5.75%     87.47% |         398      3.93%     91.39% |         378      3.73%     95.12% |         495      4.88%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        10140                      
system.ruby.L1Cache_Controller.MM_W.Store |       32340     33.06%     33.06% |        4242      4.34%     37.40% |        4486      4.59%     41.99% |        4209      4.30%     46.29% |        4090      4.18%     50.47% |        4400      4.50%     54.97% |        4572      4.67%     59.64% |        4424      4.52%     64.17% |        4065      4.16%     68.32% |        4544      4.65%     72.97% |        4748      4.85%     77.82% |        4378      4.48%     82.30% |        4109      4.20%     86.50% |        4349      4.45%     90.94% |        4609      4.71%     95.66% |        4249      4.34%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total        97814                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |       21006      9.35%      9.35% |       13455      5.99%     15.34% |       13371      5.95%     21.29% |       13511      6.01%     27.30% |       13584      6.05%     33.35% |       13701      6.10%     39.45% |       13506      6.01%     45.46% |       13711      6.10%     51.56% |       13745      6.12%     57.68% |       13788      6.14%     63.81% |       13532      6.02%     69.83% |       13504      6.01%     75.85% |       13729      6.11%     81.96% |       13589      6.05%     88.00% |       13421      5.97%     93.98% |       13534      6.02%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total       224687                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |       12323     28.32%     28.32% |        7216     16.58%     44.91% |        4357     10.01%     54.92% |        3339      7.67%     62.59% |        3056      7.02%     69.62% |        2439      5.61%     75.22% |        1947      4.47%     79.70% |         564      1.30%     81.00% |         370      0.85%     81.85% |         353      0.81%     82.66% |         197      0.45%     83.11% |         177      0.41%     83.52% |        1639      3.77%     87.28% |         684      1.57%     88.86% |         186      0.43%     89.28% |        4663     10.72%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total        43510                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |         135      6.40%      6.40% |         111      5.26%     11.66% |         130      6.16%     17.82% |         136      6.45%     24.27% |          80      3.79%     28.06% |         110      5.21%     33.27% |         168      7.96%     41.23% |         148      7.01%     48.25% |         163      7.73%     55.97% |         180      8.53%     64.50% |         139      6.59%     71.09% |          88      4.17%     75.26% |         129      6.11%     81.37% |         105      4.98%     86.35% |          96      4.55%     90.90% |         192      9.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total         2110                      
system.ruby.L1Cache_Controller.M_W.Load  |      598270     15.95%     15.95% |      393585     10.49%     26.44% |      248150      6.61%     33.05% |      250166      6.67%     39.72% |      185495      4.94%     44.67% |      201468      5.37%     50.04% |      290408      7.74%     57.78% |      151458      4.04%     61.82% |      141091      3.76%     65.58% |      158849      4.23%     69.81% |      139010      3.71%     73.52% |      130239      3.47%     76.99% |      156632      4.18%     81.16% |      152852      4.07%     85.24% |      126332      3.37%     88.61% |      427407     11.39%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total      3751412                      
system.ruby.L1Cache_Controller.M_W.Store |         713     14.55%     14.55% |         212      4.33%     18.88% |         235      4.80%     23.68% |         343      7.00%     30.68% |         300      6.12%     36.80% |         214      4.37%     41.17% |         271      5.53%     46.70% |         336      6.86%     53.56% |         307      6.27%     59.83% |         257      5.25%     65.07% |         320      6.53%     71.61% |         329      6.72%     78.32% |         293      5.98%     84.30% |         233      4.76%     89.06% |         253      5.16%     94.22% |         283      5.78%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total         4899                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |       77845     13.79%     13.79% |       53274      9.44%     23.23% |       35840      6.35%     29.58% |       36519      6.47%     36.05% |       29892      5.30%     41.35% |       32422      5.74%     47.09% |       41267      7.31%     54.40% |       25647      4.54%     58.95% |       24710      4.38%     63.33% |       26611      4.71%     68.04% |       24470      4.34%     72.38% |       23778      4.21%     76.59% |       26702      4.73%     81.32% |       25694      4.55%     85.87% |       22785      4.04%     89.91% |       56942     10.09%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total       564398                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |      601528     31.50%     31.50% |      383237     20.07%     51.56% |      159725      8.36%     59.93% |       71461      3.74%     63.67% |       77183      4.04%     67.71% |       86675      4.54%     72.25% |      217535     11.39%     83.64% |       31511      1.65%     85.29% |       13661      0.72%     86.01% |       17740      0.93%     86.93% |       10857      0.57%     87.50% |        5604      0.29%     87.80% |       11884      0.62%     88.42% |       35564      1.86%     90.28% |        2040      0.11%     90.39% |      183583      9.61%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total      1909788                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |          18      5.62%      5.62% |          17      5.31%     10.94% |          34     10.62%     21.56% |          31      9.69%     31.25% |          12      3.75%     35.00% |          34     10.62%     45.62% |          39     12.19%     57.81% |          12      3.75%     61.56% |          18      5.62%     67.19% |          21      6.56%     73.75% |          13      4.06%     77.81% |          14      4.38%     82.19% |           9      2.81%     85.00% |          12      3.75%     88.75% |          18      5.62%     94.38% |          18      5.62%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total          320                      
system.ruby.L1Cache_Controller.O.L1_Replacement |       51294     26.52%     26.52% |       30715     15.88%     42.39% |       12570      6.50%     48.89% |       13981      7.23%     56.12% |        6770      3.50%     59.62% |        8499      4.39%     64.01% |       18919      9.78%     73.79% |        3189      1.65%     75.44% |        1984      1.03%     76.46% |        3376      1.75%     78.21% |        1805      0.93%     79.14% |         926      0.48%     79.62% |        3806      1.97%     81.59% |        3600      1.86%     83.45% |         790      0.41%     83.86% |       31228     16.14%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total       193452                      
system.ruby.L1Cache_Controller.O.Load    |    15857598     73.46%     73.46% |      324145      1.50%     74.96% |       75898      0.35%     75.31% |       96531      0.45%     75.76% |      372274      1.72%     77.49% |     1785944      8.27%     85.76% |     2192617     10.16%     95.92% |        3068      0.01%     95.93% |        4570      0.02%     95.95% |      305233      1.41%     97.37% |      323732      1.50%     98.87% |      145535      0.67%     99.54% |        3023      0.01%     99.56% |       85195      0.39%     99.95% |        3739      0.02%     99.97% |        7096      0.03%    100.00%
system.ruby.L1Cache_Controller.O.Load::total     21586198                      
system.ruby.L1Cache_Controller.O.Store   |          11      8.33%      8.33% |           8      6.06%     14.39% |           3      2.27%     16.67% |           2      1.52%     18.18% |           3      2.27%     20.45% |           8      6.06%     26.52% |           6      4.55%     31.06% |          30     22.73%     53.79% |           3      2.27%     56.06% |           7      5.30%     61.36% |          18     13.64%     75.00% |           2      1.52%     76.52% |           5      3.79%     80.30% |          16     12.12%     92.42% |           1      0.76%     93.18% |           9      6.82%    100.00%
system.ruby.L1Cache_Controller.O.Store::total          132                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |          79     20.95%     20.95% |          59     15.65%     36.60% |          12      3.18%     39.79% |          41     10.88%     50.66% |          14      3.71%     54.38% |          12      3.18%     57.56% |          35      9.28%     66.84% |           9      2.39%     69.23% |           9      2.39%     71.62% |           8      2.12%     73.74% |           4      1.06%     74.80% |           1      0.27%     75.07% |           6      1.59%     76.66% |          12      3.18%     79.84% |           1      0.27%     80.11% |          75     19.89%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total          377                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |       51294     26.51%     26.51% |       30716     15.88%     42.39% |       12570      6.50%     48.89% |       13982      7.23%     56.12% |        6770      3.50%     59.62% |        8499      4.39%     64.01% |       18920      9.78%     73.79% |        3189      1.65%     75.44% |        1984      1.03%     76.46% |        3376      1.75%     78.21% |        1806      0.93%     79.14% |         926      0.48%     79.62% |        3806      1.97%     81.59% |        3601      1.86%     83.45% |         790      0.41%     83.86% |       31231     16.14%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total       193460                      
system.ruby.L1Cache_Controller.OM.Ack    |        1576     69.55%     69.55% |          28      1.24%     70.79% |          13      0.57%     71.36% |           9      0.40%     71.76% |          11      0.49%     72.24% |          30      1.32%     73.57% |          12      0.53%     74.10% |         100      4.41%     78.51% |          34      1.50%     80.01% |          34      1.50%     81.51% |          98      4.32%     85.83% |          67      2.96%     88.79% |          47      2.07%     90.86% |          86      3.80%     94.66% |          19      0.84%     95.50% |         102      4.50%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total         2266                      
system.ruby.L1Cache_Controller.OM.All_acks |       20293      9.23%      9.23% |       13243      6.03%     15.26% |       13136      5.98%     21.24% |       13168      5.99%     27.23% |       13284      6.04%     33.27% |       13487      6.14%     39.41% |       13235      6.02%     45.43% |       13375      6.09%     51.51% |       13438      6.11%     57.63% |       13531      6.16%     63.78% |       13212      6.01%     69.80% |       13175      5.99%     75.79% |       13436      6.11%     81.90% |       13356      6.08%     87.98% |       13168      5.99%     93.97% |       13251      6.03%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total       219788                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |          18     13.43%     13.43% |           8      5.97%     19.40% |           0      0.00%     19.40% |           0      0.00%     19.40% |           0      0.00%     19.40% |           9      6.72%     26.12% |          10      7.46%     33.58% |          33     24.63%     58.21% |           3      2.24%     60.45% |           5      3.73%     64.18% |           8      5.97%     70.15% |          10      7.46%     77.61% |           3      2.24%     79.85% |           2      1.49%     81.34% |           7      5.22%     86.57% |          18     13.43%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total          134                      
system.ruby.L1Cache_Controller.OM.Fwd_GETX |           0      0.00%      0.00% |           1      4.55%      4.55% |           2      9.09%     13.64% |           1      4.55%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           1      4.55%     22.73% |           5     22.73%     45.45% |           1      4.55%     50.00% |           2      9.09%     59.09% |           2      9.09%     68.18% |           1      4.55%     72.73% |           1      4.55%     77.27% |           3     13.64%     90.91% |           0      0.00%     90.91% |           2      9.09%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETX::total           22                      
system.ruby.L1Cache_Controller.OM.Own_GETX |          11     10.00%     10.00% |           7      6.36%     16.36% |           1      0.91%     17.27% |           1      0.91%     18.18% |           3      2.73%     20.91% |           8      7.27%     28.18% |           5      4.55%     32.73% |          25     22.73%     55.45% |           2      1.82%     57.27% |           5      4.55%     61.82% |          16     14.55%     76.36% |           1      0.91%     77.27% |           4      3.64%     80.91% |          13     11.82%     92.73% |           1      0.91%     93.64% |           7      6.36%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total          110                      
system.ruby.L1Cache_Controller.Own_GETX  |          11     10.00%     10.00% |           7      6.36%     16.36% |           1      0.91%     17.27% |           1      0.91%     18.18% |           3      2.73%     20.91% |           8      7.27%     28.18% |           5      4.55%     32.73% |          25     22.73%     55.45% |           2      1.82%     57.27% |           5      4.55%     61.82% |          16     14.55%     76.36% |           1      0.91%     77.27% |           4      3.64%     80.91% |          13     11.82%     92.73% |           1      0.91%     93.64% |           7      6.36%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total          110                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         904     61.92%     61.92% |         328     22.47%     84.38% |          75      5.14%     89.52% |          36      2.47%     91.99% |          14      0.96%     92.95% |          30      2.05%     95.00% |          15      1.03%     96.03% |          15      1.03%     97.05% |           4      0.27%     97.33% |           4      0.27%     97.60% |          13      0.89%     98.49% |           5      0.34%     98.84% |           0      0.00%     98.84% |           1      0.07%     98.90% |           0      0.00%     98.90% |          16      1.10%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total         1460                      
system.ruby.L1Cache_Controller.S.Ifetch  |   163909848      6.25%      6.25% |   163961151      6.25%     12.50% |   164122716      6.26%     18.76% |   163808688      6.25%     25.01% |   163866916      6.25%     31.26% |   164048475      6.26%     37.51% |   163847686      6.25%     43.76% |   163883590      6.25%     50.01% |   163796748      6.25%     56.25% |   164028985      6.25%     62.51% |   164062903      6.26%     68.77% |   163815040      6.25%     75.01% |   163849353      6.25%     81.26% |   163820331      6.25%     87.51% |   163848979      6.25%     93.75% |   163776038      6.25%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total   2622447447                      
system.ruby.L1Cache_Controller.S.Inv     |         265      2.41%      2.41% |         762      6.93%      9.35% |         709      6.45%     15.80% |         715      6.51%     22.31% |         756      6.88%     29.19% |         722      6.57%     35.76% |         702      6.39%     42.15% |         721      6.56%     48.71% |         769      7.00%     55.71% |         715      6.51%     62.21% |         676      6.15%     68.37% |         681      6.20%     74.56% |         729      6.63%     81.20% |         696      6.33%     87.53% |         713      6.49%     94.02% |         657      5.98%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total        10988                      
system.ruby.L1Cache_Controller.S.L1_Replacement |     7319797      6.22%      6.22% |     7332187      6.23%     12.46% |     7355392      6.25%     18.71% |     7348176      6.25%     24.95% |     7358973      6.26%     31.21% |     7358827      6.26%     37.46% |     7344291      6.24%     43.71% |     7359906      6.26%     49.96% |     7360980      6.26%     56.22% |     7362756      6.26%     62.48% |     7365136      6.26%     68.74% |     7363058      6.26%     75.00% |     7359902      6.26%     81.26% |     7358713      6.26%     87.51% |     7363026      6.26%     93.77% |     7327630      6.23%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total    117638750                      
system.ruby.L1Cache_Controller.S.Load    |    71993310      4.99%      4.99% |    92073338      6.38%     11.38% |    92379800      6.41%     17.78% |    88398699      6.13%     23.91% |    92233946      6.40%     30.31% |    90708282      6.29%     36.60% |    90302113      6.26%     42.86% |    92676945      6.43%     49.29% |    92706978      6.43%     55.72% |    92271884      6.40%     62.11% |    92247790      6.40%     68.51% |    92538545      6.42%     74.93% |    88350149      6.13%     81.06% |    92542202      6.42%     87.47% |    92683103      6.43%     93.90% |    87971265      6.10%    100.00%
system.ruby.L1Cache_Controller.S.Load::total   1442078349                      
system.ruby.L1Cache_Controller.S.Store   |         453     48.55%     48.55% |          22      2.36%     50.91% |          21      2.25%     53.16% |          12      1.29%     54.45% |          25      2.68%     57.13% |          22      2.36%     59.49% |           5      0.54%     60.02% |          28      3.00%     63.02% |          33      3.54%     66.56% |          57      6.11%     72.67% |          36      3.86%     76.53% |          46      4.93%     81.46% |          37      3.97%     85.42% |          39      4.18%     89.60% |          35      3.75%     93.35% |          62      6.65%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          933                      
system.ruby.L1Cache_Controller.SI.Ifetch |           8     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           4     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total           12                      
system.ruby.L1Cache_Controller.SI.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.SI.Inv::total            5                      
system.ruby.L1Cache_Controller.SI.Load   |          46      5.94%      5.94% |          22      2.84%      8.79% |          93     12.02%     20.80% |          57      7.36%     28.17% |          26      3.36%     31.52% |          36      4.65%     36.18% |          41      5.30%     41.47% |           8      1.03%     42.51% |          40      5.17%     47.67% |          18      2.33%     50.00% |          41      5.30%     55.30% |          38      4.91%     60.21% |         105     13.57%     73.77% |          42      5.43%     79.20% |          15      1.94%     81.14% |         146     18.86%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total          774                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |     7319521      6.22%      6.22% |     7332187      6.23%     12.45% |     7355391      6.25%     18.71% |     7348176      6.25%     24.95% |     7358970      6.26%     31.21% |     7358827      6.26%     37.46% |     7344290      6.24%     43.71% |     7359906      6.26%     49.96% |     7360979      6.26%     56.22% |     7362756      6.26%     62.48% |     7365135      6.26%     68.74% |     7363058      6.26%     75.00% |     7359902      6.26%     81.26% |     7358711      6.26%     87.51% |     7363024      6.26%     93.77% |     7327627      6.23%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total    117638460                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         276     96.84%     96.84% |           0      0.00%     96.84% |           1      0.35%     97.19% |           0      0.00%     97.19% |           1      0.35%     97.54% |           0      0.00%     97.54% |           1      0.35%     97.89% |           0      0.00%     97.89% |           1      0.35%     98.25% |           0      0.00%     98.25% |           0      0.00%     98.25% |           0      0.00%     98.25% |           0      0.00%     98.25% |           2      0.70%     98.95% |           1      0.35%     99.30% |           2      0.70%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total          285                      
system.ruby.L1Cache_Controller.SM.Ack    |        4714     63.68%     63.68% |           1      0.01%     63.69% |          53      0.72%     64.41% |           9      0.12%     64.53% |          35      0.47%     65.00% |          37      0.50%     65.50% |           8      0.11%     65.61% |         234      3.16%     68.77% |         152      2.05%     70.82% |         214      2.89%     73.71% |         322      4.35%     78.06% |         331      4.47%     82.53% |         220      2.97%     85.51% |         212      2.86%     88.37% |         268      3.62%     91.99% |         593      8.01%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total         7403                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |         436     57.44%     57.44% |           3      0.40%     57.84% |           8      1.05%     58.89% |           2      0.26%     59.16% |           6      0.79%     59.95% |           8      1.05%     61.00% |           3      0.40%     61.40% |          23      3.03%     64.43% |          17      2.24%     66.67% |          32      4.22%     70.88% |          34      4.48%     75.36% |          42      5.53%     80.90% |          22      2.90%     83.79% |          33      4.35%     88.14% |          28      3.69%     91.83% |          62      8.17%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total          759                      
system.ruby.L1Cache_Controller.SM.Inv    |          17      9.77%      9.77% |          19     10.92%     20.69% |          13      7.47%     28.16% |          10      5.75%     33.91% |          19     10.92%     44.83% |          14      8.05%     52.87% |           2      1.15%     54.02% |           5      2.87%     56.90% |          16      9.20%     66.09% |          25     14.37%     80.46% |           2      1.15%     81.61% |           4      2.30%     83.91% |          15      8.62%     92.53% |           6      3.45%     95.98% |           7      4.02%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total          174                      
system.ruby.L1Cache_Controller.Store     |     4143476      6.45%      6.45% |     4006103      6.23%     12.68% |     4006980      6.24%     18.92% |     4006069      6.23%     25.15% |     4006148      6.23%     31.39% |     4010855      6.24%     37.63% |     4005774      6.23%     43.87% |     4007370      6.24%     50.10% |     4007836      6.24%     56.34% |     4009536      6.24%     62.58% |     4008079      6.24%     68.82% |     4009247      6.24%     75.06% |     4009651      6.24%     81.30% |     4005343      6.23%     87.53% |     4005005      6.23%     93.76% |     4006396      6.24%    100.00%
system.ruby.L1Cache_Controller.Store::total     64253868                      
system.ruby.L1Cache_Controller.Use_Timeout |       98851     12.53%     12.53% |       66729      8.46%     20.98% |       49211      6.24%     27.22% |       50030      6.34%     33.56% |       43476      5.51%     39.07% |       46123      5.85%     44.92% |       54773      6.94%     51.86% |       39358      4.99%     56.84% |       38455      4.87%     61.72% |       40399      5.12%     66.84% |       38002      4.82%     71.65% |       37282      4.72%     76.38% |       40431      5.12%     81.50% |       39283      4.98%     86.48% |       36206      4.59%     91.07% |       70476      8.93%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       789085                      
system.ruby.L1Cache_Controller.Writeback_Ack |     7319521      6.22%      6.22% |     7332187      6.23%     12.45% |     7355391      6.25%     18.71% |     7348176      6.25%     24.95% |     7358970      6.26%     31.21% |     7358827      6.26%     37.46% |     7344290      6.24%     43.71% |     7359906      6.26%     49.96% |     7360979      6.26%     56.22% |     7362756      6.26%     62.48% |     7365135      6.26%     68.74% |     7363058      6.26%     75.00% |     7359902      6.26%     81.26% |     7358711      6.26%     87.51% |     7363024      6.26%     93.77% |     7327627      6.23%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total    117638460                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |       87403     14.72%     14.72% |       55847      9.41%     24.13% |       38258      6.44%     30.58% |       39347      6.63%     37.20% |       30801      5.19%     42.39% |       33404      5.63%     48.02% |       42019      7.08%     55.10% |       26717      4.50%     59.60% |       25582      4.31%     63.91% |       27598      4.65%     68.56% |       25415      4.28%     72.84% |       24934      4.20%     77.04% |       27841      4.69%     81.73% |       26673      4.49%     86.22% |       23757      4.00%     90.22% |       58039      9.78%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       593635                      
system.ruby.L1Cache_Controller.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Nack::total            5                      
system.ruby.L2Cache_Controller.All_Acks  |         123      6.30%      6.30% |         107      5.48%     11.78% |         123      6.30%     18.07% |         125      6.40%     24.48% |         137      7.01%     31.49% |         139      7.12%     38.61% |         134      6.86%     45.47% |         135      6.91%     52.38% |         134      6.86%     59.24% |         120      6.14%     65.39% |         119      6.09%     71.48% |         120      6.14%     77.62% |         119      6.09%     83.72% |         106      5.43%     89.14% |         105      5.38%     94.52% |         107      5.48%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total         1953                      
system.ruby.L2Cache_Controller.Data      |         139      6.16%      6.16% |         123      5.45%     11.62% |         140      6.21%     17.83% |         143      6.34%     24.17% |         155      6.87%     31.04% |         159      7.05%     38.09% |         153      6.78%     44.88% |         152      6.74%     51.62% |         150      6.65%     58.27% |         138      6.12%     64.39% |         141      6.25%     70.64% |         142      6.30%     76.94% |         140      6.21%     83.15% |         126      5.59%     88.74% |         127      5.63%     94.37% |         127      5.63%    100.00%
system.ruby.L2Cache_Controller.Data::total         2255                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |      127426     16.15%     16.15% |       38773      4.91%     21.06% |       50408      6.39%     27.45% |       42716      5.41%     32.86% |       37460      4.75%     37.61% |       44842      5.68%     43.29% |       37669      4.77%     48.07% |       37408      4.74%     52.81% |       37825      4.79%     57.60% |       36648      4.64%     62.25% |       36080      4.57%     66.82% |       36857      4.67%     71.49% |       35168      4.46%     75.95% |       35051      4.44%     80.39% |       36991      4.69%     85.08% |      117763     14.92%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       789085                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |        7933      4.72%      4.72% |        6958      4.14%      8.85% |       11447      6.80%     15.65% |        9415      5.60%     21.25% |        8901      5.29%     26.54% |        8191      4.87%     31.41% |       11309      6.72%     38.13% |       10029      5.96%     44.09% |       10423      6.19%     50.29% |        9734      5.79%     56.07% |       10170      6.04%     62.12% |       11859      7.05%     69.16% |       13385      7.96%     77.12% |       11855      7.05%     84.17% |       11936      7.09%     91.26% |       14704      8.74%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total       168249                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          59      6.33%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |         873     93.67%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total          932                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |          47      6.14%      6.14% |          52      6.79%     12.92% |          84     10.97%     23.89% |          69      9.01%     32.90% |          33      4.31%     37.21% |         110     14.36%     51.57% |          40      5.22%     56.79% |          42      5.48%     62.27% |          46      6.01%     68.28% |          21      2.74%     71.02% |          25      3.26%     74.28% |          51      6.66%     80.94% |          32      4.18%     85.12% |          26      3.39%     88.51% |          44      5.74%     94.26% |          44      5.74%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total          766                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |          56      7.85%      7.85% |          32      4.49%     12.34% |         140     19.64%     31.98% |         119     16.69%     48.67% |          22      3.09%     51.75% |          63      8.84%     60.59% |          21      2.95%     63.53% |          22      3.09%     66.62% |          28      3.93%     70.55% |          16      2.24%     72.79% |          35      4.91%     77.70% |          28      3.93%     81.63% |          32      4.49%     86.12% |          22      3.09%     89.20% |          33      4.63%     93.83% |          44      6.17%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total          713                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           3     42.86%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS_only::total            7                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |      119330      6.25%      6.25% |      113345      5.94%     12.18% |      156553      8.20%     20.38% |      132828      6.96%     27.34% |      107845      5.65%     32.98% |      157160      8.23%     41.21% |      124405      6.51%     47.73% |      114148      5.98%     53.71% |      114422      5.99%     59.70% |      107279      5.62%     65.31% |      108444      5.68%     70.99% |      115976      6.07%     77.07% |      107419      5.62%     82.69% |      105818      5.54%     88.23% |      114129      5.98%     94.21% |      110592      5.79%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total      1909693                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |          38      4.78%      4.78% |          42      5.28%     10.06% |         128     16.10%     26.16% |          52      6.54%     32.70% |          59      7.42%     40.13% |          36      4.53%     44.65% |          31      3.90%     48.55% |          38      4.78%     53.33% |          40      5.03%     58.36% |          40      5.03%     63.40% |          37      4.65%     68.05% |          46      5.79%     73.84% |          54      6.79%     80.63% |          42      5.28%     85.91% |          32      4.03%     89.94% |          80     10.06%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total          795                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          91     98.91%     98.91% |           0      0.00%     98.91% |           0      0.00%     98.91% |           0      0.00%     98.91% |           1      1.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total           92                      
system.ruby.L2Cache_Controller.IFLOX.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_PUTO::total            1                      
system.ruby.L2Cache_Controller.IFLOX.L1_PUTS |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_PUTS::total            5                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |          17      2.81%      2.81% |          66     10.89%     13.70% |         109     17.99%     31.68% |          91     15.02%     46.70% |          16      2.64%     49.34% |          34      5.61%     54.95% |          30      4.95%     59.90% |          11      1.82%     61.72% |          25      4.13%     65.84% |          25      4.13%     69.97% |          24      3.96%     73.93% |          23      3.80%     77.72% |          20      3.30%     81.02% |          20      3.30%     84.32% |          43      7.10%     91.42% |          52      8.58%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total          606                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |       91241     46.74%     46.74% |        2513      1.29%     48.02% |        9622      4.93%     52.95% |        4769      2.44%     55.40% |        2981      1.53%     56.92% |        1415      0.72%     57.65% |        1786      0.91%     58.56% |        1332      0.68%     59.25% |        1464      0.75%     60.00% |        1328      0.68%     60.68% |         893      0.46%     61.13% |         718      0.37%     61.50% |         484      0.25%     61.75% |         947      0.49%     62.23% |         225      0.12%     62.35% |       73502     37.65%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total       195220                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |         500      1.89%      1.89% |         526      1.99%      3.88% |        1813      6.86%     10.75% |        1012      3.83%     14.58% |         902      3.42%     18.00% |        1028      3.89%     21.89% |        2050      7.76%     29.65% |        1288      4.88%     34.53% |        1145      4.34%     38.86% |        1043      3.95%     42.81% |        1237      4.68%     47.50% |        1493      5.65%     53.15% |        1359      5.15%     58.30% |        1215      4.60%     62.90% |        1376      5.21%     68.11% |        8423     31.89%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total        26410                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |        2257     22.42%     22.42% |          63      0.63%     23.05% |           0      0.00%     23.05% |        1531     15.21%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |          36      0.36%     38.61% |         124      1.23%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |        6056     60.16%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        10067                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           2     22.22%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           3     33.33%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO::total            9                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           3     12.50%     12.50% |           0      0.00%     12.50% |           3     12.50%     25.00% |           2      8.33%     33.33% |           0      0.00%     33.33% |           1      4.17%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      4.17%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           2      8.33%     50.00% |           2      8.33%     58.33% |           1      4.17%     62.50% |           1      4.17%     66.67% |           8     33.33%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total           24                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |       11087      5.72%      5.72% |       11958      6.17%     11.88% |       16534      8.53%     20.41% |       13500      6.96%     27.37% |       10245      5.28%     32.65% |       18520      9.55%     42.20% |       11804      6.09%     48.29% |       11646      6.01%     54.30% |       12036      6.21%     60.50% |       10368      5.35%     65.85% |       10376      5.35%     71.20% |       11803      6.09%     77.29% |       10240      5.28%     82.57% |       10083      5.20%     87.77% |       12364      6.38%     94.14% |       11358      5.86%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total       193922                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |          10      0.93%      0.93% |          74      6.86%      7.78% |          54      5.00%     12.79% |          86      7.97%     20.76% |          75      6.95%     27.71% |          56      5.19%     32.90% |          48      4.45%     37.35% |          76      7.04%     44.39% |          84      7.78%     52.18% |          77      7.14%     59.31% |          56      5.19%     64.50% |          67      6.21%     70.71% |          65      6.02%     76.74% |          94      8.71%     85.45% |          54      5.00%     90.45% |         103      9.55%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total         1079                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          75      5.14%      5.14% |          86      5.89%     11.03% |          82      5.62%     16.64% |          76      5.21%     21.85% |          63      4.32%     26.16% |          85      5.82%     31.99% |          82      5.62%     37.60% |          91      6.23%     43.84% |          87      5.96%     49.79% |         119      8.15%     57.95% |         124      8.49%     66.44% |         134      9.18%     75.62% |         127      8.70%     84.32% |          92      6.30%     90.62% |          56      3.84%     94.45% |          81      5.55%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total         1460                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           8      1.80%      1.80% |           0      0.00%      1.80% |          34      7.64%      9.44% |           0      0.00%      9.44% |          12      2.70%     12.13% |           0      0.00%     12.13% |          89     20.00%     32.13% |           0      0.00%     32.13% |          13      2.92%     35.06% |           0      0.00%     35.06% |          12      2.70%     37.75% |           3      0.67%     38.43% |          11      2.47%     40.90% |           0      0.00%     40.90% |          13      2.92%     43.82% |         250     56.18%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total          445                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |         360     30.59%     30.59% |           0      0.00%     30.59% |           0      0.00%     30.59% |           0      0.00%     30.59% |         271     23.02%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |         546     46.39%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total         1177                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9      3.24%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |         269     96.76%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total          278                      
system.ruby.L2Cache_Controller.IGM.Data  |         122      6.26%      6.26% |         107      5.49%     11.76% |         123      6.31%     18.07% |         125      6.42%     24.49% |         135      6.93%     31.42% |         139      7.14%     38.55% |         134      6.88%     45.43% |         135      6.93%     52.36% |         134      6.88%     59.24% |         120      6.16%     65.40% |         119      6.11%     71.51% |         119      6.11%     77.62% |         119      6.11%     83.73% |         106      5.44%     89.17% |         104      5.34%     94.51% |         107      5.49%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total         1948                      
system.ruby.L2Cache_Controller.IGMLS.Data |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total            5                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |         123      6.30%      6.30% |         107      5.48%     11.78% |         123      6.30%     18.07% |         125      6.40%     24.48% |         137      7.01%     31.49% |         139      7.12%     38.61% |         134      6.86%     45.47% |         135      6.91%     52.38% |         134      6.86%     59.24% |         120      6.14%     65.39% |         119      6.09%     71.48% |         120      6.14%     77.62% |         119      6.09%     83.72% |         106      5.43%     89.14% |         105      5.38%     94.52% |         107      5.48%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total         1953                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |         123      6.30%      6.30% |         107      5.48%     11.78% |         123      6.30%     18.07% |         125      6.40%     24.48% |         137      7.01%     31.49% |         139      7.12%     38.61% |         134      6.86%     45.47% |         135      6.91%     52.38% |         134      6.86%     59.24% |         120      6.14%     65.39% |         119      6.09%     71.48% |         120      6.14%     77.62% |         119      6.09%     83.72% |         106      5.43%     89.14% |         105      5.38%     94.52% |         107      5.48%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total         1953                      
system.ruby.L2Cache_Controller.IGS.Data  |          16      5.30%      5.30% |          16      5.30%     10.60% |          17      5.63%     16.23% |          18      5.96%     22.19% |          18      5.96%     28.15% |          20      6.62%     34.77% |          19      6.29%     41.06% |          17      5.63%     46.69% |          16      5.30%     51.99% |          18      5.96%     57.95% |          22      7.28%     65.23% |          22      7.28%     72.52% |          21      6.95%     79.47% |          20      6.62%     86.09% |          22      7.28%     93.38% |          20      6.62%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total          302                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           3      2.33%      2.33% |           5      3.88%      6.20% |           7      5.43%     11.63% |          12      9.30%     20.93% |           8      6.20%     27.13% |           4      3.10%     30.23% |           9      6.98%     37.21% |          13     10.08%     47.29% |          13     10.08%     57.36% |          12      9.30%     66.67% |           8      6.20%     72.87% |          11      8.53%     81.40% |          11      8.53%     89.92% |           5      3.88%     93.80% |           4      3.10%     96.90% |           4      3.10%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          129                      
system.ruby.L2Cache_Controller.IGS.Unblock |          16      5.28%      5.28% |          16      5.28%     10.56% |          17      5.61%     16.17% |          18      5.94%     22.11% |          18      5.94%     28.05% |          20      6.60%     34.65% |          19      6.27%     40.92% |          17      5.61%     46.53% |          17      5.61%     52.15% |          18      5.94%     58.09% |          22      7.26%     65.35% |          22      7.26%     72.61% |          21      6.93%     79.54% |          20      6.60%     86.14% |          22      7.26%     93.40% |          20      6.60%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total          303                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |      119330      6.25%      6.25% |      113345      5.94%     12.18% |      156553      8.20%     20.38% |      132828      6.96%     27.34% |      107845      5.65%     32.98% |      157160      8.23%     41.21% |      124405      6.51%     47.73% |      114148      5.98%     53.71% |      114422      5.99%     59.70% |      107279      5.62%     65.31% |      108444      5.68%     70.99% |      115976      6.07%     77.07% |      107419      5.62%     82.69% |      105818      5.54%     88.23% |      114129      5.98%     94.21% |      110592      5.79%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total      1909693                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           8      1.80%      1.80% |           0      0.00%      1.80% |          34      7.64%      9.44% |           0      0.00%      9.44% |          12      2.70%     12.13% |           0      0.00%     12.13% |          89     20.00%     32.13% |           0      0.00%     32.13% |          13      2.92%     35.06% |           0      0.00%     35.06% |          12      2.70%     37.75% |           3      0.67%     38.43% |          11      2.47%     40.90% |           0      0.00%     40.90% |          13      2.92%     43.82% |         250     56.18%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total          445                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |       10875      5.73%      5.73% |       11715      6.17%     11.90% |       16192      8.53%     20.42% |       13233      6.97%     27.39% |       10049      5.29%     32.68% |       18251      9.61%     42.29% |       11517      6.06%     48.36% |       11436      6.02%     54.38% |       11819      6.22%     60.60% |       10158      5.35%     65.95% |       10149      5.34%     71.30% |       11619      6.12%     77.42% |       10045      5.29%     82.71% |        9858      5.19%     87.90% |       12101      6.37%     94.27% |       10882      5.73%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total       189899                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |       11500      7.25%      7.25% |       10004      6.31%     13.57% |       21347     13.47%     27.03% |       18946     11.95%     38.98% |        7946      5.01%     43.99% |       11233      7.09%     51.08% |        8798      5.55%     56.63% |        6689      4.22%     60.85% |        7557      4.77%     65.62% |        6573      4.15%     69.76% |        6743      4.25%     74.02% |        7513      4.74%     78.76% |        7655      4.83%     83.59% |        6042      3.81%     87.40% |        7510      4.74%     92.13% |       12469      7.87%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total       158525                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |         220      5.28%      5.28% |         309      7.42%     12.69% |         416      9.98%     22.68% |         357      8.57%     31.25% |         198      4.75%     36.00% |         301      7.22%     43.22% |         227      5.45%     48.67% |         221      5.30%     53.97% |         227      5.45%     59.42% |         234      5.62%     65.03% |         239      5.74%     70.77% |         203      4.87%     75.64% |         203      4.87%     80.51% |         245      5.88%     86.39% |         292      7.01%     93.40% |         275      6.60%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total         4167                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           2     25.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX::total            8                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |          61      4.58%      4.58% |          78      5.85%     10.43% |         200     15.00%     25.43% |         135     10.13%     35.56% |          36      2.70%     38.26% |         163     12.23%     50.49% |          45      3.38%     53.86% |          74      5.55%     59.41% |          64      4.80%     64.22% |          44      3.30%     67.52% |          54      4.05%     71.57% |          86      6.45%     78.02% |          69      5.18%     83.20% |          64      4.80%     88.00% |          62      4.65%     92.65% |          98      7.35%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total         1333                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           7      4.05%      4.05% |           4      2.31%      6.36% |          25     14.45%     20.81% |          21     12.14%     32.95% |          15      8.67%     41.62% |           6      3.47%     45.09% |           9      5.20%     50.29% |           4      2.31%     52.60% |          13      7.51%     60.12% |           8      4.62%     64.74% |           5      2.89%     67.63% |           6      3.47%     71.10% |          16      9.25%     80.35% |           9      5.20%     85.55% |          10      5.78%     91.33% |          15      8.67%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total          173                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |         109      2.54%      2.54% |         106      2.47%      5.01% |         199      4.64%      9.64% |         199      4.64%     14.28% |         162      3.77%     18.05% |         254      5.92%     23.97% |         253      5.89%     29.86% |         339      7.90%     37.76% |         285      6.64%     44.40% |         167      3.89%     48.29% |         233      5.43%     53.72% |         516     12.02%     65.73% |         256      5.96%     71.70% |         229      5.33%     77.03% |         403      9.39%     86.42% |         583     13.58%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total         4293                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |           0      0.00%      0.00% |           2      3.64%      3.64% |           1      1.82%      5.45% |           1      1.82%      7.27% |           5      9.09%     16.36% |           1      1.82%     18.18% |           1      1.82%     20.00% |           5      9.09%     29.09% |           8     14.55%     43.64% |           0      0.00%     43.64% |           0      0.00%     43.64% |           4      7.27%     50.91% |           1      1.82%     52.73% |           3      5.45%     58.18% |           6     10.91%     69.09% |          17     30.91%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total           55                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |       10876      5.73%      5.73% |       11715      6.17%     11.90% |       16192      8.53%     20.42% |       13233      6.97%     27.39% |       10049      5.29%     32.68% |       18252      9.61%     42.29% |       11517      6.06%     48.36% |       11436      6.02%     54.38% |       11820      6.22%     60.60% |       10158      5.35%     65.95% |       10149      5.34%     71.30% |       11620      6.12%     77.42% |       10046      5.29%     82.71% |        9858      5.19%     87.90% |       12102      6.37%     94.27% |       10884      5.73%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total       189907                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |       11500      7.25%      7.25% |       10004      6.31%     13.57% |       21347     13.47%     27.03% |       18946     11.95%     38.98% |        7946      5.01%     43.99% |       11233      7.09%     51.08% |        8798      5.55%     56.63% |        6689      4.22%     60.85% |        7557      4.77%     65.62% |        6573      4.15%     69.76% |        6743      4.25%     74.02% |        7513      4.74%     78.76% |        7655      4.83%     83.59% |        6042      3.81%     87.40% |        7510      4.74%     92.13% |       12469      7.87%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total       158525                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |          17      2.81%      2.81% |          66     10.89%     13.70% |         109     17.99%     31.68% |          91     15.02%     46.70% |          16      2.64%     49.34% |          34      5.61%     54.95% |          30      4.95%     59.90% |          11      1.82%     61.72% |          25      4.13%     65.84% |          25      4.13%     69.97% |          24      3.96%     73.93% |          23      3.80%     77.72% |          20      3.30%     81.02% |          20      3.30%     84.32% |          43      7.10%     91.42% |          52      8.58%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total          606                      
system.ruby.L2Cache_Controller.ILOX.L1_GETX |           2     28.57%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |         201      5.66%      5.66% |         243      6.84%     12.50% |         305      8.58%     21.08% |         266      7.49%     28.57% |         180      5.07%     33.63% |         267      7.51%     41.15% |         197      5.54%     46.69% |         210      5.91%     52.60% |         201      5.66%     58.26% |         209      5.88%     64.14% |         214      6.02%     70.17% |         180      5.07%     75.23% |         183      5.15%     80.38% |         225      6.33%     86.72% |         249      7.01%     93.72% |         223      6.28%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total         3553                      
system.ruby.L2Cache_Controller.ILOXW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO::total            3                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |         201      5.66%      5.66% |         243      6.84%     12.50% |         305      8.58%     21.08% |         266      7.49%     28.57% |         180      5.07%     33.63% |         267      7.51%     41.15% |         197      5.54%     46.69% |         210      5.91%     52.60% |         201      5.66%     58.26% |         209      5.88%     64.14% |         214      6.02%     70.17% |         180      5.07%     75.23% |         183      5.15%     80.38% |         225      6.33%     86.72% |         249      7.01%     93.72% |         223      6.28%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total         3553                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |         220      5.28%      5.28% |         309      7.42%     12.69% |         416      9.98%     22.68% |         357      8.57%     31.25% |         198      4.75%     36.00% |         301      7.22%     43.22% |         227      5.45%     48.67% |         221      5.30%     53.97% |         227      5.45%     59.42% |         234      5.62%     65.03% |         239      5.74%     70.77% |         203      4.87%     75.64% |         203      4.87%     80.51% |         245      5.88%     86.39% |         292      7.01%     93.40% |         275      6.60%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total         4167                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          75      5.14%      5.14% |          86      5.89%     11.03% |          82      5.62%     16.64% |          76      5.21%     21.85% |          63      4.32%     26.16% |          85      5.82%     31.99% |          82      5.62%     37.60% |          91      6.23%     43.84% |          87      5.96%     49.79% |         119      8.15%     57.95% |         124      8.49%     66.44% |         134      9.18%     75.62% |         127      8.70%     84.32% |          92      6.30%     90.62% |          56      3.84%     94.45% |          81      5.55%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total         1460                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total           10                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |          18      6.55%      6.55% |          13      4.73%     11.27% |          18      6.55%     17.82% |          20      7.27%     25.09% |          15      5.45%     30.55% |          20      7.27%     37.82% |          14      5.09%     42.91% |          13      4.73%     47.64% |          15      5.45%     53.09% |          18      6.55%     59.64% |          21      7.64%     67.27% |          14      5.09%     72.36% |          17      6.18%     78.55% |          18      6.55%     85.09% |          24      8.73%     93.82% |          17      6.18%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total          275                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total           10                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |       11106      5.51%      5.51% |       12000      5.96%     11.47% |       16684      8.28%     19.76% |       13517      6.71%     26.47% |       10381      5.15%     31.63% |       18541      9.21%     40.83% |       12022      5.97%     46.80% |       11690      5.80%     52.61% |       12148      6.03%     58.64% |       10603      5.27%     63.90% |       10647      5.29%     69.19% |       11901      5.91%     75.10% |       10262      5.10%     80.20% |       10310      5.12%     85.32% |       12371      6.14%     91.46% |       17201      8.54%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total       201384                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |       91220     48.59%     48.59% |        2471      1.32%     49.90% |        9471      5.04%     54.95% |        4752      2.53%     57.48% |        2843      1.51%     58.99% |        1394      0.74%     59.73% |        1568      0.84%     60.57% |        1288      0.69%     61.26% |        1351      0.72%     61.97% |        1093      0.58%     62.56% |         621      0.33%     62.89% |         620      0.33%     63.22% |         462      0.25%     63.46% |         720      0.38%     63.85% |         218      0.12%     63.96% |       67659     36.04%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total       187751                      
system.ruby.L2Cache_Controller.ILX.L1_PUTS |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTS::total            5                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |       25104      6.28%      6.28% |       24305      6.08%     12.36% |       24246      6.06%     18.42% |       24436      6.11%     24.53% |       24239      6.06%     30.59% |       24912      6.23%     36.82% |       24082      6.02%     42.84% |       24431      6.11%     48.95% |       24330      6.08%     55.04% |       24944      6.24%     61.27% |       24797      6.20%     67.48% |       24343      6.09%     73.56% |       24450      6.11%     79.68% |       24007      6.00%     85.68% |       24392      6.10%     91.78% |       32872      8.22%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       399890                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           2      9.09%     27.27% |           0      0.00%     27.27% |           5     22.73%     50.00% |           3     13.64%     63.64% |           2      9.09%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           1      4.55%     77.27% |           0      0.00%     77.27% |           3     13.64%     90.91% |           0      0.00%     90.91% |           2      9.09%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total           22                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |           5     13.51%     13.51% |           0      0.00%     13.51% |           6     16.22%     29.73% |           1      2.70%     32.43% |           3      8.11%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           3      8.11%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           2      5.41%     54.05% |           0      0.00%     54.05% |          17     45.95%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total           37                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |       25102      6.28%      6.28% |       24305      6.08%     12.36% |       24243      6.06%     18.42% |       24434      6.11%     24.53% |       24239      6.06%     30.59% |       24912      6.23%     36.82% |       24082      6.02%     42.84% |       24431      6.11%     48.95% |       24330      6.08%     55.04% |       24944      6.24%     61.27% |       24797      6.20%     67.48% |       24342      6.09%     73.56% |       24449      6.11%     79.68% |       24006      6.00%     85.68% |       24392      6.10%     91.78% |       32865      8.22%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total       399873                      
system.ruby.L2Cache_Controller.ILXW.Unblock |           2     12.50%     12.50% |           0      0.00%     12.50% |           3     18.75%     31.25% |           2     12.50%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           0      0.00%     62.50% |           6     37.50%    100.00%
system.ruby.L2Cache_Controller.ILXW.Unblock::total           16                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |          18      6.55%      6.55% |          13      4.73%     11.27% |          18      6.55%     17.82% |          20      7.27%     25.09% |          15      5.45%     30.55% |          20      7.27%     37.82% |          14      5.09%     42.91% |          13      4.73%     47.64% |          15      5.45%     53.09% |          18      6.55%     59.64% |          21      7.64%     67.27% |          14      5.09%     72.36% |          17      6.18%     78.55% |          18      6.55%     85.09% |          24      8.73%     93.82% |          17      6.18%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total          275                      
system.ruby.L2Cache_Controller.L1_GETS   |     7532102      6.20%      6.20% |     7509908      6.18%     12.37% |     7583808      6.24%     18.61% |     7492913      6.16%     24.78% |     7551105      6.21%     30.99% |     7453474      6.13%     37.12% |     7736413      6.36%     43.49% |     7640934      6.29%     49.77% |     7597332      6.25%     56.02% |     7576055      6.23%     62.25% |     7593521      6.25%     68.50% |     7657275      6.30%     74.80% |     7638681      6.28%     81.08% |     7628642      6.28%     87.36% |     7660413      6.30%     93.66% |     7705169      6.34%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total    121557745                      
system.ruby.L2Cache_Controller.L1_GETX   |       95940     41.48%     41.48% |        3658      1.58%     43.07% |       11079      4.79%     47.86% |        7541      3.26%     51.12% |        3990      1.73%     52.84% |        2893      1.25%     54.09% |        3104      1.34%     55.44% |        3048      1.32%     56.75% |        2605      1.13%     57.88% |        2873      1.24%     59.12% |        2052      0.89%     60.01% |        2046      0.88%     60.89% |        1864      0.81%     61.70% |        1966      0.85%     62.55% |        1625      0.70%     63.25% |       84985     36.75%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       231269                      
system.ruby.L2Cache_Controller.L1_PUTO   |       11130      5.73%      5.73% |       12015      6.18%     11.91% |       16606      8.54%     20.45% |       13589      6.99%     27.44% |       10277      5.29%     32.72% |       18636      9.59%     42.31% |       11764      6.05%     48.36% |       11692      6.01%     54.38% |       12079      6.21%     60.59% |       10397      5.35%     65.94% |       10393      5.35%     71.28% |       11859      6.10%     77.38% |       10276      5.29%     82.67% |       10119      5.21%     87.87% |       12405      6.38%     94.26% |       11167      5.74%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total       194404                      
system.ruby.L2Cache_Controller.L1_PUTS   |     7410141      6.26%      6.26% |     7398962      6.25%     12.50% |     7434278      6.28%     18.78% |     7306972      6.17%     24.94% |     7413206      6.26%     31.20% |     7281509      6.15%     37.35% |     7529246      6.36%     43.70% |     7413944      6.26%     49.96% |     7409225      6.25%     56.22% |     7407926      6.25%     62.47% |     7402231      6.25%     68.72% |     7407260      6.25%     74.97% |     7415907      6.26%     81.23% |     7405418      6.25%     87.48% |     7404267      6.25%     93.73% |     7423255      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total    118463747                      
system.ruby.L2Cache_Controller.L1_PUTS_only |       11173      5.73%      5.73% |       12114      6.21%     11.94% |       16603      8.51%     20.45% |       13640      6.99%     27.45% |       10269      5.27%     32.71% |       18647      9.56%     42.27% |       11774      6.04%     48.31% |       11741      6.02%     54.33% |       12119      6.21%     60.54% |       10433      5.35%     65.89% |       10441      5.35%     71.24% |       11876      6.09%     77.33% |       10300      5.28%     82.61% |       10181      5.22%     87.83% |       12511      6.41%     94.25% |       11217      5.75%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total       195039                      
system.ruby.L2Cache_Controller.L1_PUTX   |       25108      6.28%      6.28% |       24305      6.08%     12.36% |       24249      6.06%     18.42% |       24438      6.11%     24.53% |       24239      6.06%     30.59% |       24914      6.23%     36.82% |       24082      6.02%     42.84% |       24431      6.11%     48.95% |       24332      6.08%     55.04% |       24944      6.24%     61.27% |       24797      6.20%     67.47% |       24346      6.09%     73.56% |       24453      6.11%     79.68% |       24008      6.00%     85.68% |       24394      6.10%     91.78% |       32882      8.22%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       399922                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |          19      6.67%      6.67% |          13      4.56%     11.23% |          18      6.32%     17.54% |          20      7.02%     24.56% |          15      5.26%     29.82% |          21      7.37%     37.19% |          15      5.26%     42.46% |          14      4.91%     47.37% |          15      5.26%     52.63% |          19      6.67%     59.30% |          21      7.37%     66.67% |          16      5.61%     72.28% |          17      5.96%     78.25% |          19      6.67%     84.91% |          24      8.42%     93.33% |          19      6.67%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total          285                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       36179      6.10%      6.10% |       36263      6.11%     12.21% |       40740      6.87%     19.08% |       37933      6.39%     25.47% |       34468      5.81%     31.28% |       43431      7.32%     38.60% |       35796      6.03%     44.63% |       36077      6.08%     50.71% |       36351      6.13%     56.84% |       35311      5.95%     62.79% |       35160      5.93%     68.72% |       36142      6.09%     74.81% |       34678      5.84%     80.65% |       34089      5.75%     86.40% |       36743      6.19%     92.59% |       43972      7.41%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       593333                      
system.ruby.L2Cache_Controller.M.L1_GETS |       33769      6.01%      6.01% |       35137      6.25%     12.26% |       39190      6.98%     19.24% |       36706      6.53%     25.77% |       33337      5.93%     31.71% |       41928      7.46%     39.17% |       34458      6.13%     45.30% |       34440      6.13%     51.43% |       35108      6.25%     57.68% |       33543      5.97%     63.65% |       33757      6.01%     69.66% |       34713      6.18%     75.84% |       33282      5.92%     81.76% |       32860      5.85%     87.61% |       35359      6.29%     93.90% |       34248      6.10%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       561835                      
system.ruby.L2Cache_Controller.M.L1_GETX |        2247      7.79%      7.79% |         974      3.38%     11.17% |        1311      4.55%     15.72% |        1064      3.69%     19.41% |         934      3.24%     22.64% |        1324      4.59%     27.24% |        1171      4.06%     31.30% |        1463      5.07%     36.37% |        1066      3.70%     40.07% |        1617      5.61%     45.67% |        1262      4.38%     50.05% |        1257      4.36%     54.41% |        1218      4.22%     58.63% |        1096      3.80%     62.43% |        1257      4.36%     66.79% |        9576     33.21%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        28837                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |        2247      7.79%      7.79% |         974      3.38%     11.17% |        1311      4.55%     15.72% |        1064      3.69%     19.41% |         934      3.24%     22.64% |        1324      4.59%     27.24% |        1171      4.06%     31.30% |        1463      5.07%     36.37% |        1066      3.70%     40.07% |        1617      5.61%     45.67% |        1262      4.38%     50.05% |        1257      4.36%     54.41% |        1218      4.22%     58.63% |        1096      3.80%     62.43% |        1257      4.36%     66.79% |        9576     33.21%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total        28837                      
system.ruby.L2Cache_Controller.MM.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.MM.L1_GETX |          40     25.81%     25.81% |           1      0.65%     26.45% |           0      0.00%     26.45% |          16     10.32%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |          98     63.23%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETX::total          155                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          16      5.30%      5.30% |          16      5.30%     10.60% |          17      5.63%     16.23% |          18      5.96%     22.19% |          18      5.96%     28.15% |          20      6.62%     34.77% |          19      6.29%     41.06% |          17      5.63%     46.69% |          16      5.30%     51.99% |          18      5.96%     57.95% |          22      7.28%     65.23% |          22      7.28%     72.52% |          21      6.95%     79.47% |          20      6.62%     86.09% |          22      7.28%     93.38% |          20      6.62%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          302                      
system.ruby.L2Cache_Controller.NP.L1_GETX |         122      6.27%      6.27% |         106      5.45%     11.72% |         123      6.32%     18.04% |         124      6.37%     24.41% |         135      6.94%     31.35% |         139      7.14%     38.49% |         134      6.89%     45.38% |         135      6.94%     52.31% |         134      6.89%     59.20% |         120      6.17%     65.36% |         119      6.12%     71.48% |         119      6.12%     77.60% |         119      6.12%     83.71% |         106      5.45%     89.16% |         104      5.34%     94.50% |         107      5.50%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1946                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |     7225327      6.25%      6.25% |     7226952      6.25%     12.51% |     7210147      6.24%     18.75% |     7106323      6.15%     24.90% |     7243832      6.27%     31.17% |     7066033      6.12%     37.28% |     7347015      6.36%     43.64% |     7233907      6.26%     49.90% |     7231594      6.26%     56.16% |     7241695      6.27%     62.43% |     7236393      6.26%     68.69% |     7227589      6.26%     74.95% |     7237630      6.26%     81.21% |     7240126      6.27%     87.48% |     7227761      6.26%     93.73% |     7242878      6.27%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total    115545202                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |          38      4.78%      4.78% |          42      5.28%     10.06% |         128     16.10%     26.16% |          52      6.54%     32.70% |          59      7.42%     40.13% |          36      4.53%     44.65% |          31      3.90%     48.55% |          38      4.78%     53.33% |          40      5.03%     58.36% |          40      5.03%     63.40% |          37      4.65%     68.05% |          46      5.79%     73.84% |          54      6.79%     80.63% |          42      5.28%     85.91% |          32      4.03%     89.94% |          80     10.06%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total          795                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |     7332650      6.25%      6.25% |     7329670      6.25%     12.50% |     7343853      6.26%     18.76% |     7219470      6.16%     24.92% |     7342896      6.26%     31.18% |     7211422      6.15%     37.33% |     7461187      6.36%     43.69% |     7340837      6.26%     49.95% |     7337826      6.26%     56.21% |     7341774      6.26%     62.47% |     7337572      6.26%     68.72% |     7335298      6.25%     74.98% |     7336630      6.26%     81.23% |     7339248      6.26%     87.49% |     7333876      6.25%     93.74% |     7339998      6.26%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total    117284207                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |       10831      5.73%      5.73% |       11668      6.17%     11.90% |       16058      8.50%     20.40% |       13176      6.97%     27.37% |        9985      5.28%     32.65% |       18210      9.63%     42.29% |       11478      6.07%     48.36% |       11392      6.03%     54.39% |       11774      6.23%     60.62% |       10111      5.35%     65.96% |       10107      5.35%     71.31% |       11567      6.12%     77.43% |        9986      5.28%     82.72% |        9810      5.19%     87.91% |       12064      6.38%     94.29% |       10797      5.71%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total       189014                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |      101238      3.81%      3.81% |       83720      3.15%      6.96% |      117271      4.42%     11.38% |      159446      6.00%     17.38% |      116829      4.40%     21.78% |      132112      4.97%     26.76% |      178526      6.72%     33.48% |      200455      7.55%     41.03% |      163575      6.16%     47.18% |      143477      5.40%     52.59% |      166852      6.28%     58.87% |      222754      8.39%     67.26% |      203808      7.67%     74.93% |      195910      7.38%     82.31% |      227858      8.58%     90.89% |      242042      9.11%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total      2655873                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |       58784      6.49%      6.49% |       54413      6.00%     12.49% |       58312      6.43%     18.92% |       58881      6.50%     25.42% |       54677      6.03%     31.45% |       54423      6.00%     37.46% |       53983      5.96%     43.41% |       58570      6.46%     49.88% |       57638      6.36%     56.24% |       54991      6.07%     62.30% |       52776      5.82%     68.13% |       58812      6.49%     74.62% |       58442      6.45%     81.06% |       55282      6.10%     87.16% |       56724      6.26%     93.42% |       59611      6.58%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total       906319                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |          80      5.78%      5.78% |         118      8.53%     14.31% |         105      7.59%     21.89% |          81      5.85%     27.75% |          64      4.62%     32.37% |         113      8.16%     40.53% |          51      3.68%     44.22% |          76      5.49%     49.71% |          86      6.21%     55.92% |          65      4.70%     60.62% |          70      5.06%     65.68% |          81      5.85%     71.53% |          92      6.65%     78.18% |         103      7.44%     85.62% |          95      6.86%     92.49% |         104      7.51%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total         1384                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |     7225327      6.25%      6.25% |     7226952      6.25%     12.51% |     7210147      6.24%     18.75% |     7106323      6.15%     24.90% |     7243832      6.27%     31.17% |     7066033      6.12%     37.28% |     7347015      6.36%     43.64% |     7233907      6.26%     49.90% |     7231594      6.26%     56.16% |     7241695      6.27%     62.43% |     7236393      6.26%     68.69% |     7227589      6.26%     74.95% |     7237630      6.26%     81.21% |     7240126      6.27%     87.48% |     7227761      6.26%     93.73% |     7242878      6.27%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total    115545202                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |       32573      6.83%      6.83% |       30816      6.46%     13.28% |       29432      6.17%     19.45% |       33088      6.93%     26.38% |       28792      6.03%     32.42% |       27861      5.84%     38.26% |       25974      5.44%     43.70% |       32090      6.72%     50.42% |       28361      5.94%     56.37% |       28197      5.91%     62.28% |       25554      5.35%     67.63% |       30403      6.37%     74.00% |       31084      6.51%     80.52% |       30057      6.30%     86.81% |       29031      6.08%     92.90% |       33892      7.10%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total       477205                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |        7040      6.57%      6.57% |        4735      4.42%     10.98% |       10423      9.72%     20.71% |        9357      8.73%     29.44% |        7503      7.00%     36.43% |        4113      3.84%     40.27% |        5003      4.67%     44.94% |        5168      4.82%     49.76% |        5861      5.47%     55.23% |        4384      4.09%     59.32% |        4866      4.54%     63.86% |        5090      4.75%     68.60% |       12890     12.02%     80.63% |        4592      4.28%     84.91% |        5650      5.27%     90.18% |       10525      9.82%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total       107200                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |     7332650      6.25%      6.25% |     7329670      6.25%     12.50% |     7343853      6.26%     18.76% |     7219470      6.16%     24.92% |     7342896      6.26%     31.18% |     7211422      6.15%     37.33% |     7461187      6.36%     43.69% |     7340837      6.26%     49.95% |     7337826      6.26%     56.21% |     7341774      6.26%     62.47% |     7337572      6.26%     68.72% |     7335298      6.25%     74.98% |     7336630      6.26%     81.23% |     7339248      6.26%     87.49% |     7333876      6.25%     93.74% |     7339998      6.26%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total    117284207                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |       33769      6.01%      6.01% |       35137      6.25%     12.26% |       39190      6.98%     19.24% |       36706      6.53%     25.77% |       33337      5.93%     31.71% |       41928      7.46%     39.17% |       34458      6.13%     45.30% |       34440      6.13%     51.43% |       35108      6.25%     57.68% |       33543      5.97%     63.65% |       33757      6.01%     69.66% |       34713      6.18%     75.84% |       33282      5.92%     81.76% |       32860      5.85%     87.61% |       35359      6.29%     93.90% |       34248      6.10%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total       561835                      
system.ruby.L2Cache_Controller.OO.L1_GETS |          53      2.90%      2.90% |          57      3.12%      6.01% |         275     15.04%     21.05% |          94      5.14%     26.19% |          27      1.48%     27.67% |         182      9.95%     37.62% |          79      4.32%     41.94% |         116      6.34%     48.28% |         159      8.69%     56.97% |          48      2.62%     59.60% |          64      3.50%     63.09% |         179      9.79%     72.88% |          65      3.55%     76.44% |          65      3.55%     79.99% |         153      8.37%     88.35% |         213     11.65%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total         1829                      
system.ruby.L2Cache_Controller.OO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.OXW.L1_GETS |          47      6.99%      6.99% |          53      7.89%     14.88% |          59      8.78%     23.66% |          51      7.59%     31.25% |          34      5.06%     36.31% |          68     10.12%     46.43% |          44      6.55%     52.98% |          45      6.70%     59.67% |          39      5.80%     65.48% |          31      4.61%     70.09% |          32      4.76%     74.85% |          29      4.32%     79.17% |          41      6.10%     85.27% |          22      3.27%     88.54% |          42      6.25%     94.79% |          35      5.21%    100.00%
system.ruby.L2Cache_Controller.OXW.L1_GETS::total          672                      
system.ruby.L2Cache_Controller.OXW.Unblock |       10831      5.73%      5.73% |       11668      6.17%     11.90% |       16058      8.50%     20.40% |       13176      6.97%     27.37% |        9985      5.28%     32.65% |       18210      9.63%     42.29% |       11478      6.07%     48.36% |       11392      6.03%     54.39% |       11774      6.23%     60.62% |       10111      5.35%     65.96% |       10107      5.35%     71.31% |       11567      6.12%     77.43% |        9986      5.28%     82.72% |        9810      5.19%     87.91% |       12064      6.38%     94.29% |       10797      5.71%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total       189014                      
system.ruby.L2Cache_Controller.S.L1_GETS |          26     16.15%     16.15% |           3      1.86%     18.01% |           4      2.48%     20.50% |           6      3.73%     24.22% |           3      1.86%     26.09% |           3      1.86%     27.95% |           3      1.86%     29.81% |          34     21.12%     50.93% |           9      5.59%     56.52% |          11      6.83%     63.35% |           7      4.35%     67.70% |           6      3.73%     71.43% |           3      1.86%     73.29% |           4      2.48%     75.78% |          33     20.50%     96.27% |           6      3.73%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total          161                      
system.ruby.L2Cache_Controller.S.L1_GETX |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETX::total            2                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |          15      0.54%      0.54% |          13      0.47%      1.01% |          10      0.36%      1.36% |           6      0.22%      1.58% |           6      0.22%      1.80% |           0      0.00%      1.80% |          16      0.57%      2.37% |        2303     82.72%     85.09% |          59      2.12%     87.21% |          68      2.44%     89.66% |          63      2.26%     91.92% |          29      1.04%     92.96% |          28      1.01%     93.97% |          31      1.11%     95.08% |         111      3.99%     99.07% |          26      0.93%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total         2784                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           1      0.04%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |        2258     93.69%     93.73% |          30      1.24%     94.98% |          20      0.83%     95.81% |           6      0.25%     96.06% |           1      0.04%     96.10% |           0      0.00%     96.10% |           0      0.00%     96.10% |          71      2.95%     99.05% |          23      0.95%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total         2410                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |          24     17.52%     17.52% |           4      2.92%     20.44% |           3      2.19%     22.63% |           2      1.46%     24.09% |           2      1.46%     25.55% |           2      1.46%     27.01% |           3      2.19%     29.20% |          34     24.82%     54.01% |           8      5.84%     59.85% |           5      3.65%     63.50% |           4      2.92%     66.42% |           7      5.11%     71.53% |           1      0.73%     72.26% |           2      1.46%     73.72% |          30     21.90%     95.62% |           6      4.38%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total          137                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |           1      0.44%      0.44% |           2      0.88%      1.33% |           0      0.00%      1.33% |           0      0.00%      1.33% |           0      0.00%      1.33% |           0      0.00%      1.33% |           1      0.44%      1.77% |          95     42.04%     43.81% |           1      0.44%     44.25% |          31     13.72%     57.96% |          12      5.31%     63.27% |           0      0.00%     63.27% |           2      0.88%     64.16% |          69     30.53%     94.69% |          12      5.31%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total          226                      
system.ruby.L2Cache_Controller.SLSS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_PUTS::total           34                      
system.ruby.L2Cache_Controller.SLSS.Unblock |          15      0.54%      0.54% |          13      0.47%      1.01% |          10      0.36%      1.36% |           6      0.22%      1.58% |           6      0.22%      1.80% |           0      0.00%      1.80% |          16      0.57%      2.37% |        2303     82.72%     85.09% |          59      2.12%     87.21% |          68      2.44%     89.66% |          63      2.26%     91.92% |          29      1.04%     92.96% |          28      1.01%     93.97% |          31      1.11%     95.08% |         111      3.99%     99.07% |          26      0.93%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total         2784                      
system.ruby.L2Cache_Controller.SLSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     90.91%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_GETS::total           11                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total           26                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           1      0.04%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |        2258     93.69%     93.73% |          30      1.24%     94.98% |          20      0.83%     95.81% |           6      0.25%     96.06% |           1      0.04%     96.10% |           0      0.00%     96.10% |           0      0.00%     96.10% |          71      2.95%     99.05% |          23      0.95%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total         2410                      
system.ruby.L2Cache_Controller.SS.Unblock |          26     16.25%     16.25% |           3      1.88%     18.12% |           4      2.50%     20.62% |           6      3.75%     24.38% |           3      1.88%     26.25% |           3      1.88%     28.12% |           3      1.88%     30.00% |          34     21.25%     51.25% |           8      5.00%     56.25% |          11      6.88%     63.12% |           7      4.38%     67.50% |           6      3.75%     71.25% |           3      1.88%     73.12% |           4      2.50%     75.62% |          33     20.62%     96.25% |           6      3.75%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total          160                      
system.ruby.L2Cache_Controller.SW.Unblock |          24     17.52%     17.52% |           4      2.92%     20.44% |           3      2.19%     22.63% |           2      1.46%     24.09% |           2      1.46%     25.55% |           2      1.46%     27.01% |           3      2.19%     29.20% |          34     24.82%     54.01% |           8      5.84%     59.85% |           5      3.65%     63.50% |           4      2.92%     66.42% |           7      5.11%     71.53% |           1      0.73%     72.26% |           2      1.46%     73.72% |          30     21.90%     95.62% |           6      4.38%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total          137                      
system.ruby.L2Cache_Controller.Unblock   |    14711121      6.25%      6.25% |    14704094      6.25%     12.50% |    14765136      6.28%     18.78% |    14504801      6.16%     24.94% |    14723055      6.26%     31.20% |    14483023      6.16%     37.35% |    14965067      6.36%     43.71% |    14723588      6.26%     49.97% |    14715670      6.25%     56.23% |    14718300      6.26%     62.48% |    14710124      6.25%     68.73% |    14710172      6.25%     74.98% |    14709964      6.25%     81.24% |    14711542      6.25%     87.49% |    14708362      6.25%     93.74% |    14728587      6.26%    100.00%
system.ruby.L2Cache_Controller.Unblock::total    235292606                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   2897958988                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.001889                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.001310                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.043418                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |  2892485699     99.81%     99.81% |     5473289      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   2897958988                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples   3016180226                      
system.ruby.LD.latency_hist_seqr::mean       2.890129                      
system.ruby.LD.latency_hist_seqr::gmean      1.166056                      
system.ruby.LD.latency_hist_seqr::stdev      9.435330                      
system.ruby.LD.latency_hist_seqr         |  3016179011    100.00%    100.00% |         828      0.00%    100.00% |         333      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    3016180226                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples    118221238                      
system.ruby.LD.miss_latency_hist_seqr::mean    49.176602                      
system.ruby.LD.miss_latency_hist_seqr::gmean    48.783409                      
system.ruby.LD.miss_latency_hist_seqr::stdev     6.436146                      
system.ruby.LD.miss_latency_hist_seqr    |   118220023    100.00%    100.00% |         828      0.00%    100.00% |         333      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total    118221238                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        60859                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       60859    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        60859                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       107335                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    25.117389                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     5.469517                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    43.191207                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      106846     99.54%     99.54% |         331      0.31%     99.85% |         138      0.13%     99.98% |          19      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       107335                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        46476                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean    56.698425                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    50.614180                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev    50.490341                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       45987     98.95%     98.95% |         331      0.71%     99.66% |         138      0.30%     99.96% |          19      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        46476                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       107335                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      107335    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       107335                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       107335                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      107335    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       107335                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           60                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          60    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           60                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples          101                      
system.ruby.RMW_Read.latency_hist_seqr::mean    56.306931                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     6.010638                      
system.ruby.RMW_Read.latency_hist_seqr::stdev   126.843269                      
system.ruby.RMW_Read.latency_hist_seqr   |          90     89.11%     89.11% |           4      3.96%     93.07% |           2      1.98%     95.05% |           2      1.98%     97.03% |           2      1.98%     99.01% |           1      0.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          101                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           41                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   137.243902                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    82.947715                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   170.059369                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          30     73.17%     73.17% |           4      9.76%     82.93% |           2      4.88%     87.80% |           2      4.88%     92.68% |           2      4.88%     97.56% |           1      2.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           41                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     63865820                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000015                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000010                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.003818                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |    63864895    100.00%    100.00% |         923      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     63865820                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples     64039091                      
system.ruby.ST.latency_hist_seqr::mean       1.135066                      
system.ruby.ST.latency_hist_seqr::gmean      1.010579                      
system.ruby.ST.latency_hist_seqr::stdev      3.227714                      
system.ruby.ST.latency_hist_seqr         |    64038834    100.00%    100.00% |         168      0.00%    100.00% |          26      0.00%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          47      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      64039091                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       173271                      
system.ruby.ST.miss_latency_hist_seqr::mean    50.913402                      
system.ruby.ST.miss_latency_hist_seqr::gmean    48.702040                      
system.ruby.ST.miss_latency_hist_seqr::stdev    36.957125                      
system.ruby.ST.miss_latency_hist_seqr    |      173014     99.85%     99.85% |         168      0.10%     99.95% |          26      0.02%     99.96% |          11      0.01%     99.97% |           5      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          47      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       173271                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  3149.332709                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3149.338761                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  2000.752519                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  2000.756525                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  4376.502877                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  4113.143866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  4111.649752                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  4111.669107                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  2026.578927                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  2026.614662                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  2000.484758                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  2000.481493                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  1999.533491                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  1999.528125                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  3523.998688                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  3237.572064                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  2000.408256                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  2001.067376                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  1999.803033                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  1999.801910                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  2440.266670                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  2440.384745                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  2000.243563                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  2000.247387                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  2085.037370                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  2085.043884                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  2893.995221                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  2894.002455                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  2193.567806                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  2172.119309                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  2177.602195                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  2177.624493                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   5584440509                      
system.ruby.hit_latency_hist_seqr::mean      1.000980                      
system.ruby.hit_latency_hist_seqr::gmean     1.000680                      
system.ruby.hit_latency_hist_seqr::stdev     0.031294                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |  5578966291     99.90%     99.90% |     5474216      0.10%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   5584440509                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    189560351                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    182141210                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses      7419141                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    163910159                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    163909848                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          311                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       1955718                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.607281                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.006391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.038322                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   658.737184                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs   380.389052                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  6515.212170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.029505                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   337.734352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.025483                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  9476.583182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load    117552082                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         3707                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load         4290                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses    193585044                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits    186185244                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses      7399800                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses    163961266                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits    163961151                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles       1949477                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.614321                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   332.416371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.038170                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   666.005264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs   264.449557                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  5504.906011                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.027911                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   335.380454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.025402                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  8956.613183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load    116426052                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          422                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load           37                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.411386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses    193498004                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits    186094053                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses      7403951                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses    164063033                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits    164062903                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles      1930038                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.614427                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   332.389606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.038133                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   669.854757                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs   572.683472                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  4916.575777                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.025403                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.391740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.025417                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  8467.600730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load    115534737                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store          338                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load           27                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.375225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses    193609692                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits    186208525                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses      7401167                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses    163815159                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits    163815040                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses          119                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles      1939395                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.614117                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   332.380651                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.038119                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   664.959807                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs   910.549975                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  5759.580928                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.025378                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.379415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.025408                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  8978.938942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load    116549485                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          458                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.371794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses    189284537                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits    181883337                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses      7401200                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses    163849483                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits    163849353                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles      1932453                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.606705                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   332.388246                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.038124                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   659.467984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs   392.711399                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  5176.844402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.025389                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.376387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.025407                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  9458.599621                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load    117494890                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          336                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load           24                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.368598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses    193607516                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits    186208683                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses      7398833                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses    163820459                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits    163820331                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses          128                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles      1936395                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.614119                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   332.370719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.038109                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   671.960838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs   473.431721                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  5235.967138                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.025440                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.407780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.025399                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  9015.934393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load    116418243                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          330                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load           33                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.365314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses    193578745                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits    186178666                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses      7400079                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses    163849103                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits    163848979                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses          124                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles      1940423                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.614117                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   332.368118                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.038111                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   670.239852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs   942.750167                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  5797.452313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.025370                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.369196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.025404                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  8996.664907                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load    116555867                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          368                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load           20                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.361953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses    189194478                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits    181795556                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses      7398922                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses    163776163                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits    163776038                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles      1934248                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.606421                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   332.363081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.038162                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   658.533991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs  1418.132192                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  6419.179468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.025706                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.433166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.025400                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  9484.321536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load    117327796                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          533                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load           47                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.358435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses    193486873                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits    186081442                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses      7405431                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses    164122845                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits    164122716                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses          129                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles       1949573                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.614433                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   332.425980                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.038168                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   668.466485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs   248.444505                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4927.960330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.026409                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   333.565509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.025421                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  8995.479624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load    116622046                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          319                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load           42                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.407710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses    189531301                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits    182132267                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses      7399034                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses    163808823                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits    163808688                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses          135                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles       1933542                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.607050                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   332.419376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.038138                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   659.092165                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs   396.410581                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  5068.041712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.025554                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.529806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.025400                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  9446.425586                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load    117297215                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store          545                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load           25                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.404030                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses    193594287                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits    186190958                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses      7403329                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses    163867039                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits    163866916                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses          123                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles       1947669                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.614181                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   332.407733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.038137                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   666.707527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs   249.868810                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3578.034660                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.025684                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.659931                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.025414                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  8956.214979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load    116584102                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store          361                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load           40                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.400756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses    193517338                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits    186111544                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses      7405794                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses    164048601                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits    164048475                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles       1928414                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.614432                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   332.407960                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.038155                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   668.744677                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs   276.001267                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3796.231750                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.025539                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.428148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.025423                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  8564.964987                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load    115434920                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store          272                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load           33                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.397044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses    193630338                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits    186230470                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses      7399868                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses    163847807                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits    163847686                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses          121                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles       1938097                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.614288                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   332.406080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.038139                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   671.004937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs   358.281603                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4363.166632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.026860                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   334.144007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.025402                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  8598.675381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load    115401272                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store          359                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load           25                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.394110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses    193599919                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits    186199806                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses      7400113                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses    163883713                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits    163883590                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses          123                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles       1941507                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.614216                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   332.396227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.038115                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   666.193242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs   537.701497                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  5186.254588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.025434                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.418517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.025404                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  8969.026446                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load    116478135                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store          255                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load           52                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.390475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses    193626971                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits    186226634                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses      7400337                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses    163796873                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits    163796748                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles       1945567                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.614120                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   332.394986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.038113                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   671.322165                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs   223.995503                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  4179.296872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.025390                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.392282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.025404                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  8985.425635                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load    116600908                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store          327                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.386131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses    193528694                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits    186124667                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses      7404027                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses    164029110                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits    164028985                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles       1926392                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.614419                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   332.388222                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.038137                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   666.656737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs   375.517459                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  4435.984504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.025408                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.386912                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.025417                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  8465.834863                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load    115452368                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store          324                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load           37                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.380748                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.847488                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.030667                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4596.191026                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls       210849                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses      7483319                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits      7261422                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       221897                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.262279                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  5202.252025                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.025471                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4015.447637                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   333.893336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.029330                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  4238.115571                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls       181818                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses      7391212                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits      7263121                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       128091                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles            12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.262177                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  5248.143357                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.025307                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  3679.642541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   333.908762                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.030021                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  3924.978266                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls       262050                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses      7391533                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits      7271519                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       120014                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles           14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.262466                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  5248.068604                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.025313                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3353.417380                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.922593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.032252                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time  4312.383998                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls       331475                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses      7392439                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits      7263640                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       128799                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           16                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.262200                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  5236.048223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.025314                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3684.435856                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.954745                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.032979                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  4657.832549                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls       321653                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses      7390656                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits      7272215                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       118441                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           18                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.262491                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  5238.363456                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.025311                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4006.857278                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.926541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.030923                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  4273.940919                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls       299632                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses      7391245                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits      7274159                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       117086                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles           35                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.262557                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  5244.974200                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.025313                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3675.114878                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.956910                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.032121                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  4307.777242                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls       333495                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses      7391510                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits      7264553                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       126957                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles           14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.262229                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  5232.924018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.025311                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3677.045067                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   334.383259                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.035187                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  4689.630297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls       378333                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses      7482776                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits      7286814                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       195962                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles         1623                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.263142                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  5192.109730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.025484                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  4010.942710                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   335.001967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.030914                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  4269.951415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls       230319                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses      7433864                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits      7250790                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       183074                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles          1304                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.261829                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  5207.246375                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.025432                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3678.699685                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.860009                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.031609                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  4641.091818                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls       273623                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      7295564                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits      7144157                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       151407                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           361                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.257928                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time  5237.219051                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.024972                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  4007.755820                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000210                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.976763                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.030585                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  4258.891279                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls       218088                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses      7399488                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits      7278171                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       121317                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles           181                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.262711                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  5245.625730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.025337                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  3677.330761                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   333.904609                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.029396                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  3917.394881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls       228756                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses      7286697                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits      7109324                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       177373                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles            13                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.256714                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  5236.468578                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.024938                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3350.927949                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   334.808682                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.031130                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  3930.723116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls       277836                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses      7521043                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits      7382694                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       138349                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           858                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.266509                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  5221.017497                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.025753                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3352.073288                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.917593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.032411                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  4308.829525                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls       308703                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses      7399565                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits      7272185                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       127380                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            42                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.262508                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  5234.895625                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.025338                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  3682.020504                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.922197                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.031202                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  4282.267196                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls       267831                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses      7396073                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits      7267876                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       128197                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            26                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.262351                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  5238.184059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.025325                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3678.479710                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.885814                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.029772                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  3916.016839                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls       242350                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses      7396231                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits      7276974                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       119257                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.262661                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  5249.453351                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.025328                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3350.136546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples     5702883724                      
system.ruby.latency_hist_seqr::mean          2.001703                      
system.ruby.latency_hist_seqr::gmean         1.084808                      
system.ruby.latency_hist_seqr::stdev         6.942823                      
system.ruby.latency_hist_seqr            |  5702881579    100.00%    100.00% |        1386      0.00%    100.00% |         505      0.00%    100.00% |          73      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |          10      0.00%    100.00% |         157      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       5702883724                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples    118443215                      
system.ruby.miss_latency_hist_seqr::mean    49.184459                      
system.ruby.miss_latency_hist_seqr::gmean    48.784433                      
system.ruby.miss_latency_hist_seqr::stdev     6.886559                      
system.ruby.miss_latency_hist_seqr       |   118441070    100.00%    100.00% |        1386      0.00%    100.00% |         505      0.00%    100.00% |          73      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |          10      0.00%    100.00% |         157      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total    118443215                      
system.ruby.network.average_flit_latency    19.850605                      
system.ruby.network.average_flit_network_latency     9.452127                      
system.ruby.network.average_flit_queueing_latency    10.398478                      
system.ruby.network.average_flit_vnet_latency |    8.321628                       |    6.720177                       |    9.741051                      
system.ruby.network.average_flit_vqueue_latency |    1.489280                       |           1                       |   12.675396                      
system.ruby.network.average_hops             2.503212                      
system.ruby.network.average_packet_latency    13.337158                      
system.ruby.network.average_packet_network_latency     9.066397                      
system.ruby.network.average_packet_queueing_latency     4.270761                      
system.ruby.network.average_packet_vnet_latency |    8.244532                       |    6.720177                       |    9.482730                      
system.ruby.network.average_packet_vqueue_latency |    1.494125                       |           1                       |    5.677300                      
system.ruby.network.avg_link_utilization     9.188557                      
system.ruby.network.avg_vc_load          |    0.836021      9.10%      9.10% |    0.793277      8.63%     17.73% |    0.125853      1.37%     19.10% |    0.115091      1.25%     20.35% |    0.000012      0.00%     20.35% |    0.000001      0.00%     20.35% |    0.000001      0.00%     20.35% |    0.000001      0.00%     20.35% |    5.454092     59.36%     79.71% |    1.002275     10.91%     90.62% |    0.454571      4.95%     95.57% |    0.407363      4.43%    100.00%
system.ruby.network.avg_vc_load::total       9.188557                      
system.ruby.network.ext_in_link_utilization   1188700395                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization   1188700395                      
system.ruby.network.flit_network_latency |  2013467119                       |       15154                       |  9222264682                      
system.ruby.network.flit_queueing_latency |   360340196                       |        2255                       | 12000332462                      
system.ruby.network.flits_injected       |   241955923     20.35%     20.35% |        2255      0.00%     20.35% |   946742217     79.65%    100.00%
system.ruby.network.flits_injected::total   1188700395                      
system.ruby.network.flits_received       |   241955922     20.35%     20.35% |        2255      0.00%     20.35% |   946742217     79.65%    100.00%
system.ruby.network.flits_received::total   1188700394                      
system.ruby.network.int_link_utilization   2975568532                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |  1975236795                       |       15154                       |  4484959321                      
system.ruby.network.packet_queueing_latency |   357964736                       |        2255                       |  2685140266                      
system.ruby.network.packets_injected     |   239581447     33.62%     33.62% |        2255      0.00%     33.62% |   472960777     66.38%    100.00%
system.ruby.network.packets_injected::total    712544479                      
system.ruby.network.packets_received     |   239581446     33.62%     33.62% |        2255      0.00%     33.62% |   472960777     66.38%    100.00%
system.ruby.network.packets_received::total    712544478                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads    189674434                      
system.ruby.network.routers00.buffer_writes    189674434                      
system.ruby.network.routers00.crossbar_activity    189674434                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity    193333309                      
system.ruby.network.routers00.sw_output_arbiter_activity    189674434                      
system.ruby.network.routers01.buffer_reads    263702035                      
system.ruby.network.routers01.buffer_writes    263702035                      
system.ruby.network.routers01.crossbar_activity    263702035                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity    272870637                      
system.ruby.network.routers01.sw_output_arbiter_activity    263702035                      
system.ruby.network.routers02.buffer_reads    262003581                      
system.ruby.network.routers02.buffer_writes    262003581                      
system.ruby.network.routers02.crossbar_activity    262003581                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity    270974201                      
system.ruby.network.routers02.sw_output_arbiter_activity    262003581                      
system.ruby.network.routers03.buffer_reads    185417275                      
system.ruby.network.routers03.buffer_writes    185417275                      
system.ruby.network.routers03.crossbar_activity    185417275                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity    188852675                      
system.ruby.network.routers03.sw_output_arbiter_activity    185417275                      
system.ruby.network.routers04.buffer_reads    260660677                      
system.ruby.network.routers04.buffer_writes    260660677                      
system.ruby.network.routers04.crossbar_activity    260660677                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity    267668229                      
system.ruby.network.routers04.sw_output_arbiter_activity    260660677                      
system.ruby.network.routers05.buffer_reads    333697323                      
system.ruby.network.routers05.buffer_writes    333697323                      
system.ruby.network.routers05.crossbar_activity    333697323                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity    345670725                      
system.ruby.network.routers05.sw_output_arbiter_activity    333697323                      
system.ruby.network.routers06.buffer_reads    335448830                      
system.ruby.network.routers06.buffer_writes    335448830                      
system.ruby.network.routers06.crossbar_activity    335448830                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity    347583662                      
system.ruby.network.routers06.sw_output_arbiter_activity    335448830                      
system.ruby.network.routers07.buffer_reads    259527106                      
system.ruby.network.routers07.buffer_writes    259527106                      
system.ruby.network.routers07.crossbar_activity    259527106                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity    266516349                      
system.ruby.network.routers07.sw_output_arbiter_activity    259527106                      
system.ruby.network.routers08.buffer_reads    259461250                      
system.ruby.network.routers08.buffer_writes    259461250                      
system.ruby.network.routers08.crossbar_activity    259461250                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity    266413071                      
system.ruby.network.routers08.sw_output_arbiter_activity    259461250                      
system.ruby.network.routers09.buffer_reads    332805938                      
system.ruby.network.routers09.buffer_writes    332805938                      
system.ruby.network.routers09.crossbar_activity    332805938                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity    344695518                      
system.ruby.network.routers09.sw_output_arbiter_activity    332805938                      
system.ruby.network.routers10.buffer_reads    332964348                      
system.ruby.network.routers10.buffer_writes    332964348                      
system.ruby.network.routers10.crossbar_activity    332964348                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity    344933959                      
system.ruby.network.routers10.sw_output_arbiter_activity    332964348                      
system.ruby.network.routers11.buffer_reads    259012544                      
system.ruby.network.routers11.buffer_writes    259012544                      
system.ruby.network.routers11.crossbar_activity    259012544                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity    265935000                      
system.ruby.network.routers11.sw_output_arbiter_activity    259012544                      
system.ruby.network.routers12.buffer_reads    185129646                      
system.ruby.network.routers12.buffer_writes    185129646                      
system.ruby.network.routers12.crossbar_activity    185129646                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity    188607716                      
system.ruby.network.routers12.sw_output_arbiter_activity    185129646                      
system.ruby.network.routers13.buffer_reads    259108264                      
system.ruby.network.routers13.buffer_writes    259108264                      
system.ruby.network.routers13.crossbar_activity    259108264                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity    267945900                      
system.ruby.network.routers13.sw_output_arbiter_activity    259108264                      
system.ruby.network.routers14.buffer_reads    259372846                      
system.ruby.network.routers14.buffer_writes    259372846                      
system.ruby.network.routers14.crossbar_activity    259372846                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity    268256543                      
system.ruby.network.routers14.sw_output_arbiter_activity    259372846                      
system.ruby.network.routers15.buffer_reads    186282830                      
system.ruby.network.routers15.buffer_writes    186282830                      
system.ruby.network.routers15.crossbar_activity    186282830                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity    189827841                      
system.ruby.network.routers15.sw_output_arbiter_activity    186282830                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples   5702883731                      
system.ruby.outstanding_req_hist_seqr::mean     1.647204                      
system.ruby.outstanding_req_hist_seqr::gmean     1.535408                      
system.ruby.outstanding_req_hist_seqr::stdev     0.615552                      
system.ruby.outstanding_req_hist_seqr    |  2381298004     41.76%     41.76% |  3273667398     57.40%     99.16% |    47552704      0.83%     99.99% |      365498      0.01%    100.00% |         114      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   5702883731                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 196105391640                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               197107194834                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83681                       # Simulator instruction rate (inst/s)
host_mem_usage                                1563108                       # Number of bytes of host memory used
host_op_rate                                   140378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                163938.89                       # Real time elapsed on the host
host_tick_rate                                1189451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 13718649524                       # Number of instructions simulated
sim_ops                                   23013459091                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194997                       # Number of seconds simulated
sim_ticks                                194997308832                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups           87569746                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect              490                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect         3962112                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       101642726                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits         79182526                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups      87569746                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses        8387220                       # Number of indirect misses.
system.cpu00.branchPred.lookups             101642726                       # Number of BP lookups
system.cpu00.branchPred.usedRAS               3982416                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         1991                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads               462531667                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              332080482                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts         3962314                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                 95561202                       # Number of branches committed
system.cpu00.commit.bw_lim_events            79482960                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls         73602                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts      58581500                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          835566525                       # Number of instructions committed
system.cpu00.commit.committedOps           1401594963                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples    577401851                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.427417                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.138690                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0    314438746     54.46%     54.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     22660924      3.92%     58.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2      9943085      1.72%     60.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     64810564     11.22%     71.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     13641064      2.36%     73.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      8471657      1.47%     75.16% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6     15840001      2.74%     77.90% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7     48112850      8.33%     86.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     79482960     13.77%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total    577401851                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                802417692                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls            3972565                       # Number of function calls committed.
system.cpu00.commit.int_insts               724051639                       # Number of committed integer instructions.
system.cpu00.commit.loads                   176144685                       # Number of loads committed
system.cpu00.commit.membars                     49014                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass      3959474      0.28%      0.28% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu      552201046     39.40%     39.68% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         16986      0.00%     39.68% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv         118276      0.01%     39.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd    133715011      9.54%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     49.23% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu     141580950     10.10%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt            22      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc         1984      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     59.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd    125868432      8.98%     68.31% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     68.31% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     68.31% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt    196639681     14.03%     82.34% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv          139      0.00%     82.34% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     82.34% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult     62925721      4.49%     86.83% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.83% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt      3932788      0.28%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     87.11% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      46307535      3.30%     90.42% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      4440174      0.32%     90.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead    129837150      9.26%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite        49594      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      1401594963                       # Class of committed instruction
system.cpu00.commit.refs                    180634453                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 835566525                       # Number of Instructions Simulated
system.cpu00.committedOps                  1401594963                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.700815                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.700815                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles           231531791                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           1495936437                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles              120728420                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               199059065                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles              3962755                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles            30204173                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 186154360                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                        4570                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                   4519309                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         319                       # TLB misses on write requests
system.cpu00.fetch.Branches                 101642726                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               164214790                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                   414300240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes              989345                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         3869                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                    913340914                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles              11552                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles         3167                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles               7925510                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.173577                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        167204609                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches         83164942                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      1.559727                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples        585486204                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.619155                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.209257                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0              328326104     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 118941      0.02%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               11034266      1.88%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                4039777      0.69%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               75430825     12.88%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 131226      0.02%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               61269223     10.46%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               11909385      2.03%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8               93226457     15.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total          585486204                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads              1266612323                       # number of floating regfile reads
system.cpu00.fp_regfile_writes              804423377                       # number of floating regfile writes
system.cpu00.idleCycles                         91300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts            3963988                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches               95625377                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   3.367010                       # Inst execution rate
system.cpu00.iew.exec_refs                  737111689                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                  4519308                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles             149959465                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           184276554                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts            25869                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts             390                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts            4548239                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        1460186397                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           732592381                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts        10839145                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          1971645471                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents              3870066                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents              189431                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles              3962755                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles             4685042                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked    117778643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads         126781                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads      8131871                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores        58471                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect        23181                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      3940807                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              1821994893                       # num instructions consuming a value
system.cpu00.iew.wb_count                  1416272105                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.585713                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1067166008                       # num instructions producing a value
system.cpu00.iew.wb_rate                     2.418590                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   1417281029                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             2020667116                       # number of integer regfile reads
system.cpu00.int_regfile_writes             500114683                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             1.426910                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       1.426910                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass         3969648      0.20%      0.20% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu           562721448     28.38%     28.58% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              24846      0.00%     28.59% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv              124946      0.01%     28.59% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd         141613725      7.14%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     35.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu          145565842      7.34%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                 22      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc              2296      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     43.08% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd     125868963      6.35%     49.43% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.43% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.43% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt     196648443      9.92%     59.35% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv           141      0.00%     59.35% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.35% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult     62925738      3.17%     62.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt      3932790      0.20%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     62.72% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          101288203      5.11%     67.83% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           4470318      0.23%     68.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead     633276910     31.94%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite        50332      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           1982484611                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses            1434680092                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads        2752439585                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses    811360824                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes        891332628                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                 130914034                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.066035                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                380970      0.29%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu             21482403     16.41%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd         3914575      2.99%     19.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt         3681870      2.81%     22.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     22.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     22.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult          17459      0.01%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     22.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead             13498065     10.31%     32.83% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite              106503      0.08%     32.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead        87831878     67.09%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            311      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses            674748905                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       1928945183                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses    604911281                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes       627445381                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               1460109016                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              1982484611                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded             77381                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined      58591450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued           15303                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved         3779                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined     89754632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples    585486204                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       3.386048                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.704322                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0         145979436     24.93%     24.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1          47189287      8.06%     32.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          50283478      8.59%     41.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          47653986      8.14%     49.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4          79054713     13.50%     63.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          64452033     11.01%     74.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          45433197      7.76%     81.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          62832381     10.73%     92.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          42607693      7.28%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total     585486204                       # Number of insts issued each cycle
system.cpu00.iq.rate                         3.385520                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 164215013                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         237                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads          397800                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         214244                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          184276554                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           4548239                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             940495843                       # number of misc regfile reads
system.cpu00.numCycles                      585577504                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  197107194834                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles             179632734                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          1618882347                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents             50233389                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              127624047                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents                32015                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents               67107                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          3197973671                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           1487941269                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        1721402497                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               219927328                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents               467998                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles              3962755                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles            54305573                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps              102520178                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups      1358330141                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups      954678114                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        33767                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              126                       # count of serializing insts renamed
system.cpu00.rename.skidInsts               110849204                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          125                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 1958091285                       # The number of ROB reads
system.cpu00.rob.rob_writes                2928437474                       # The number of ROB writes
system.cpu00.timesIdled                           357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  80                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups           91803076                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect              183                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect         3955427                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted       109999799                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits         83506857                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups      91803076                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses        8296219                       # Number of indirect misses.
system.cpu01.branchPred.lookups             109999799                       # Number of BP lookups
system.cpu01.branchPred.usedRAS               3943836                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          720                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads               504410057                       # number of cc regfile reads
system.cpu01.cc_regfile_writes              357376365                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts         3956029                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                103994637                       # Number of branches committed
system.cpu01.commit.bw_lim_events            78940907                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls         19553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts      58024687                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts          864367153                       # Number of instructions committed
system.cpu01.commit.committedOps           1450192074                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples    569103458                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.548205                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.159475                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0    297239308     52.23%     52.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     23442638      4.12%     56.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2      9752421      1.71%     58.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3     64756404     11.38%     69.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4     13780344      2.42%     71.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5     13083537      2.30%     74.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6     15846228      2.78%     76.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7     52261671      9.18%     86.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8     78940907     13.87%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total    569103458                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                802387007                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls            3941767                       # Number of function calls committed.
system.cpu01.commit.int_insts               768150796                       # Number of committed integer instructions.
system.cpu01.commit.loads                   179900440                       # Number of loads committed
system.cpu01.commit.membars                     13024                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass      3935424      0.27%      0.27% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu      597695493     41.21%     41.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            30      0.00%     41.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv            210      0.00%     41.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd    133714527      9.22%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu     141580508      9.76%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc         1431      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd    125866856      8.68%     69.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt    196639086     13.56%     82.71% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv          143      0.00%     82.71% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult     62925560      4.34%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt      3932776      0.27%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      50072665      3.45%     90.77% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      3967369      0.27%     91.05% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead    129827775      8.95%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite        32221      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total      1450192074                       # Class of committed instruction
system.cpu01.commit.refs                    183900030                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                 864367153                       # Number of Instructions Simulated
system.cpu01.committedOps                  1450192074                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.667682                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.667682                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles           213242703                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts           1543886286                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles              121849679                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles               208551330                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles              3956342                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles            29514214                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                 189873081                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                        2675                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                   4018656                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu01.fetch.Branches                 109999799                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines               164501538                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                   405681120                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes              986979                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          444                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                    941818889                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               1114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         3977                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles               7912684                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.190600                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles        167471271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches         87450693                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      1.631921                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples        577114268                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.740047                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.232653                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0              311812244     54.03%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 389401      0.07%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2               10770174      1.87%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                4299054      0.74%     56.71% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               79374313     13.75%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   5879      0.00%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6               61452157     10.65%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7               11834651      2.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8               97176395     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total          577114268                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads              1266584778                       # number of floating regfile reads
system.cpu01.fp_regfile_writes              804409749                       # number of floating regfile writes
system.cpu01.idleCycles                          8492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts            3957032                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches              104038678                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   3.487222                       # Inst execution rate
system.cpu01.iew.exec_refs                  732955420                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                  4018656                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles             134576102                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts           187974746                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts             7803                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              74                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts            4024968                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts        1508223573                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts           728936764                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts        10819522                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts          2012555023                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents              3783303                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles              3956342                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles             4428843                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked    116426405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1885                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads      8074306                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        25378                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect        19600                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect      3937432                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers              1866514850                       # num instructions consuming a value
system.cpu01.iew.wb_count                  1464560992                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.591099                       # average fanout of values written-back
system.cpu01.iew.wb_producers              1103294802                       # num instructions producing a value
system.cpu01.iew.wb_rate                     2.537694                       # insts written-back per cycle
system.cpu01.iew.wb_sent                   1465568273                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads             2050908855                       # number of integer regfile reads
system.cpu01.int_regfile_writes             535706797                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             1.497718                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.497718                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass         3945323      0.19%      0.19% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu           607956783     30.05%     30.24% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 31      0.00%     30.24% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                 218      0.00%     30.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd         141612877      7.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     37.24% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu          145561641      7.19%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc              1495      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd     125867521      6.22%     50.66% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.66% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.66% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt     196647936      9.72%     60.37% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv           145      0.00%     60.37% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.37% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult     62925615      3.11%     63.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.48% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt      3932779      0.19%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     63.68% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead          101933168      5.04%     68.72% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           3986427      0.20%     68.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead     628969966     31.09%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite        32620      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total           2023374545                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses            1429054502                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads        2742480930                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses    811329579                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes        891293323                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                 128579935                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.063547                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                384516      0.30%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu             21034200     16.36%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd         3911170      3.04%     19.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt         3693460      2.87%     22.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     22.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     22.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult          70526      0.05%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     22.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead             12505485      9.73%     32.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               54275      0.04%     32.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead        86926260     67.60%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite             43      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses            718954655                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads       2009974416                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses    653231413                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes       674961759                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded               1508200308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued              2023374545                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded             23265                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined      58031498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued           12053                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved         3712                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined     88840332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples    577114268                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.506021                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.685089                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0         131114824     22.72%     22.72% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1          47966108      8.31%     31.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2          49007854      8.49%     39.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3          47493734      8.23%     47.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4          78430468     13.59%     61.34% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5          69008737     11.96%     73.30% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6          45130089      7.82%     81.12% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7          66334196     11.49%     92.61% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8          42628258      7.39%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total     577114268                       # Number of insts issued each cycle
system.cpu01.iq.rate                         3.505969                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                 164502193                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         671                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads           75211                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          19148                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads          187974746                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           4024968                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             952969709                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                      577122760                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean   154547880.750000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::stdev  106227840.006855                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    116351199                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    552026421                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  194634428742                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED   2472766092                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                   13133001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles             163200050                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          1680127864                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents             49071552                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles              128465368                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents               22579                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups          3303638906                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts           1535925877                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        1781744381                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               229045908                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles              3956342                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles            52444717                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps              101616517                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups      1358301600                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups      998960632                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles         1883                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               81                       # count of serializing insts renamed
system.cpu01.rename.skidInsts               107594824                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 1998375347                       # The number of ROB reads
system.cpu01.rob.rob_writes                3024444392                       # The number of ROB writes
system.cpu01.timesIdled                            98                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups           92429933                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect              209                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect         3956146                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted       109819002                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits         83414335                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups      92429933                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses        9015598                       # Number of indirect misses.
system.cpu02.branchPred.lookups             109819002                       # Number of BP lookups
system.cpu02.branchPred.usedRAS               3943910                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          999                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads               503494435                       # number of cc regfile reads
system.cpu02.cc_regfile_writes              356826253                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts         3956726                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                103812411                       # Number of branches committed
system.cpu02.commit.bw_lim_events            79063406                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls         19607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts      58045299                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts          863648295                       # Number of instructions committed
system.cpu02.commit.committedOps           1449100305                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples    569037510                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.546581                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.159832                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0    297436508     52.27%     52.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     23403497      4.11%     56.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2      9738348      1.71%     58.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3     64771894     11.38%     69.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4     13791884      2.42%     71.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5     12877680      2.26%     74.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6     15838805      2.78%     76.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7     52115488      9.16%     86.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8     79063406     13.89%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total    569037510                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                802386618                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls            3941871                       # Number of function calls committed.
system.cpu02.commit.int_insts               767233490                       # Number of committed integer instructions.
system.cpu02.commit.loads                   179810108                       # Number of loads committed
system.cpu02.commit.membars                     13058                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass      3935462      0.27%      0.27% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu      596694480     41.18%     41.45% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult            30      0.00%     41.45% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv            210      0.00%     41.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd    133714163      9.23%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu     141580152      9.77%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc         1531      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd    125866784      8.69%     69.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt    196638556     13.57%     82.70% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv          153      0.00%     82.70% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     82.70% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult     62925464      4.34%     87.04% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt      3932765      0.27%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      49981966      3.45%     90.76% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      3967681      0.27%     91.04% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead    129828142      8.96%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite        32766      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total      1449100305                       # Class of committed instruction
system.cpu02.commit.refs                    183810555                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                 863648295                       # Number of Instructions Simulated
system.cpu02.committedOps                  1449100305                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.668162                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.668162                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles           213209653                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts           1542813522                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles              121997348                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles               208374483                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles              3956971                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles            29513168                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                 189772284                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                        2891                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                   4020958                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu02.fetch.Branches                 109819002                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines               164663343                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                   405455283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes              986471                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          390                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                    941113931                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles                926                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         4197                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles               7913942                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.190309                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles        167633856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches         87358245                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      1.630885                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples        577051623                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.738498                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.232216                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0              311930582     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 390572      0.07%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               10767689      1.87%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                4298932      0.74%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               79198961     13.72%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   6437      0.00%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6               61614407     10.68%     81.14% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7               11834817      2.05%     83.19% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8               97009226     16.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total          577051623                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads              1266581895                       # number of floating regfile reads
system.cpu02.fp_regfile_writes              804407426                       # number of floating regfile writes
system.cpu02.idleCycles                          5526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts            3957801                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches              103856124                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   3.488303                       # Inst execution rate
system.cpu02.iew.exec_refs                  734350885                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                  4020958                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles             134493560                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts           187888924                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts             7751                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts            4028470                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts        1507150680                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts           730329927                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts        10828502                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts          2012950029                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents              3785880                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles              3956971                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles             4431091                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked    116622304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1045                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads      8078816                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        28023                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect        19960                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect      3937841                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers              1865477065                       # num instructions consuming a value
system.cpu02.iew.wb_count                  1463472818                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.591014                       # average fanout of values written-back
system.cpu02.iew.wb_producers              1102522944                       # num instructions producing a value
system.cpu02.iew.wb_rate                     2.536097                       # insts written-back per cycle
system.cpu02.iew.wb_sent                   1464480029                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads             2053035866                       # number of integer regfile reads
system.cpu02.int_regfile_writes             534974357                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             1.496643                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.496643                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass         3945723      0.19%      0.19% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu           606957203     29.99%     30.19% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                 34      0.00%     30.19% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                 211      0.00%     30.19% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd         141612915      7.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     37.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu          145558703      7.19%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc              1627      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd     125867426      6.22%     50.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt     196647257      9.72%     60.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv           157      0.00%     60.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult     62925509      3.11%     63.42% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.42% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt      3932768      0.19%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead          102109315      5.05%     68.66% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           3988124      0.20%     68.86% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead     630198328     31.14%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite        33231      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total           2023778531                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses            1430724445                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads        2745376103                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses    811327985                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes        891296040                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                 129124092                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.063803                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                387103      0.30%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu             21165595     16.39%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd         3912475      3.03%     19.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     19.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     19.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt         3738886      2.90%     22.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     22.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     22.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult          66334      0.05%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     22.67% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead             12600035      9.76%     32.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite               56711      0.04%     32.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead        87196892     67.53%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite             61      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses            718232455                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads       2008368578                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses    652144833                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes       673905034                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded               1507127628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued              2023778531                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded             23052                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined      58050374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued           11904                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved         3445                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined     88903088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples    577051623                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.507101                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.684210                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0         130903414     22.68%     22.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1          47970398      8.31%     31.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2          49021355      8.50%     39.49% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3          47544391      8.24%     47.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4          78555450     13.61%     61.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5          68931718     11.95%     73.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6          45161785      7.83%     81.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7          66423746     11.51%     92.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8          42539366      7.37%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total     577051623                       # Number of insts issued each cycle
system.cpu02.iq.rate                         3.507068                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                 164663991                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         665                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads           75064                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          19080                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads          187888924                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           4028470                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             954002254                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                      577057149                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean   155772467.437500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::stdev  105938119.248869                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    116318565                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    551836611                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  194614835355                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED   2492359479                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                   13199182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles             163080789                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          1678845117                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents             49152487                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles              128617687                       # Number of cycles rename is idle
system.cpu02.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.ROBFullEvents               24731                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups          3301489555                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts           1534852949                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        1780483586                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               228868410                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles              3956971                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles            52524353                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps              101638469                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups      1358290814                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups      998161341                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         3413                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu02.rename.skidInsts               107632675                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 1997116705                       # The number of ROB reads
system.cpu02.rob.rob_writes                3022305385                       # The number of ROB writes
system.cpu02.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups           87394140                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect              173                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect         3955632                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted       101900502                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits         79455406                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups      87394140                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses        7938734                       # Number of indirect misses.
system.cpu03.branchPred.lookups             101900502                       # Number of BP lookups
system.cpu03.branchPred.usedRAS               3944239                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted         1016                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads               463893419                       # number of cc regfile reads
system.cpu03.cc_regfile_writes              333066945                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts         3956325                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                 95889334                       # Number of branches committed
system.cpu03.commit.bw_lim_events            78910413                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls         19520                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts      58050681                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts          836069750                       # Number of instructions committed
system.cpu03.commit.committedOps           1401555610                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples    574855152                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.438102                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.137823                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0    311156790     54.13%     54.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     23432212      4.08%     58.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2      9738994      1.69%     59.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3     64601899     11.24%     71.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4     13903049      2.42%     73.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      9010727      1.57%     75.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6     15816898      2.75%     77.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7     48284170      8.40%     86.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8     78910413     13.73%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total    574855152                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                802382296                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls            3941704                       # Number of function calls committed.
system.cpu03.commit.int_insts               723497406                       # Number of committed integer instructions.
system.cpu03.commit.loads                   175847515                       # Number of loads committed
system.cpu03.commit.membars                     13012                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass      3935412      0.28%      0.28% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu      553116198     39.46%     39.75% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult            30      0.00%     39.75% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv            210      0.00%     39.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd    133713668      9.54%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     49.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu     141579568     10.10%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc         1338      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     59.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd    125866328      8.98%     68.37% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     68.37% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     68.37% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt    196637816     14.03%     82.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv          133      0.00%     82.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     82.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult     62925080      4.49%     86.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt      3932751      0.28%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     87.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      46020183      3.28%     90.45% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      3967316      0.28%     90.73% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead    129827332      9.26%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite        32247      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total      1401555610                       # Class of committed instruction
system.cpu03.commit.refs                    179847078                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                 836069750                       # Number of Instructions Simulated
system.cpu03.committedOps                  1401555610                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.697164                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.697164                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles           228052244                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts           1495276573                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles              121123498                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles               199863367                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles              3956646                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles            29874239                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                 185820028                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                        2881                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                   4018601                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu03.fetch.Branches                 101900502                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines               164349207                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                   411587997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes              987316                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          348                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                    913538146                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               1193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         4770                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles               7913292                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.174823                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles        167319040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches         83399645                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      1.567289                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples        582869994                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.629606                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.210238                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0              325479763     55.84%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 386580      0.07%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2               10960878      1.88%     57.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                4295842      0.74%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               75592970     12.97%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   6306      0.00%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6               61113496     10.48%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7               11834903      2.03%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8               93199256     15.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total          582869994                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads              1266578827                       # number of floating regfile reads
system.cpu03.fp_regfile_writes              804406363                       # number of floating regfile writes
system.cpu03.idleCycles                          7835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts            3957367                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches               95935617                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   3.378660                       # Inst execution rate
system.cpu03.iew.exec_refs                  734309207                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                  4018601                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles             148575113                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts           183924933                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts             8078                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts             196                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts            4025742                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts        1459615131                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts           730290606                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts        10823165                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts          1969345982                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents              3814816                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                  40                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles              3956646                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles             4428872                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked    117297703                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1782                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads      8077418                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        26179                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect        20234                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect      3937133                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers              1818855123                       # num instructions consuming a value
system.cpu03.iew.wb_count                  1415945104                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.586607                       # average fanout of values written-back
system.cpu03.iew.wb_producers              1066953523                       # num instructions producing a value
system.cpu03.iew.wb_rate                     2.429231                       # insts written-back per cycle
system.cpu03.iew.wb_sent                   1416952760                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads             2012883849                       # number of integer regfile reads
system.cpu03.int_regfile_writes             499175453                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             1.434382                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.434382                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass         3945629      0.20%      0.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu           563395810     28.45%     28.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                 30      0.00%     28.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                 210      0.00%     28.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd         141612912      7.15%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     35.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu          145563255      7.35%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc              1423      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     43.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd     125866914      6.36%     49.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt     196646779      9.93%     59.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv           136      0.00%     59.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult     62925157      3.18%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt      3932753      0.20%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     62.82% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead          100176284      5.06%     67.88% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           3986256      0.20%     68.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead     632082871     31.92%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite        32728      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total           1980169147                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses            1433227071                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads        2749765754                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses    811326187                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes        891291522                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                 130397472                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.065852                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                313283      0.24%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu             21419713     16.43%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd         3908818      3.00%     19.66% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     19.66% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     19.66% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt         3772848      2.89%     22.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     22.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     22.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult          55481      0.04%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     22.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead             13331152     10.22%     32.82% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite               57158      0.04%     32.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead        87538978     67.13%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite             41      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses            673393919                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads       1923853089                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses    604618917                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes       626383155                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded               1459591043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued              1980169147                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded             24088                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined      58059520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued           13083                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved         4568                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined     88862831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples    582869994                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.397274                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.701649                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0         143704177     24.65%     24.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1          47675938      8.18%     32.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2          49845410      8.55%     41.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3          47351780      8.12%     49.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4          78999225     13.55%     63.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5          64837161     11.12%     74.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6          45219877      7.76%     81.95% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7          62646326     10.75%     92.69% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8          42590100      7.31%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total     582869994                       # Number of insts issued each cycle
system.cpu03.iq.rate                         3.397228                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                 164349955                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         767                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads           76925                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          20102                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads          183924933                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           4025742                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             938120209                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                      582877829                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 1                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      551929185                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    551929185                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    551929185                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  196555265649                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    551929185                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                    7378224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles             177574142                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          1619259908                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents             49397200                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles              127887527                       # Number of cycles rename is idle
system.cpu03.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.ROBFullEvents               32064                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups          3194038810                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts           1487313562                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        1720899435                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               220559619                       # Number of cycles rename is running
system.cpu03.rename.SQFullEvents                    2                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.SquashCycles              3956646                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles            52888215                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps              101639527                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups      1358288599                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups      950132085                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         3845                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               80                       # count of serializing insts renamed
system.cpu03.rename.skidInsts               108848691                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 1955547091                       # The number of ROB reads
system.cpu03.rob.rob_writes                2927227489                       # The number of ROB writes
system.cpu03.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups           91491038                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect              167                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect         3957519                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted       110036441                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits         83522205                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups      91491038                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses        7968833                       # Number of indirect misses.
system.cpu04.branchPred.lookups             110036441                       # Number of BP lookups
system.cpu04.branchPred.usedRAS               3944273                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          937                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads               504525365                       # number of cc regfile reads
system.cpu04.cc_regfile_writes              357446357                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts         3958113                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                104017801                       # Number of branches committed
system.cpu04.commit.bw_lim_events            78927960                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls         19981                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts      58160082                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts          864497192                       # Number of instructions committed
system.cpu04.commit.committedOps           1450330772                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples    569330057                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.547434                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.159806                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0    297613092     52.27%     52.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     23308994      4.09%     56.37% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2      9739230      1.71%     58.08% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3     64659106     11.36%     69.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4     13809854      2.43%     71.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5     13080055      2.30%     74.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6     15839733      2.78%     76.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7     52352033      9.20%     86.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8     78927960     13.86%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total    569330057                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                802388770                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls            3941866                       # Number of function calls committed.
system.cpu04.commit.int_insts               768226191                       # Number of committed integer instructions.
system.cpu04.commit.loads                   179911694                       # Number of loads committed
system.cpu04.commit.membars                     13308                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass      3935385      0.27%      0.27% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu      597820704     41.22%     41.49% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult            30      0.00%     41.49% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv            210      0.00%     41.49% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd    133715099      9.22%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu     141581092      9.76%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc         1368      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd    125867072      8.68%     69.15% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt    196639922     13.56%     82.71% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv          136      0.00%     82.71% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult     62925776      4.34%     87.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt      3932793      0.27%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      50084125      3.45%     90.77% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      3967679      0.27%     91.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead    129827569      8.95%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite        31812      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total      1450330772                       # Class of committed instruction
system.cpu04.commit.refs                    183911185                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                 864497192                       # Number of Instructions Simulated
system.cpu04.committedOps                  1450330772                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.667861                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.667861                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles           213515762                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts           1544167927                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles              121763872                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles               208620018                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles              3958446                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles            29501210                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                 189880220                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                        2860                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                   4023505                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu04.fetch.Branches                 110036441                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines               164407389                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                   406015810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes              986245                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          417                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                    942060952                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles                956                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         4069                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles               7916892                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.190584                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles        167379610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches         87466478                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      1.631658                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples        577359308                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.739451                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.232714                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0              312006534     54.04%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 390615      0.07%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2               10773155      1.87%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                4296451      0.74%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               79438555     13.76%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   8297      0.00%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6               61352250     10.63%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7               11835341      2.05%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8               97258110     16.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total          577359308                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads              1266589109                       # number of floating regfile reads
system.cpu04.fp_regfile_writes              804412037                       # number of floating regfile writes
system.cpu04.idleCycles                          4821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts            3959229                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches              104064122                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   3.488357                       # Inst execution rate
system.cpu04.iew.exec_refs                  734281374                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                  4023505                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles             134752349                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts           188007616                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts             8037                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts            4034283                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts        1508495579                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts           730257869                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts        10831434                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts          2014052200                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents              3779182                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles              3958446                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles             4426183                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked    116584416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads            933                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads      8095922                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores        34792                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect        19873                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect      3939356                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers              1866694801                       # num instructions consuming a value
system.cpu04.iew.wb_count                  1464753192                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.591139                       # average fanout of values written-back
system.cpu04.iew.wb_producers              1103476760                       # num instructions producing a value
system.cpu04.iew.wb_rate                     2.536966                       # insts written-back per cycle
system.cpu04.iew.wb_sent                   1465759983                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads             2053547143                       # number of integer regfile reads
system.cpu04.int_regfile_writes             535804266                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             1.497317                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.497317                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass         3946756      0.19%      0.19% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu           608123426     30.03%     30.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                 30      0.00%     30.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                 210      0.00%     30.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd         141615209      6.99%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     37.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu          145560892      7.19%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc              1436      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.41% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd     125867847      6.22%     50.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt     196648780      9.71%     60.34% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv           140      0.00%     60.34% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.34% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult     62925845      3.11%     63.45% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.45% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt      3932797      0.19%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     63.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead          102080383      5.04%     68.68% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           3991643      0.20%     68.88% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead     630155982     31.12%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite        32258      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total           2024883634                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses            1430476154                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads        2745091125                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses    811332175                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes        891327124                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                 128878146                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.063647                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                342575      0.27%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu             21147360     16.41%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd         3911489      3.04%     19.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     19.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     19.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt         3603179      2.80%     22.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     22.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     22.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult          23304      0.02%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     22.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead             12606015      9.78%     32.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite               60864      0.05%     32.35% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead        87183315     67.65%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite             45      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses            719338870                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads       2010925335                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses    653421017                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes       675333299                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded               1508471618                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued              2024883634                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded             23961                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined      58164806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued           11738                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved         3980                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined     89127581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples    577359308                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.507146                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.684922                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0         131127146     22.71%     22.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1          47945788      8.30%     31.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2          49021923      8.49%     39.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3          47452890      8.22%     47.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4          78462654     13.59%     61.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5          69036917     11.96%     73.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6          45084845      7.81%     81.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7          66826101     11.57%     92.66% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8          42401044      7.34%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total     577359308                       # Number of insts issued each cycle
system.cpu04.iq.rate                         3.507117                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                 164408037                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         666                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads           77661                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          19870                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads          188007616                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           4034283                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             954358353                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                      577364129                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean   149130262.125000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::stdev  107604197.848385                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    110805750                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    551957157                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  194721110640                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED   2386084194                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                   12891840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles             163356474                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          1680250179                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents             49183993                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles              128386510                       # Number of cycles rename is idle
system.cpu04.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.ROBFullEvents               21933                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups          3304175146                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts           1536202951                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        1782041719                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               229102795                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles              3958446                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles            52552388                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps              101791540                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups      1358309247                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups      999170310                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         2695                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               82                       # count of serializing insts renamed
system.cpu04.rename.skidInsts               107621743                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 1998888947                       # The number of ROB reads
system.cpu04.rob.rob_writes                3025011005                       # The number of ROB writes
system.cpu04.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups           92015523                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect              218                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect         3957087                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted       109838683                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits         83424670                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups      92015523                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses        8590853                       # Number of indirect misses.
system.cpu05.branchPred.lookups             109838683                       # Number of BP lookups
system.cpu05.branchPred.usedRAS               3944466                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          828                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads               503566748                       # number of cc regfile reads
system.cpu05.cc_regfile_writes              356878527                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts         3957687                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                103821802                       # Number of branches committed
system.cpu05.commit.bw_lim_events            78955508                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls         19978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts      58123633                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts          863735375                       # Number of instructions committed
system.cpu05.commit.committedOps           1449184792                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples    557479306                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.599531                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.170260                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0    285815544     51.27%     51.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     23376178      4.19%     55.46% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2      9752181      1.75%     57.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3     64850820     11.63%     68.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4     13701869      2.46%     71.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5     12993758      2.33%     73.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6     15902674      2.85%     76.49% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7     52130774      9.35%     85.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8     78955508     14.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total    557479306                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                802398043                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls            3942281                       # Number of function calls committed.
system.cpu05.commit.int_insts               767270131                       # Number of committed integer instructions.
system.cpu05.commit.loads                   179822307                       # Number of loads committed
system.cpu05.commit.membars                     13306                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass      3935784      0.27%      0.27% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu      596759065     41.18%     41.45% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult            30      0.00%     41.45% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv            210      0.00%     41.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd    133714396      9.23%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu     141580384      9.77%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc         1481      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd    125869584      8.69%     69.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt    196638896     13.57%     82.70% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv          148      0.00%     82.70% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     82.70% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult     62925536      4.34%     87.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt      3932772      0.27%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      49988867      3.45%     90.76% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      3968929      0.27%     91.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead    129833440      8.96%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite        35270      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total      1449184792                       # Class of committed instruction
system.cpu05.commit.refs                    183826506                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                 863735375                       # Number of Instructions Simulated
system.cpu05.committedOps                  1449184792                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.654726                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.654726                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles           201014754                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts           1542982746                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles              122441378                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles               208871085                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles              3957958                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles            29218670                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                 189800552                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                        3175                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                   4025927                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                          12                       # TLB misses on write requests
system.cpu05.fetch.Branches                 109838683                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines               164588896                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                   393980238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes              986579                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                    941254437                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles                927                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         4279                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles               7915916                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.194229                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles        167560075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches         87369136                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      1.664434                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples        565503845                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.794741                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.242238                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0              300593911     53.16%     53.16% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 389275      0.07%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               10533609      1.86%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                4296659      0.76%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               79005194     13.97%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   6957      0.00%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6               61777939     10.92%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7               11835074      2.09%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8               97065227     17.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total          565503845                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads              1266595808                       # number of floating regfile reads
system.cpu05.fp_regfile_writes              804417821                       # number of floating regfile writes
system.cpu05.idleCycles                          6450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts            3958831                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches              103869758                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   3.546888                       # Inst execution rate
system.cpu05.iew.exec_refs                  727090349                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                  4025926                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles             122852942                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts           187911305                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts             7895                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts             157                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts            4035058                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts        1507313311                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts           723064423                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts        10819679                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts          2005801764                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents              3730595                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles              3957958                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles             4429473                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked    115435146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1058                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads      8088998                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        30859                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect        20291                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect      3938540                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers              1865119179                       # num instructions consuming a value
system.cpu05.iew.wb_count                  1463605691                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.591143                       # average fanout of values written-back
system.cpu05.iew.wb_producers              1102551342                       # num instructions producing a value
system.cpu05.iew.wb_rate                     2.588115                       # insts written-back per cycle
system.cpu05.iew.wb_sent                   1464612800                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads             2038501403                       # number of integer regfile reads
system.cpu05.int_regfile_writes             535033275                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             1.527356                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.527356                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass         3946736      0.20%      0.20% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu           607065209     30.10%     30.30% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                 32      0.00%     30.30% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                 217      0.00%     30.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd         141614053      7.02%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     37.32% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu          145556876      7.22%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc              1542      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.54% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd     125870412      6.24%     50.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt     196647721      9.75%     60.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv           149      0.00%     60.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult     62925573      3.12%     63.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt      3932774      0.20%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     63.85% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead           99863619      4.95%     68.80% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           3990723      0.20%     69.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead     625170114     31.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite        35693      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total           2016621443                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses            1424109090                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads        2733737636                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses    811341283                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes        891322585                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                 126614788                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.062786                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                411444      0.32%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu             20691672     16.34%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd         3910524      3.09%     19.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     19.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     19.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt         3612433      2.85%     22.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     22.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     22.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult          71156      0.06%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead             11662034      9.21%     31.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               53379      0.04%     31.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead        86202095     68.08%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite             51      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses            715180405                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads       1991636370                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses    652264408                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes       674119274                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded               1507289749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued              2016621443                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded             23562                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined      58128518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued           12487                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved         3584                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined     89014057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples    565503845                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.566061                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.669967                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0         121215153     21.43%     21.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1          48109429      8.51%     29.94% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2          48066340      8.50%     38.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3          47711636      8.44%     46.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4          77651910     13.73%     60.61% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5          69172732     12.23%     72.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6          44941790      7.95%     80.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7          65956454     11.66%     92.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8          42678401      7.55%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total     565503845                       # Number of insts issued each cycle
system.cpu05.iq.rate                         3.566021                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                 164589565                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         686                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads           76918                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          19627                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads          187911305                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           4035058                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             946775962                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                      565510295                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean   395715534.187500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::stdev  44481312.938685                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    370007622                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    552005109                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  190775746287                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED   6331448547                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                   24745530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles             151217144                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          1678908323                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents             48914357                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles              128928534                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents               18874                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups          3301774150                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts           1535017530                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        1780649229                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               229198496                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles              3957958                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles            52198699                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps              101740906                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups      1358308366                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups      998250656                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles         3014                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu05.rename.skidInsts               106517005                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           65                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 1985828921                       # The number of ROB reads
system.cpu05.rob.rob_writes                3022641444                       # The number of ROB writes
system.cpu05.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups           92323430                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect              153                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect         3955429                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted       110113697                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits         83562030                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups      92323430                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses        8761400                       # Number of indirect misses.
system.cpu06.branchPred.lookups             110113697                       # Number of BP lookups
system.cpu06.branchPred.usedRAS               3943987                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          863                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads               504985387                       # number of cc regfile reads
system.cpu06.cc_regfile_writes              357717866                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts         3956153                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                104110443                       # Number of branches committed
system.cpu06.commit.bw_lim_events            78860548                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls         19928                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts      58023340                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts          864816655                       # Number of instructions committed
system.cpu06.commit.committedOps           1450878041                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples    557255215                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.603615                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.171076                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0    285435751     51.22%     51.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     23254484      4.17%     55.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2      9737616      1.75%     57.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3     64794367     11.63%     68.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4     13686287      2.46%     71.23% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5     13187862      2.37%     73.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6     15891718      2.85%     76.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7     52406582      9.40%     85.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8     78860548     14.15%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total    557255215                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                802381676                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls            3941773                       # Number of function calls committed.
system.cpu06.commit.int_insts               768732440                       # Number of committed integer instructions.
system.cpu06.commit.loads                   179956589                       # Number of loads committed
system.cpu06.commit.membars                     13274                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass      3935335      0.27%      0.27% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu      598329026     41.24%     41.51% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult            30      0.00%     41.51% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv            210      0.00%     41.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd    133714011      9.22%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     50.73% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu     141579940      9.76%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc         1368      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd    125865912      8.68%     69.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     69.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     69.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt    196638322     13.55%     82.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv          136      0.00%     82.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult     62925264      4.34%     87.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt      3932761      0.27%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      50130348      3.46%     90.78% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      3967483      0.27%     91.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead    129826241      8.95%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite        31654      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total      1450878041                       # Class of committed instruction
system.cpu06.commit.refs                    183955726                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                 864816655                       # Number of Instructions Simulated
system.cpu06.committedOps                  1450878041                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.653634                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.653634                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles           200703026                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts           1544554171                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles              122248697                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles               209150239                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles              3956479                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles            29207973                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                 189917443                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                        2686                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                   4018090                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu06.fetch.Branches                 110113697                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines               164388047                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                   393945008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes              986080                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          400                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                    942254997                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         5066                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles               7912958                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.194797                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles        167358356                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches         87506017                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      1.666901                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples        565266414                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.798652                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.243054                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0              300105152     53.09%     53.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 384496      0.07%     53.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2               10522645      1.86%     55.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                4293140      0.76%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               79242327     14.02%     69.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   5981      0.00%     69.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6               61595602     10.90%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7               11834751      2.09%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8               97282320     17.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total          565266414                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads              1266578477                       # number of floating regfile reads
system.cpu06.fp_regfile_writes              804404203                       # number of floating regfile writes
system.cpu06.idleCycles                          6958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts            3957319                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches              104154354                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   3.552390                       # Inst execution rate
system.cpu06.iew.exec_refs                  727843341                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                  4018090                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles             122540183                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts           188031684                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts             8030                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts             133                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts            4024884                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts        1508907224                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts           723825251                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts        10827942                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts          2008071754                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents              3729019                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles              3956479                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles             4425143                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked    115401568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads            932                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads      8075095                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        25747                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect        19904                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect      3937415                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers              1866680622                       # num instructions consuming a value
system.cpu06.iew.wb_count                  1465245000                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.591314                       # average fanout of values written-back
system.cpu06.iew.wb_producers              1103794166                       # num instructions producing a value
system.cpu06.iew.wb_rate                     2.592100                       # insts written-back per cycle
system.cpu06.iew.wb_sent                   1466251684                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads             2041107750                       # number of integer regfile reads
system.cpu06.int_regfile_writes             536173102                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             1.529909                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.529909                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass         3945433      0.20%      0.20% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu           608586492     30.14%     30.34% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                 30      0.00%     30.34% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                 210      0.00%     30.34% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd         141613210      7.01%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     37.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu          145558832      7.21%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc              1417      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd     125866565      6.23%     50.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt     196647151      9.74%     60.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv           138      0.00%     60.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult     62925320      3.12%     63.66% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt      3932764      0.19%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     63.85% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead           99319630      4.92%     68.77% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           3986410      0.20%     68.97% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead     626484072     31.03%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite        32022      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total           2018899696                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses            1425814479                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads        2736749523                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses    811323975                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes        891290060                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                 126956946                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.062884                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                407778      0.32%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu             20791050     16.38%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd         3913450      3.08%     19.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     19.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     19.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt         3628823      2.86%     22.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     22.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     22.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult          61602      0.05%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     22.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead             11610768      9.15%     31.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite               51600      0.04%     31.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead        86491839     68.13%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite             36      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses            716096730                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads       1993284751                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses    653921025                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes       675646369                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded               1508883280                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued              2018899696                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded             23944                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined      58029182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued           11522                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved         4016                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined     88842640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples    565266414                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.571590                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.668946                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0         120650650     21.34%     21.34% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1          48104919      8.51%     29.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2          48046542      8.50%     38.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3          47655626      8.43%     46.78% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4          77604564     13.73%     60.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5          69379763     12.27%     72.79% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6          44883534      7.94%     80.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7          66409988     11.75%     92.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8          42530828      7.52%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total     565266414                       # Number of insts issued each cycle
system.cpu06.iq.rate                         3.571546                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                 164388831                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         803                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads           77529                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          19839                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads          188031684                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           4024884                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             948089158                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                      565273372                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean   400527092.812500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::stdev  43514910.728723                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    372233394                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    552050064                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  190698761349                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED   6408433485                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                   24982318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles             150829561                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          1680935728                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents             48990885                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles              128740618                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents               16758                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups          3305007415                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts           1536600475                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        1782532662                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               229473290                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles              3956479                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles            52263391                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps              101596934                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups      1358285794                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups      999487470                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         3075                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               79                       # count of serializing insts renamed
system.cpu06.rename.skidInsts               106536643                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           79                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 1987292005                       # The number of ROB reads
system.cpu06.rob.rob_writes                3025813997                       # The number of ROB writes
system.cpu06.timesIdled                            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups           93589439                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect              165                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect         3955656                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted       110024968                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits         83519003                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups      93589439                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses       10070436                       # Number of indirect misses.
system.cpu07.branchPred.lookups             110024968                       # Number of BP lookups
system.cpu07.branchPred.usedRAS               3944259                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          829                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads               504524864                       # number of cc regfile reads
system.cpu07.cc_regfile_writes              357445817                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts         3957132                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                104016358                       # Number of branches committed
system.cpu07.commit.bw_lim_events            78911558                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls         20189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts      58052848                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts          864476980                       # Number of instructions committed
system.cpu07.commit.committedOps           1450325123                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples    569459027                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.546847                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.159193                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0    297605055     52.26%     52.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     23408227      4.11%     56.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2      9752435      1.71%     58.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3     64728171     11.37%     69.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4     13812900      2.43%     71.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5     13075053      2.30%     74.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6     15851212      2.78%     76.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7     52314416      9.19%     86.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8     78911558     13.86%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total    569459027                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                802388253                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls            3941999                       # Number of function calls committed.
system.cpu07.commit.int_insts               768239940                       # Number of committed integer instructions.
system.cpu07.commit.loads                   179912484                       # Number of loads committed
system.cpu07.commit.membars                     13448                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass      3935455      0.27%      0.27% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu      597815075     41.22%     41.49% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult            30      0.00%     41.49% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv            210      0.00%     41.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd    133714557      9.22%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu     141580512      9.76%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc         1379      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd    125867232      8.68%     69.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt    196639120     13.56%     82.71% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv          135      0.00%     82.71% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult     62925512      4.34%     87.05% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt      3932777      0.27%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      50084092      3.45%     90.77% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      3968106      0.27%     91.05% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead    129828392      8.95%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite        32539      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total      1450325123                       # Class of committed instruction
system.cpu07.commit.refs                    183913129                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                 864476980                       # Number of Instructions Simulated
system.cpu07.committedOps                  1450325123                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.668015                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.668015                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles           213668931                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts           1544047139                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles              121764134                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles               208564356                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles              3957437                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles            29519751                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                 189886208                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                        2932                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                   4020111                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           7                       # TLB misses on write requests
system.cpu07.fetch.Branches                 110024968                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines               164424036                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                   406111445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes              986901                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          369                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                    941945063                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1946                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         9626                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles               7914874                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.190525                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles        167393786                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches         87463262                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      1.631120                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples        577474609                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.738623                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.232492                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0              312149318     54.05%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 383619      0.07%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2               10772643      1.87%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                4290177      0.74%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               79430110     13.75%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   6217      0.00%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6               61385444     10.63%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7               11835135      2.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8               97221946     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total          577474609                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads              1266588020                       # number of floating regfile reads
system.cpu07.fp_regfile_writes              804411736                       # number of floating regfile writes
system.cpu07.idleCycles                          8847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts            3958030                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches              104062008                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   3.486145                       # Inst execution rate
system.cpu07.iew.exec_refs                  733455781                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                  4020111                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles             134934114                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts           187991262                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts             8154                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts              86                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts            4027000                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts        1508383367                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts           729435670                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts        10818731                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts          2013191084                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents              3783799                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles              3957437                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles             4430227                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked    116478350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads            921                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads      8078778                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        26355                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect        20668                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect      3937362                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers              1866756139                       # num instructions consuming a value
system.cpu07.iew.wb_count                  1464710430                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.591097                       # average fanout of values written-back
system.cpu07.iew.wb_producers              1103434023                       # num instructions producing a value
system.cpu07.iew.wb_rate                     2.536368                       # insts written-back per cycle
system.cpu07.iew.wb_sent                   1465718740                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads             2051937584                       # number of integer regfile reads
system.cpu07.int_regfile_writes             535786758                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             1.496973                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.496973                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass         3946376      0.19%      0.19% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu           608088839     30.04%     30.24% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                 30      0.00%     30.24% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                 211      0.00%     30.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd         141613586      7.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     37.24% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu          145560126      7.19%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc              1449      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd     125867907      6.22%     50.65% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.65% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.65% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt     196648132      9.72%     60.36% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv           140      0.00%     60.36% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.36% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult     62925611      3.11%     63.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.47% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt      3932779      0.19%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     63.66% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead          102093536      5.04%     68.71% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           3987429      0.20%     68.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead     629310702     31.09%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite        32962      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total           2024009815                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses            1429526074                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads        2743293038                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses    811331856                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes        891302265                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                 128720581                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.063597                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                338919      0.26%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu             21110889     16.40%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd         3909107      3.04%     19.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt         3701748      2.88%     22.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     22.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     22.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult          59965      0.05%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     22.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead             12558899      9.76%     32.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite               56314      0.04%     32.42% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead        86984705     67.58%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite             35      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses            719257946                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads       2010933918                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses    653378574                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes       675139359                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded               1508359061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued              2024009815                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded             24306                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined      58058243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued           12136                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved         4117                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined     88879270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples    577474609                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.504933                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.685343                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0         131399355     22.75%     22.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1          47897195      8.29%     31.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2          49032216      8.49%     39.54% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3          47486951      8.22%     47.76% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4          78428875     13.58%     61.34% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5          69101705     11.97%     73.31% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6          45074592      7.81%     81.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7          66514002     11.52%     92.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8          42539718      7.37%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total     577474609                       # Number of insts issued each cycle
system.cpu07.iq.rate                         3.504879                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                 164425577                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                        1558                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads           78357                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          20049                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads          187991262                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           4027000                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             953519497                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                      577483456                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean   146272664.250000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::stdev  108608244.053832                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    106516377                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    551980467                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  194766832206                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED   2340362628                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                   12772443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles             163578013                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          1680259587                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents             49114842                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles              128377536                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents               24563                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups          3303907836                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts           1536084143                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        1781904812                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               229062632                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles              3957437                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles            52494936                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps              101645225                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups      1358304830                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups      999033899                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         4055                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               86                       # count of serializing insts renamed
system.cpu07.rename.skidInsts               107585497                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 1998921657                       # The number of ROB reads
system.cpu07.rob.rob_writes                3024771585                       # The number of ROB writes
system.cpu07.timesIdled                            94                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups           91824747                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect              134                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect         3955678                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted       110093986                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits         83552208                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups      91824747                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses        8272539                       # Number of indirect misses.
system.cpu08.branchPred.lookups             110093986                       # Number of BP lookups
system.cpu08.branchPred.usedRAS               3944095                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          922                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads               504879149                       # number of cc regfile reads
system.cpu08.cc_regfile_writes              357658744                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts         3956609                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                104085998                       # Number of branches committed
system.cpu08.commit.bw_lim_events            78906812                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls         19839                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts      58050808                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts          864767209                       # Number of instructions committed
system.cpu08.commit.committedOps           1450753939                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples    569445532                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.547661                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.159845                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0    297688470     52.28%     52.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     23276814      4.09%     56.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2      9739109      1.71%     58.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3     64643381     11.35%     69.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4     13806838      2.42%     71.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5     13129790      2.31%     74.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6     15842260      2.78%     76.94% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7     52412058      9.20%     86.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8     78906812     13.86%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total    569445532                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                802393409                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls            3941958                       # Number of function calls committed.
system.cpu08.commit.int_insts               768591115                       # Number of committed integer instructions.
system.cpu08.commit.loads                   179949727                       # Number of loads committed
system.cpu08.commit.membars                     13214                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass      3935563      0.27%      0.27% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu      598203478     41.23%     41.51% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult            30      0.00%     41.51% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv            210      0.00%     41.51% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd    133714892      9.22%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     50.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu     141580868      9.76%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc         1341      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd    125868400      8.68%     69.16% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     69.16% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     69.16% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt    196639618     13.55%     82.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv          134      0.00%     82.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult     62925664      4.34%     87.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt      3932787      0.27%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      50119358      3.45%     90.78% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      3968001      0.27%     91.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead    129830369      8.95%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite        33226      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total      1450753939                       # Class of committed instruction
system.cpu08.commit.refs                    183950954                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                 864767209                       # Number of Instructions Simulated
system.cpu08.committedOps                  1450753939                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.667773                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.667773                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles           213666223                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts           1544456147                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles              121679690                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles               208640996                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles              3956916                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles            29516523                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                 189912713                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                        2869                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                   4020330                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu08.fetch.Branches                 110093986                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines               164337401                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                   406187419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes              986340                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          432                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                    942223146                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               1340                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         6392                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles               7913832                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.190649                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles        167307849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches         87496303                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      1.631646                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples        577460348                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.739395                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.232735                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0              312071519     54.04%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 380334      0.07%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2               10772380      1.87%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                4289844      0.74%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               79502376     13.77%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   6334      0.00%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6               61304726     10.62%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7               11835113      2.05%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8               97297722     16.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total          577460348                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads              1266593476                       # number of floating regfile reads
system.cpu08.fp_regfile_writes              804416078                       # number of floating regfile writes
system.cpu08.idleCycles                          7660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts            3957771                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches              104132109                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   3.489033                       # Inst execution rate
system.cpu08.iew.exec_refs                  734676524                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                  4020330                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles             134854997                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts           188026702                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts             7979                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts             135                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts            4027172                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts        1508809453                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts           730656194                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts        10830152                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts          2014804963                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents              3787680                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles              3956916                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles             4434263                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked    116601173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1059                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads      8076975                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        25945                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect        20420                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect      3937351                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers              1867139094                       # num instructions consuming a value
system.cpu08.iew.wb_count                  1465140772                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.591156                       # average fanout of values written-back
system.cpu08.iew.wb_producers              1103770113                       # num instructions producing a value
system.cpu08.iew.wb_rate                     2.537181                       # insts written-back per cycle
system.cpu08.iew.wb_sent                   1466147656                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads             2054612131                       # number of integer regfile reads
system.cpu08.int_regfile_writes             536065680                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             1.497515                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.497515                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass         3945848      0.19%      0.19% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu           608478688     30.04%     30.23% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                 34      0.00%     30.23% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                 210      0.00%     30.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd         141615293      6.99%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     37.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu          145562399      7.19%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc              1434      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.41% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd     125869099      6.21%     50.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.62% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt     196648453      9.71%     60.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv           144      0.00%     60.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult     62925694      3.11%     63.44% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.44% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt      3932791      0.19%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     63.63% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead          102124308      5.04%     68.67% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           3986897      0.20%     68.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead     630510072     31.13%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite        33751      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total           2025635115                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses            1430940983                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads        2745913888                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses    811337911                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes        891308463                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                 129015135                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.063691                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                343965      0.27%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu             21163739     16.40%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd         3911543      3.03%     19.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt         3619331      2.81%     22.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     22.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     22.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult          25747      0.02%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     22.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead             12639545      9.80%     32.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite               56003      0.04%     32.37% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead        87255238     67.63%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite             24      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses            719763419                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads       2011844136                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses    653802861                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes       675556522                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded               1508785677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued              2025635115                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded             23776                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined      58055513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued           12311                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved         3937                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined     88863068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples    577460348                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.507834                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.684962                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0         131138921     22.71%     22.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1          47906209      8.30%     31.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2          49021826      8.49%     39.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3          47439136      8.22%     47.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4          78478610     13.59%     61.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5          69093780     11.97%     73.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6          45092055      7.81%     81.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7          66886312     11.58%     92.66% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8          42403499      7.34%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total     577460348                       # Number of insts issued each cycle
system.cpu08.iq.rate                         3.507788                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                 164338399                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                        1019                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads           76940                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          19621                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads          188026702                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           4027172                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             954879970                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                      577468008                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean   146435896.687500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::stdev  108527165.199507                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value    102493404                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value    551809638                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  194764220487                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED   2342974347                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                   12788404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles             163490137                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          1680755343                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents             49198844                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles              128302338                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents               24589                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups          3304717806                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts           1536500082                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        1782383777                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               229136813                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles              3956916                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles            52571599                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps              101628434                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups      1358296736                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups      999328273                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         2545                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               86                       # count of serializing insts renamed
system.cpu08.rename.skidInsts               107675224                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 1999339632                       # The number of ROB reads
system.cpu08.rob.rob_writes                3025624351                       # The number of ROB writes
system.cpu08.timesIdled                            86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups           92068716                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect              227                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect         3956271                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted       109873768                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits         83441666                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups      92068716                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses        8627050                       # Number of indirect misses.
system.cpu09.branchPred.lookups             109873768                       # Number of BP lookups
system.cpu09.branchPred.usedRAS               3944791                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted         1034                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads               503760265                       # number of cc regfile reads
system.cpu09.cc_regfile_writes              356990738                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts         3957703                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                103861252                       # Number of branches committed
system.cpu09.commit.bw_lim_events            78951661                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls         20297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts      58074677                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts          863867629                       # Number of instructions committed
system.cpu09.commit.committedOps           1449411205                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples    557713220                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.598847                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.170160                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0    286032969     51.29%     51.29% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     23350952      4.19%     55.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2      9753391      1.75%     57.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3     64861151     11.63%     68.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4     13691506      2.45%     71.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5     13004579      2.33%     73.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6     15901266      2.85%     76.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7     52165745      9.35%     85.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8     78951661     14.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total    557713220                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                802394098                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls            3942174                       # Number of function calls committed.
system.cpu09.commit.int_insts               767476799                       # Number of committed integer instructions.
system.cpu09.commit.loads                   179838996                       # Number of loads committed
system.cpu09.commit.membars                     13518                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass      3935638      0.27%      0.27% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu      596970897     41.19%     41.46% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult            30      0.00%     41.46% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv            210      0.00%     41.46% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd    133714532      9.23%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu     141580520      9.77%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc         1475      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd    125868536      8.68%     69.14% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     69.14% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     69.14% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt    196639092     13.57%     82.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv          146      0.00%     82.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     82.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult     62925584      4.34%     87.04% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt      3932776      0.27%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      50007794      3.45%     90.77% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      3968676      0.27%     91.04% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead    129831202      8.96%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite        34097      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total      1449411205                       # Class of committed instruction
system.cpu09.commit.refs                    183841769                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                 863867629                       # Number of Instructions Simulated
system.cpu09.committedOps                  1449411205                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.654894                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.654894                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles           201227833                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts           1543151714                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles              122434917                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles               208895514                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles              3958028                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles            29215830                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                 189813349                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                        3213                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                   4022087                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                          12                       # TLB misses on write requests
system.cpu09.fetch.Branches                 109873768                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines               164569550                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                   394222303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes              986741                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          367                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                    941344488                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               1776                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         9426                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles               7916056                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.194212                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles        167540222                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches         87386457                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      1.663912                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples        565732122                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.793889                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.242075                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0              300796388     53.17%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 379437      0.07%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2               10538793      1.86%     55.10% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                4288950      0.76%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               79040783     13.97%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   6341      0.00%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6               61771136     10.92%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7               11835168      2.09%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8               97075126     17.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total          565732122                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads              1266593924                       # number of floating regfile reads
system.cpu09.fp_regfile_writes              804415825                       # number of floating regfile writes
system.cpu09.idleCycles                          9499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts            3959030                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches              103908546                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   3.546122                       # Inst execution rate
system.cpu09.iew.exec_refs                  727280650                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                  4022087                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles             123079513                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts           187919586                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts             8425                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts             182                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts            4029899                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts        1507491126                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts           723258563                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts        10818484                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts          2006188988                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents              3734886                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles              3958028                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles             4430734                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked    115452650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1308                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads      8080590                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        27126                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect        21232                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect      3937798                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers              1865300613                       # num instructions consuming a value
system.cpu09.iew.wb_count                  1463811913                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.591163                       # average fanout of values written-back
system.cpu09.iew.wb_producers              1102696567                       # num instructions producing a value
system.cpu09.iew.wb_rate                     2.587421                       # insts written-back per cycle
system.cpu09.iew.wb_sent                   1464820084                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads             2039057750                       # number of integer regfile reads
system.cpu09.int_regfile_writes             535186369                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             1.526965                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.526965                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass         3946762      0.20%      0.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu           607260853     30.11%     30.30% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                 32      0.00%     30.30% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                 218      0.00%     30.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd         141613969      7.02%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     37.32% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu          145558655      7.22%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc              1539      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd     125869113      6.24%     50.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.78% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt     196647988      9.75%     60.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv           150      0.00%     60.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult     62925627      3.12%     63.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt      3932778      0.19%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     63.84% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           99841239      4.95%     68.79% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           3987970      0.20%     68.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead     625385988     31.01%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite        34591      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total           2017007472                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses            1424378415                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads        2734222590                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses    811337796                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes        891306906                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                 126668048                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.062800                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                410951      0.32%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu             20697991     16.34%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd         3909383      3.09%     19.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     19.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     19.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt         3616323      2.85%     22.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     22.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     22.61% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult          71521      0.06%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead             11662026      9.21%     31.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               53363      0.04%     31.91% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead        86246441     68.09%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite             49      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses            715350343                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads       1992204613                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses    652474117                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes       674264163                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded               1507466035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued              2017007472                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded             25091                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined      58079920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued           12089                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved         4794                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined     88901233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples    565732122                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.565305                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.670247                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0         121389973     21.46%     21.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1          48092676      8.50%     29.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2          48062913      8.50%     38.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3          47702822      8.43%     46.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4          77690889     13.73%     60.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5          69181868     12.23%     72.85% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6          44935890      7.94%     80.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7          66008460     11.67%     92.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8          42666631      7.54%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total     565732122                       # Number of insts issued each cycle
system.cpu09.iq.rate                         3.565245                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                 164571055                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                        1523                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads           79713                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          20765                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads          187919586                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           4029899                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             947039902                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                      565741621                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean   390295355.625000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::stdev  45761181.950381                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value    359484489                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value    551882898                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  190862469144                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED   6244725690                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                   24514571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles             151442756                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          1679190152                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents             48904423                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles              128917564                       # Number of cycles rename is idle
system.cpu09.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.ROBFullEvents               18814                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups          3302123373                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts           1535191415                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        1780856673                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               229225553                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles              3958028                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles            52185132                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps              101666521                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups      1358303008                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups      998375715                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         3089                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts              100                       # count of serializing insts renamed
system.cpu09.rename.skidInsts               106495770                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 1986243424                       # The number of ROB reads
system.cpu09.rob.rob_writes                3022990718                       # The number of ROB writes
system.cpu09.timesIdled                            96                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups           92755477                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect              175                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect         3956006                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted       109835268                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits         83422593                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups      92755477                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses        9332884                       # Number of indirect misses.
system.cpu10.branchPred.lookups             109835268                       # Number of BP lookups
system.cpu10.branchPred.usedRAS               3944226                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          961                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads               503585694                       # number of cc regfile reads
system.cpu10.cc_regfile_writes              356881832                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts         3956745                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                103829068                       # Number of branches committed
system.cpu10.commit.bw_lim_events            78995654                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls         19757                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts      58034282                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts          863726753                       # Number of instructions committed
system.cpu10.commit.committedOps           1449206785                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples    557538514                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.599294                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.170700                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0    285983997     51.29%     51.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     23286878      4.18%     55.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2      9738059      1.75%     57.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3     64856554     11.63%     68.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4     13688118      2.46%     71.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5     12937689      2.32%     73.63% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6     15892977      2.85%     76.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7     52158588      9.36%     85.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8     78995654     14.17%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total    557538514                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                802390044                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls            3941984                       # Number of function calls committed.
system.cpu10.commit.int_insts               767314518                       # Number of committed integer instructions.
system.cpu10.commit.loads                   179820594                       # Number of loads committed
system.cpu10.commit.membars                     13160                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass      3935559      0.27%      0.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu      596788141     41.18%     41.45% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult            30      0.00%     41.45% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv            210      0.00%     41.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd    133714263      9.23%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     50.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu     141580252      9.77%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc         1511      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd    125867616      8.69%     69.13% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt    196638702     13.57%     82.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv          151      0.00%     82.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult     62925496      4.34%     87.04% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt      3932768      0.27%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      49990915      3.45%     90.77% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      3968026      0.27%     91.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead    129829679      8.96%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite        33466      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total      1449206785                       # Class of committed instruction
system.cpu10.commit.refs                    183822086                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                 863726753                       # Number of Instructions Simulated
system.cpu10.committedOps                  1449206785                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.654786                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.654786                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles           201054106                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts           1542903500                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles              122463859                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles               208874982                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles              3957043                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles            29201514                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                 189782640                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                        3075                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                   4020907                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu10.fetch.Branches                 109835268                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines               164603450                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                   394013869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes              986682                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          481                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                    941177098                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               1199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         5200                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles               7914086                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.194207                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles        167573712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches         87366819                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      1.664161                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples        565551504                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.794328                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.242146                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0              300676813     53.17%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 377573      0.07%     53.23% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2               10518913      1.86%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                4283392      0.76%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               78993791     13.97%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   6087      0.00%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6               61829290     10.93%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7               11835497      2.09%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8               97030148     17.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total          565551504                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads              1266588916                       # number of floating regfile reads
system.cpu10.fp_regfile_writes              804410667                       # number of floating regfile writes
system.cpu10.idleCycles                          4941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts            3957781                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches              103873951                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   3.548828                       # Inst execution rate
system.cpu10.iew.exec_refs                  728365077                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                  4020907                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles             122860320                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts           187897999                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts             8048                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts            4027574                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts        1507246910                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts           724344170                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts        10827546                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts          2007062268                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents              3734940                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles              3957043                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles             4431970                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked    115535002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads            969                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads      8077405                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores        26082                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect        20330                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect      3937451                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers              1865048918                       # num instructions consuming a value
system.cpu10.iew.wb_count                  1463581251                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.591166                       # average fanout of values written-back
system.cpu10.iew.wb_producers              1102554273                       # num instructions producing a value
system.cpu10.iew.wb_rate                     2.587861                       # insts written-back per cycle
system.cpu10.iew.wb_sent                   1464588586                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads             2041113591                       # number of integer regfile reads
system.cpu10.int_regfile_writes             535038171                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             1.527216                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.527216                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass         3946012      0.20%      0.20% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu           607053319     30.08%     30.28% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                 30      0.00%     30.28% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                 210      0.00%     30.28% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd         141612819      7.02%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     37.30% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu          145557333      7.21%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc              1598      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd     125868166      6.24%     50.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt     196647706      9.75%     60.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv           155      0.00%     60.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult     62925544      3.12%     63.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt      3932772      0.19%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     63.81% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           99629428      4.94%     68.74% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           3987305      0.20%     68.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead     626693434     31.06%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite        33983      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total           2017889814                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses            1426101429                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads        2737248379                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses    811332145                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes        891292482                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                 127119849                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.062996                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                408704      0.32%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu             20810182     16.37%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd         3912179      3.08%     19.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     19.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     19.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt         3650322      2.87%     22.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     22.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     22.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult          66229      0.05%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     22.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead             11697856      9.20%     31.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite               51671      0.04%     31.94% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead        86522651     68.06%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite             55      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses            714962222                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads       1991214164                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses    652249106                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes       673994574                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded               1507222939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued              2017889814                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded             23971                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined      58040124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued           11562                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved         4214                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined     88856816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples    565551504                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.568004                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.669057                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0         121013415     21.40%     21.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1          48094582      8.50%     29.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2          48057102      8.50%     38.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3          47719608      8.44%     46.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4          77759332     13.75%     60.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5          69249763     12.24%     72.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6          44923707      7.94%     80.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          66178141     11.70%     92.48% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8          42555854      7.52%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total     565551504                       # Number of insts issued each cycle
system.cpu10.iq.rate                         3.567972                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                 164604259                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         828                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads           76947                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          19781                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads          187897999                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           4027574                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             948052193                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                      565556445                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean      393948324                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  46667291.894306                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value    362565738                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value    551905542                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  190804021650                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED   6303173184                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                   24699679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles             151176041                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          1678961709                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents             48993255                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles              128960169                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents               18224                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups          3301640550                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts           1534943463                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        1780576306                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               229186764                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles              3957043                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles            52268885                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps              101614597                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups      1358291299                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups      998196493                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         2602                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu10.rename.skidInsts               106571599                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 1985780287                       # The number of ROB reads
system.cpu10.rob.rob_writes                3022495182                       # The number of ROB writes
system.cpu10.timesIdled                            87                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups           92610123                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect              158                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect         3955522                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted       110035062                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits         83523789                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups      92610123                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses        9086334                       # Number of indirect misses.
system.cpu11.branchPred.lookups             110035062                       # Number of BP lookups
system.cpu11.branchPred.usedRAS               3944255                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          829                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads               504588785                       # number of cc regfile reads
system.cpu11.cc_regfile_writes              357486557                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts         3956650                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                104030060                       # Number of branches committed
system.cpu11.commit.bw_lim_events            78903639                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls         19968                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts      58014174                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts          864556455                       # Number of instructions committed
system.cpu11.commit.committedOps           1450420460                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples    569558592                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.546569                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.159349                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0    297774907     52.28%     52.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     23335868      4.10%     56.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2      9751301      1.71%     58.09% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3     64674734     11.36%     69.45% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4     13811391      2.42%     71.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5     13106104      2.30%     74.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6     15851944      2.78%     76.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7     52348704      9.19%     86.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8     78903639     13.85%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total    569558592                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                802392576                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls            3942152                       # Number of function calls committed.
system.cpu11.commit.int_insts               768304567                       # Number of committed integer instructions.
system.cpu11.commit.loads                   179923294                       # Number of loads committed
system.cpu11.commit.membars                     13300                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass      3935638      0.27%      0.27% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu      597897445     41.22%     41.49% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult            30      0.00%     41.49% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv            210      0.00%     41.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd    133714248      9.22%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu     141580188      9.76%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc         1358      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd    125868512      8.68%     69.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt    196638670     13.56%     82.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv          135      0.00%     82.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult     62925368      4.34%     87.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt      3932768      0.27%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      50092087      3.45%     90.77% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      3968551      0.27%     91.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead    129831207      8.95%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite        34045      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total      1450420460                       # Class of committed instruction
system.cpu11.commit.refs                    183925890                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                 864556455                       # Number of Instructions Simulated
system.cpu11.committedOps                  1450420460                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.668059                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.668059                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles           213855614                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts           1544104867                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles              121677111                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles               208548694                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles              3956924                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles            29530709                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                 189893709                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                        3129                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                   4021499                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu11.fetch.Branches                 110035062                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines               164355631                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                   406277366                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes              987485                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          359                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                    942000063                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1629                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         7914                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles               7913848                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.190512                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles        167324860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches         87468044                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      1.630959                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples        577569052                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.738264                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.232514                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0              312246566     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 375413      0.06%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2               10769941      1.86%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                4280436      0.74%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               79466291     13.76%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   5719      0.00%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6               61338469     10.62%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7               11834620      2.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8               97251597     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total          577569052                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads              1266589374                       # number of floating regfile reads
system.cpu11.fp_regfile_writes              804412987                       # number of floating regfile writes
system.cpu11.idleCycles                          5376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts            3957417                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches              104073642                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   3.486383                       # Inst execution rate
system.cpu11.iew.exec_refs                  733849092                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                  4021499                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles             135073410                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts           187996692                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts             8034                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              82                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts            4027736                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts        1508439202                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts           729827593                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts        10819947                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts          2013645921                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents              3782060                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles              3956924                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles             4429793                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked    116549882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1852                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads      8073398                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        25140                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect        20525                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect      3936892                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers              1866897930                       # num instructions consuming a value
system.cpu11.iew.wb_count                  1464782913                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.591082                       # average fanout of values written-back
system.cpu11.iew.wb_producers              1103490516                       # num instructions producing a value
system.cpu11.iew.wb_rate                     2.536094                       # insts written-back per cycle
system.cpu11.iew.wb_sent                   1465791262                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads             2052722419                       # number of integer regfile reads
system.cpu11.int_regfile_writes             535815878                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             1.496875                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.496875                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass         3946073      0.19%      0.19% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu           608153395     30.04%     30.24% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                 33      0.00%     30.24% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                 210      0.00%     30.24% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd         141612497      7.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     37.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu          145559869      7.19%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc              1435      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd     125869066      6.22%     50.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.64% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt     196647554      9.71%     60.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv           139      0.00%     60.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult     62925443      3.11%     63.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.46% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt      3932777      0.19%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     63.65% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead          102378316      5.06%     68.71% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           3987353      0.20%     68.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead     629417181     31.09%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite        34527      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total           2024465868                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses            1429633492                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads        2743507404                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses    811334227                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes        891289488                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                 128784711                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.063614                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                344875      0.27%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu             21104658     16.39%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd         3909091      3.04%     19.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt         3691516      2.87%     22.56% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     22.56% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     22.56% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult          57468      0.04%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     22.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead             12619391      9.80%     32.40% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite               53647      0.04%     32.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead        87004038     67.56%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite             27      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses            719671014                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads       2011789650                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses    653448686                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes       675168480                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded               1508415273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued              2024465868                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded             23929                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined      58018741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued           11555                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved         3961                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined     88820483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples    577569052                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.505149                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.685771                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0         131479447     22.76%     22.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1          47869381      8.29%     31.05% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2          49036870      8.49%     39.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3          47444006      8.21%     47.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4          78419425     13.58%     61.33% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5          69093822     11.96%     73.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          45102534      7.81%     81.11% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          66559821     11.52%     92.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8          42563746      7.37%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total     577569052                       # Number of insts issued each cycle
system.cpu11.iq.rate                         3.505117                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                 164356813                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                        1199                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads           77264                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          19756                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads          187996692                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           4027736                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             953933949                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                      577574428                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   143699385.937500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  109725475.920847                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     95073831                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value    551856591                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  194808004659                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED   2299190175                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                   12681843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles             163739908                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          1680355281                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents             49137093                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles              128292697                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents               27433                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups          3303971683                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts           1536141369                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        1781953553                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               229054178                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles              3956924                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles            52521236                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps              101598272                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups      1358296877                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups      999027445                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         4109                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               93                       # count of serializing insts renamed
system.cpu11.rename.skidInsts               107633368                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           93                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 1999086220                       # The number of ROB reads
system.cpu11.rob.rob_writes                3024879767                       # The number of ROB writes
system.cpu11.timesIdled                            86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups           87136041                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect              169                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect         3955796                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted       101403799                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits         79208566                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups      87136041                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses        7927475                       # Number of indirect misses.
system.cpu12.branchPred.lookups             101403799                       # Number of BP lookups
system.cpu12.branchPred.usedRAS               3944431                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          812                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads               461415699                       # number of cc regfile reads
system.cpu12.cc_regfile_writes              331582112                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts         3956976                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                 95392822                       # Number of branches committed
system.cpu12.commit.bw_lim_events            78991614                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls         20476                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts      58054266                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts          834311936                       # Number of instructions committed
system.cpu12.commit.committedOps           1398602810                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples    574791479                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.433235                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.137560                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0    311745980     54.24%     54.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     23316706      4.06%     58.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2      9726943      1.69%     59.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3     64568708     11.23%     71.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4     13892500      2.42%     73.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      8705384      1.51%     75.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6     15809246      2.75%     77.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7     48034398      8.36%     86.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8     78991614     13.74%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total    574791479                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                802397959                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls            3942291                       # Number of function calls committed.
system.cpu12.commit.int_insts               720816984                       # Number of committed integer instructions.
system.cpu12.commit.loads                   175605179                       # Number of loads committed
system.cpu12.commit.membars                     13648                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass      3935639      0.28%      0.28% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu      550392676     39.35%     39.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult            30      0.00%     39.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv            210      0.00%     39.63% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd    133715304      9.56%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     49.20% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu     141581312     10.12%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc         1378      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd    125869216      9.00%     68.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     68.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     68.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt    196640224     14.06%     82.38% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv          137      0.00%     82.38% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.38% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult     62925880      4.50%     86.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt      3932799      0.28%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     87.16% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      45773491      3.27%     90.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3968952      0.28%     90.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead    129831688      9.28%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite        33874      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total      1398602810                       # Class of committed instruction
system.cpu12.commit.refs                    179608005                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                 834311936                       # Number of Instructions Simulated
system.cpu12.committedOps                  1398602810                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.698559                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.698559                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles           228476833                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts           1492318782                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles              121146027                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles               199334007                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles              3957265                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles            29893114                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                 185569397                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                        2938                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                   4022082                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu12.fetch.Branches                 101403799                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines               164390095                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                   411479667                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes              987228                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          392                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                    911776775                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               1678                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         7879                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles               7914530                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.173989                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles        167360365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches         83152997                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      1.564432                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples        582807246                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.624813                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.209120                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0              325920751     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 372857      0.06%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2               10966459      1.88%     57.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                4280615      0.73%     58.60% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               75327305     12.92%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   6218      0.00%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6               61178491     10.50%     82.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7               11835126      2.03%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8               92919424     15.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total          582807246                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads              1266598310                       # number of floating regfile reads
system.cpu12.fp_regfile_writes              804417632                       # number of floating regfile writes
system.cpu12.idleCycles                          9184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts            3958050                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches               95439484                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   3.376631                       # Inst execution rate
system.cpu12.iew.exec_refs                  735633291                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                  4022082                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles             148856914                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts           183683391                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts             8100                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts             137                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts            4028723                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts        1456662428                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts           731611209                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts        10833243                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts          1967956252                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents              3820942                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                 272                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles              3957265                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles             4435983                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked    117495163                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1548                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads      8078212                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        25897                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect        20443                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect      3937607                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers              1815921405                       # num instructions consuming a value
system.cpu12.iew.wb_count                  1412992279                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.586343                       # average fanout of values written-back
system.cpu12.iew.wb_producers              1064752337                       # num instructions producing a value
system.cpu12.iew.wb_rate                     2.424421                       # insts written-back per cycle
system.cpu12.iew.wb_sent                   1414000190                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads             2013169596                       # number of integer regfile reads
system.cpu12.int_regfile_writes             496987058                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             1.431518                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.431518                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass         3946226      0.20%      0.20% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu           560673114     28.33%     28.53% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                 32      0.00%     28.53% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                 211      0.00%     28.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd         141613554      7.16%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     35.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu          145565668      7.36%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc              1452      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     43.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd     125869822      6.36%     49.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt     196648975      9.94%     59.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv           142      0.00%     59.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult     62925919      3.18%     62.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt      3932802      0.20%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     62.72% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead          100172363      5.06%     67.79% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3988133      0.20%     67.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead     633416775     32.01%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite        34307      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total           1978789495                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses            1434783917                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads        2752667254                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses    811339663                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes        891301709                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                 130737094                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.066069                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                308741      0.24%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu             21466214     16.42%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd         3911434      2.99%     19.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     19.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     19.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt         3679777      2.81%     22.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     22.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     22.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult          18095      0.01%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     22.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead             13463878     10.30%     32.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite               56276      0.04%     32.82% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead        87832654     67.18%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite             25      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses            670796446                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads       1918469013                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses    601652616                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes       623420349                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded               1456638192                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued              1978789495                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded             24236                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined      58059617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued           12937                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved         3760                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined     88865558                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples    582807246                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.395273                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.701435                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0         143847187     24.68%     24.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1          47648294      8.18%     32.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2          49847507      8.55%     41.41% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3          47365049      8.13%     49.54% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4          79161233     13.58%     63.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5          64539129     11.07%     74.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          45254322      7.76%     81.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          62671669     10.75%     92.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8          42472856      7.29%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total     582807246                       # Number of insts issued each cycle
system.cpu12.iq.rate                         3.395219                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                 164391345                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                        1270                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads           79016                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          20111                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads          183683391                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           4028723                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             938452773                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                      582816430                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 1                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean      551738376                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value    551738376                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value    551738376                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  196555456458                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED    551738376                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                    7440196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles             177896446                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          1615596497                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents             49497799                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles              127920182                       # Number of cycles rename is idle
system.cpu12.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.ROBFullEvents               32916                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups          3187512885                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts           1484358754                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        1717239675                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               220043825                       # Number of cycles rename is running
system.cpu12.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.SquashCycles              3957265                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles            52987955                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps              101643178                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups      1358301775                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups      947297048                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         1573                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu12.rename.skidInsts               108983841                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 1952453314                       # The number of ROB reads
system.cpu12.rob.rob_writes                2921329980                       # The number of ROB writes
system.cpu12.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups           91455147                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect              163                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect         3955495                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted       110049034                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits         83530089                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups      91455147                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses        7925058                       # Number of indirect misses.
system.cpu13.branchPred.lookups             110049034                       # Number of BP lookups
system.cpu13.branchPred.usedRAS               3943909                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          896                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads               504650915                       # number of cc regfile reads
system.cpu13.cc_regfile_writes              357518063                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts         3956177                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                104044019                       # Number of branches committed
system.cpu13.commit.bw_lim_events            78890032                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls         19718                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts      58024610                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts          864585595                       # Number of instructions committed
system.cpu13.commit.committedOps           1450479336                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples    569265292                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.547985                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.159559                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0    297464715     52.25%     52.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     23325452      4.10%     56.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2      9751143      1.71%     58.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3     64720921     11.37%     69.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4     13758446      2.42%     71.85% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5     13146344      2.31%     74.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6     15854598      2.79%     76.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7     52353641      9.20%     86.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8     78890032     13.86%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total    569265292                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                802384406                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls            3941751                       # Number of function calls committed.
system.cpu13.commit.int_insts               768364197                       # Number of committed integer instructions.
system.cpu13.commit.loads                   179923262                       # Number of loads committed
system.cpu13.commit.membars                     13134                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass      3935329      0.27%      0.27% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu      597961317     41.23%     41.50% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult            30      0.00%     41.50% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv            210      0.00%     41.50% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd    133714589      9.22%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     50.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu     141580556      9.76%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc         1371      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd    125866264      8.68%     69.15% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt    196639174     13.56%     82.71% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv          137      0.00%     82.71% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult     62925544      4.34%     87.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt      3932778      0.27%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      50096835      3.45%     90.77% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      3967313      0.27%     91.05% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead    129826427      8.95%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite        31462      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total      1450479336                       # Class of committed instruction
system.cpu13.commit.refs                    183922037                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                 864585595                       # Number of Instructions Simulated
system.cpu13.committedOps                  1450479336                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.667702                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.667702                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles           213514584                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts           1544169599                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles              121710541                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles               208576670                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles              3956459                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles            29518515                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                 189895012                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                        2764                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                   4018175                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           3                       # TLB misses on write requests
system.cpu13.fetch.Branches                 110049034                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines               164361047                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                   405981349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes              987172                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          467                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                    942038772                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles               2879                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         4824                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles               7912918                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.190632                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles        167330791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches         87473998                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      1.631842                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples        577276769                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.739779                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.232784                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0              311952206     54.04%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 371599      0.06%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               10762462      1.86%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                4277426      0.74%     56.71% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               79462670     13.77%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   6122      0.00%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6               61359435     10.63%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7               11835007      2.05%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8               97249842     16.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total          577276769                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads              1266582718                       # number of floating regfile reads
system.cpu13.fp_regfile_writes              804408553                       # number of floating regfile writes
system.cpu13.idleCycles                          8616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts            3957107                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches              104087536                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   3.487065                       # Inst execution rate
system.cpu13.iew.exec_refs                  733169563                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                  4018175                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles             134800575                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts           187998795                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts             7969                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts            4025059                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts        1508509763                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts           729151388                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts        10819353                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts          2013031580                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents              3783504                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles              3956459                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles             4432798                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked    116418513                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1406                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads      8075533                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        26284                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect        19815                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect      3937292                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers              1866832965                       # num instructions consuming a value
system.cpu13.iew.wb_count                  1464845578                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.591110                       # average fanout of values written-back
system.cpu13.iew.wb_producers              1103504116                       # num instructions producing a value
system.cpu13.iew.wb_rate                     2.537472                       # insts written-back per cycle
system.cpu13.iew.wb_sent                   1465853018                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads             2051426640                       # number of integer regfile reads
system.cpu13.int_regfile_writes             535871132                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             1.497674                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.497674                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass         3945375      0.19%      0.19% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu           608217550     30.05%     30.25% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                 31      0.00%     30.25% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                 210      0.00%     30.25% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd         141613912      7.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     37.24% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu          145562334      7.19%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc              1454      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.44% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd     125866925      6.22%     50.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt     196648054      9.72%     60.37% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv           140      0.00%     60.37% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.37% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult     62925630      3.11%     63.48% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.48% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt      3932780      0.19%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     63.68% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead          102021198      5.04%     68.72% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           3986561      0.20%     68.91% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead     629096856     31.08%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite        31923      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total           2023850933                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses            1429210453                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads        2742764290                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses    811327757                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes        891293270                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                 128630116                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.063557                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                379507      0.30%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      0.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu             21043540     16.36%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd         3909829      3.04%     19.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt         3689673      2.87%     22.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     22.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     22.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult          66813      0.05%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     22.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead             12531689      9.74%     32.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite               54716      0.04%     32.40% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead        86954314     67.60%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite             35      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses            719325221                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads       2010856220                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses    653517821                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes       675246956                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded               1508485989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued              2023850933                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded             23774                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined      58030426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued           11759                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved         4056                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined     88847244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples    577276769                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.505859                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.685743                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0         131315258     22.75%     22.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1          47900010      8.30%     31.04% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2          48979046      8.48%     39.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3          47453625      8.22%     47.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4          78379887     13.58%     61.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5          69070548     11.96%     73.29% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          45106276      7.81%     81.11% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          66454940     11.51%     92.62% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8          42617179      7.38%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total     577276769                       # Number of insts issued each cycle
system.cpu13.iq.rate                         3.505807                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                 164361786                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         758                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads           76891                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          19683                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads          187998795                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           4025059                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             953281971                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                      577285385                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   149479204.500000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  108213016.268474                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value    107971920                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value    551761020                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  194715527562                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED   2391667272                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                   12971173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles             163457088                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          1680437716                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents             49087198                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles              128320305                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents               24802                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups          3304130104                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts           1536208484                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        1782044684                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               229077415                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles              3956459                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles            52463275                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps              101606968                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups      1358293122                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups      999097326                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         2227                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu13.rename.skidInsts               107583335                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           76                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 1998875839                       # The number of ROB reads
system.cpu13.rob.rob_writes                3025019416                       # The number of ROB writes
system.cpu13.timesIdled                            97                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups           91778675                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect              177                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect         3955283                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted       110015489                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits         83513581                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups      91778675                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses        8265094                       # Number of indirect misses.
system.cpu14.branchPred.lookups             110015489                       # Number of BP lookups
system.cpu14.branchPred.usedRAS               3943635                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          838                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads               504493208                       # number of cc regfile reads
system.cpu14.cc_regfile_writes              357422127                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts         3956192                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                104013490                       # Number of branches committed
system.cpu14.commit.bw_lim_events            78925074                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls         19488                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts      58003207                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts          864461789                       # Number of instructions committed
system.cpu14.commit.committedOps           1450294911                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples    569489368                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.546658                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.159707                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0    297815238     52.30%     52.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     23254721      4.08%     56.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2      9737771      1.71%     58.09% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3     64714184     11.36%     69.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4     13758255      2.42%     71.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5     13077779      2.30%     74.16% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6     15844833      2.78%     76.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7     52361513      9.19%     86.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8     78925074     13.86%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total    569489368                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                802383429                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls            3941697                       # Number of function calls committed.
system.cpu14.commit.int_insts               768211905                       # Number of committed integer instructions.
system.cpu14.commit.loads                   179907543                       # Number of loads committed
system.cpu14.commit.membars                     12980                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass      3935317      0.27%      0.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu      597793470     41.22%     41.49% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult            30      0.00%     41.49% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv            210      0.00%     41.49% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd    133714489      9.22%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     50.71% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu     141580452      9.76%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc         1388      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd    125866056      8.68%     69.15% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     69.15% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt    196639026     13.56%     82.71% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv          138      0.00%     82.71% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult     62925504      4.34%     87.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt      3932775      0.27%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      50081414      3.45%     90.77% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      3967144      0.27%     91.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead    129826129      8.95%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite        31369      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total      1450294911                       # Class of committed instruction
system.cpu14.commit.refs                    183906056                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                 864461789                       # Number of Instructions Simulated
system.cpu14.committedOps                  1450294911                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.668054                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.668054                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles           213802050                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts           1543954577                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles              121686426                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles               208517436                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles              3956430                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles            29535793                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                 189866903                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                        2626                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                   4017954                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           9                       # TLB misses on write requests
system.cpu14.fetch.Branches                 110015489                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines               164389659                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                   406174267                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes              986705                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          361                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                    941892952                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               1365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         6206                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles               7912860                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.190501                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles        167359506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches         87457216                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      1.630963                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples        577498135                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.738344                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.232492                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0              312209211     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 370633      0.06%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2               10762705      1.86%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                4277226      0.74%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               79434899     13.76%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   5780      0.00%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6               61387461     10.63%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7               11834473      2.05%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8               97215747     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total          577498135                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads              1266578755                       # number of floating regfile reads
system.cpu14.fp_regfile_writes              804403467                       # number of floating regfile writes
system.cpu14.idleCycles                          9012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts            3956984                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches              104055900                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   3.487899                       # Inst execution rate
system.cpu14.iew.exec_refs                  734605796                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                  4017954                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles             134943832                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts           187980286                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts             7671                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts             103                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts            4024264                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts        1508302094                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts           730587842                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts        10830210                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts          2014286411                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents              3784655                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles              3956430                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles             4433350                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked    116556168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1846                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads      8072743                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        25751                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect        19867                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect      3937117                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers              1866675441                       # num instructions consuming a value
system.cpu14.iew.wb_count                  1464646719                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.591097                       # average fanout of values written-back
system.cpu14.iew.wb_producers              1103387091                       # num instructions producing a value
system.cpu14.iew.wb_rate                     2.536153                       # insts written-back per cycle
system.cpu14.iew.wb_sent                   1465653888                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads             2054186820                       # number of integer regfile reads
system.cpu14.int_regfile_writes             535740671                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             1.496885                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.496885                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass         3945586      0.19%      0.19% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu           608038630     30.02%     30.22% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                 31      0.00%     30.22% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                 210      0.00%     30.22% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd         141612004      6.99%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     37.21% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu          145561193      7.19%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc              1453      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.40% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd     125866551      6.22%     50.62% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.62% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.62% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt     196647699      9.71%     60.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv           143      0.00%     60.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult     62925574      3.11%     63.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt      3932779      0.19%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     63.63% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead          101892739      5.03%     68.66% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           3986540      0.20%     68.86% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead     630673656     31.14%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite        31833      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total           2025116621                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses            1431273092                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads        2746399453                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses    811322820                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes        891275835                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                 129203091                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.063800                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                381081      0.29%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu             21169464     16.38%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd         3913408      3.03%     19.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     19.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     19.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt         3727754      2.89%     22.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     22.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     22.59% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult          61671      0.05%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     22.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead             12614414      9.76%     32.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite               53614      0.04%     32.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead        87281652     67.55%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite             33      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses            719101034                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads       2010546653                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses    653323899                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes       675033465                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded               1508279210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued              2025116621                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded             22884                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined      58007182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued           11638                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved         3396                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined     88822928                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples    577498135                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.506707                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.685193                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0         131259162     22.73%     22.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1          47905818      8.30%     31.02% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2          49007791      8.49%     39.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3          47447653      8.22%     47.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4          78488969     13.59%     61.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5          69120856     11.97%     73.29% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          45106702      7.81%     81.10% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          66637578     11.54%     92.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8          42523606      7.36%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total     577498135                       # Number of insts issued each cycle
system.cpu14.iq.rate                         3.506652                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                 164390620                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         978                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads           74730                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          18988                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads          187980286                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           4024264                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             954653421                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                      577507147                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                31                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   144741426.187500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  109523474.796561                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value    101019213                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value    551784996                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  194791332015                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED   2315862819                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                   12749339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles             163616628                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          1680224141                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents             49206801                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles              128314424                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents               25405                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups          3303701478                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts           1535994586                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        1781797531                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               229021807                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles              3956430                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles            52585799                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps              101573390                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups      1358272391                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups      998937847                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         3047                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu14.rename.skidInsts               107752212                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 1998859526                       # The number of ROB reads
system.cpu14.rob.rob_writes                3024605040                       # The number of ROB writes
system.cpu14.timesIdled                            96                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups           87880301                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect              182                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect         3955786                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted       101223774                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits         79118630                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups      87880301                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses        8761671                       # Number of indirect misses.
system.cpu15.branchPred.lookups             101223774                       # Number of BP lookups
system.cpu15.branchPred.usedRAS               3943956                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          952                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads               460508468                       # number of cc regfile reads
system.cpu15.cc_regfile_writes              331035714                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts         3956307                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                 95213533                       # Number of branches committed
system.cpu15.commit.bw_lim_events            78907131                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls         19675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts      58040962                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts          833708184                       # Number of instructions committed
system.cpu15.commit.committedOps           1397506199                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples    574776562                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.431390                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.136561                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0    311794821     54.25%     54.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     23388724      4.07%     58.32% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2      9737879      1.69%     60.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3     64607736     11.24%     71.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4     13889000      2.42%     73.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      8667238      1.51%     75.17% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6     15818960      2.75%     77.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7     47965073      8.34%     86.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8     78907131     13.73%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total    574776562                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                802388419                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls            3941832                       # Number of function calls committed.
system.cpu15.commit.int_insts               719780645                       # Number of committed integer instructions.
system.cpu15.commit.loads                   175510436                       # Number of loads committed
system.cpu15.commit.membars                     13106                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass      3935416      0.28%      0.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu      549398316     39.31%     39.59% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult            30      0.00%     39.59% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv            210      0.00%     39.59% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd    133714756      9.57%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     49.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu     141580712     10.13%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc         1332      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     59.29% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd    125867256      9.01%     68.30% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     68.30% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     68.30% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt    196639412     14.07%     82.37% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv          131      0.00%     82.37% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult     62925576      4.50%     86.87% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt      3932783      0.28%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     87.15% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      45682258      3.27%     90.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3967643      0.28%     90.71% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead    129828178      9.29%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite        32190      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total      1397506199                       # Class of committed instruction
system.cpu15.commit.refs                    179510269                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                 833708184                       # Number of Instructions Simulated
system.cpu15.committedOps                  1397506199                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.699043                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.699043                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles           228750462                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts           1491226787                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles              121051067                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles               199135856                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles              3956597                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles            29895808                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                 185482565                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                        2965                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                   4019594                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           3                       # TLB misses on write requests
system.cpu15.fetch.Branches                 101223774                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines               164316375                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                   411540927                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes              987580                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          451                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                    911180834                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               1047                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         4661                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles               7913194                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.173686                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles        167286107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches         83062586                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      1.563460                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples        582789790                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.623028                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.208785                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0              326084639     55.95%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 369975      0.06%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2               10967226      1.88%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                4277773      0.73%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               75278962     12.92%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   5952      0.00%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6               61108332     10.49%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7               11834654      2.03%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8               92862277     15.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total          582789790                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads              1266585420                       # number of floating regfile reads
system.cpu15.fp_regfile_writes              804410346                       # number of floating regfile writes
system.cpu15.idleCycles                          7884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts            3957382                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches               95258747                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   3.372817                       # Inst execution rate
system.cpu15.iew.exec_refs                  734357139                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                  4019594                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles             149179000                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts           183587386                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts             7801                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts             162                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts            4026398                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts        1455554598                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts           730337545                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts        10824713                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts          1965669991                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents              3819710                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles              3956597                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles             4433246                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked    117328283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           2354                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads      8076950                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores        26565                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect        19827                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect      3937555                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers              1814872280                       # num instructions consuming a value
system.cpu15.iew.wb_count                  1411885680                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.586221                       # average fanout of values written-back
system.cpu15.iew.wb_producers              1063915489                       # num instructions producing a value
system.cpu15.iew.wb_rate                     2.422600                       # insts written-back per cycle
system.cpu15.iew.wb_sent                   1412893549                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads             2009595666                       # number of integer regfile reads
system.cpu15.int_regfile_writes             496127326                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             1.430528                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.430528                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass         3945487      0.20%      0.20% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu           559669142     28.32%     28.52% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                 30      0.00%     28.52% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                 211      0.00%     28.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd         141612963      7.16%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     35.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu          145565229      7.36%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc              1401      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     43.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd     125867665      6.37%     49.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt     196648127      9.95%     59.36% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv           135      0.00%     59.36% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.36% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult     62925613      3.18%     62.55% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.55% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt      3932786      0.20%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     62.75% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead          100006165      5.06%     67.81% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3987216      0.20%     68.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead     632299808     31.99%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite        32726      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total           1976494704                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses            1433475726                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads        2750236110                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses    811329974                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes        891293273                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                 130489742                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.066021                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                315648      0.24%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu             21422438     16.42%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd         3908904      3.00%     19.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     19.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     19.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt         3765190      2.89%     22.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     22.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     22.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult          52109      0.04%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     22.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead             13394876     10.27%     32.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite               56233      0.04%     32.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead        87574310     67.11%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite             34      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses            669563233                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads       1916045471                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses    600555706                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes       622309747                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded               1455531322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued              1976494704                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded             23276                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined      58048398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued           12641                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved         3601                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined     88858663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples    582789790                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.391437                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.702325                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0         144285987     24.76%     24.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1          47608939      8.17%     32.93% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2          49847923      8.55%     41.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3          47352354      8.13%     49.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4          79015968     13.56%     63.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5          64511543     11.07%     74.23% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          45242583      7.76%     82.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          62340172     10.70%     92.69% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8          42584321      7.31%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total     582789790                       # Number of insts issued each cycle
system.cpu15.iq.rate                         3.391391                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                 164316971                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         612                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads           75818                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          19417                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads          183587386                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           4026398                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             936813306                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                      582797674                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 1                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean      552070377                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value    552070377                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value    552070377                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  196555124457                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED    552070377                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                    7457955                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles             178244211                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          1614196430                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents             49419788                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles              127815883                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents               36547                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups          3184930125                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts           1483260053                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        1715837306                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               219847357                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles              3956597                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles            52919225                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps              101640876                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups      1358299431                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups      946086075                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         6517                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu15.rename.skidInsts               108917021                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 1951413043                       # The number of ROB reads
system.cpu15.rob.rob_writes                2919107622                       # The number of ROB writes
system.cpu15.timesIdled                            87                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                1282891495.38                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat              83816.52                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                   65066.52                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0        49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total               49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0        49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total              49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples           65                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   146.707692                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   110.114719                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev   122.754038                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-127           39     60.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-191            6      9.23%     69.23% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-255            2      3.08%     72.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-319            7     10.77%     83.08% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::320-383            6      9.23%     92.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-447            2      3.08%     95.38% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::448-511            2      3.08%     98.46% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::512-575            1      1.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total           65                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM                 9728                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys                  9728                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0         9728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total             9728                       # Number of bytes read from this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0          152                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0     83816.52                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0         9728                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 49887.867982737967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0     12740111                       # Per-master read total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState               352                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0          152                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total               152                       # Number of read requests responded to by this memory
system.mem_ctrls00.pageHitRate                  56.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0              55                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1              61                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2              19                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7               2                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdQLenPdf::0                   144                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                     5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                     3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                     152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6                 152                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                       152                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate               56.58                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                     86                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                   760000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                194999507298                       # Total gap between requests
system.mem_ctrls00.totMemAccLat              12740111                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                    9890111                       # Total ticks spent queuing
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy            7263510                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy                 449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy     110511600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          240.546926                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE      2976000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 194637882175                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN     99029368                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT      5084544                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN    242359761                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy            1575840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy                 239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy      38026080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy               1049580                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy    46718614200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy          46906003155                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime        27546732485                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy             633270                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy       9366810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          240.101517                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE       840000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 194980601463                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN     15016750                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT       186500                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN     20539891                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy             361440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy       8649120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy    46797001020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy          46819149570                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime         1391346540                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                1282874218.82                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat              69243.38                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                   50493.38                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     2.85                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1        49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total               49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1        49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total              49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples           62                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   156.903226                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   117.544581                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev   127.304297                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-127           34     54.84%     54.84% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-191            7     11.29%     66.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-255            3      4.84%     70.97% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-319            5      8.06%     79.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::320-383            7     11.29%     90.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-447            3      4.84%     95.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::448-511            2      3.23%     98.39% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-575            1      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total           62                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM                 9728                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys                  9728                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1         9728                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total             9728                       # Number of bytes read from this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1          152                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1     69243.38                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1         9728                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 49887.867982737967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1     10524994                       # Per-master read total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState               347                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1          152                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total               152                       # Number of read requests responded to by this memory
system.mem_ctrls01.pageHitRate                  59.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0              56                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5               9                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdQLenPdf::0                   149                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                     152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6                 152                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                       152                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate               59.21                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                     90                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                   760000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                194996881260                       # Total gap between requests
system.mem_ctrls01.totMemAccLat              10524994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                    7674994                       # Total ticks spent queuing
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy            6311040                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy                 421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy      97340610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          240.453948                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE      2118000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 194700312530                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN     67775967                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT      4978000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN    213464115                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy            1198560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy                 223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy      26030880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy               1049580                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy    46731940680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy          46887872835                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime        14322685028                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy             637260                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy       7091370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          240.103850                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE       570000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 194981414272                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN     21854310                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT       206250                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN     15552690                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy             263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy                  11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy      11274720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy    46797196020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy          46819604595                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       193984838654                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                1196315723.98                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat              73679.40                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                   54929.40                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2        53498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total               53498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2        53498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total              53498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples           59                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   171.389831                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   132.297599                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev   127.691036                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-127           25     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-191           11     18.64%     61.02% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-255            4      6.78%     67.80% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-319            7     11.86%     79.66% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::320-383            6     10.17%     89.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-447            3      5.08%     94.92% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::448-511            2      3.39%     98.31% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::576-639            1      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total           59                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM                10432                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys                 10432                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2        10432                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total            10432                       # Number of bytes read from this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2          163                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2     73679.40                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2        10432                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 53498.174218330845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2     12009742                       # Per-master read total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState               374                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2          163                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total               163                       # Number of read requests responded to by this memory
system.mem_ctrls02.pageHitRate                  62.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0              56                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2              27                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5               9                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8               6                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdQLenPdf::0                   162                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                     163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6                 163                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                       163                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate               62.58                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    102                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                   815000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                194999463009                       # Total gap between requests
system.mem_ctrls02.totMemAccLat              12009742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                    8953492                       # Total ticks spent queuing
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy            7019550                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy                 421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy     107014080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          240.522736                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE      2958000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 194657440352                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN     88643461                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT      5249387                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN    234675253                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy            1549920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy                 216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy      34199520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy               1128120                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy    46723308000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy          46901286285                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime        14734912145                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy             644670                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy       7776510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          240.091425                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE       840000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 194978950116                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN     15016750                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT       211250                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN     17053273                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy             361440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy       8649120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy                 42840                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy    46796605020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy          46817181810                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime         1387724724                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                1291386934.07                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat              69912.08                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                   51162.08                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3        49560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total               49560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3        49560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total              49560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean          160                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   120.411536                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev   126.446716                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-127           31     53.45%     53.45% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-191            6     10.34%     63.79% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-255            2      3.45%     67.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-319            8     13.79%     81.03% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::320-383            6     10.34%     91.38% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-447            2      3.45%     94.83% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::448-511            2      3.45%     98.28% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::512-575            1      1.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM                 9664                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys                  9664                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3         9664                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total             9664                       # Number of bytes read from this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3          151                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3     69912.08                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3         9664                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 49559.658324956792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3     10556724                       # Per-master read total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState               347                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3          151                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total               151                       # Number of read requests responded to by this memory
system.mem_ctrls03.pageHitRate                  59.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2              14                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdQLenPdf::0                   151                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                     151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6                 151                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                       151                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate               59.60                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                     90                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                   755000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                194999427045                       # Total gap between requests
system.mem_ctrls03.totMemAccLat              10556724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                    7725474                       # Total ticks spent queuing
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy            6541320                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy                 421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy     100655730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          240.482620                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE      2400000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 194681380073                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN     80051040                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT      4930000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN    220721354                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy            1311840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy                 212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy      30736800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy               1049580                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy    46727949120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy          46893463770                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime        14357164733                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy             633270                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy       9365670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          240.098242                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE       840000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 194977944456                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN     15016750                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT       186500                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN     20537560                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy             362400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy       8648640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy    46796363220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy          46818511110                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime         1389970251                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                1308715833.20                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat              87743.01                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples       149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                   68993.01                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4        48903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total               48903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4        48903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total              48903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples           57                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   166.175439                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   129.001667                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev   120.863725                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           25     43.86%     43.86% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           11     19.30%     63.16% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            3      5.26%     68.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287            6     10.53%     78.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::320-351            6     10.53%     89.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-415            4      7.02%     96.49% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::448-479            2      3.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total           57                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM                 9536                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys                  9536                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4         9536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total             9536                       # Number of bytes read from this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4          149                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4     87743.01                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4         9536                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 48903.239009394456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4     13073708                       # Per-master read total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState               346                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4          149                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total               149                       # Number of read requests responded to by this memory
system.mem_ctrls04.pageHitRate                  61.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0              53                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2              19                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5               6                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdQLenPdf::0                   147                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                     149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6                 149                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                       149                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate               61.07                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                     91                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                   745000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                194998659147                       # Total gap between requests
system.mem_ctrls04.totMemAccLat              13073708                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                   10279958                       # Total ticks spent queuing
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy            6136620                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy                 378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy      95714970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          240.441435                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE      2118000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 194706810070                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN     63935739                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT      4776750                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN    209914741                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy            1184160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy                 197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy      24551040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy               1028160                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy    46733500380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy          46885432770                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime        14392187291                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy            1211250                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy                  35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy      17068650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          240.150782                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE      1410000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 194929190832                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN     37538750                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT       261250                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN     37432500                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy             624000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy                  18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy      17296800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy    46786318740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy          46828756215                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime        91766549400                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                1266227422.83                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat              76283.52                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                   57533.52                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5        50544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total               50544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5        50544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total              50544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples           53                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   185.962264                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   150.435046                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev   120.561820                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           15     28.30%     28.30% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           15     28.30%     56.60% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            4      7.55%     64.15% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287            8     15.09%     79.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::320-351            5      9.43%     88.68% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-415            2      3.77%     92.45% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::448-479            4      7.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total           53                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM                 9856                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys                  9856                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5         9856                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total             9856                       # Number of bytes read from this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5          154                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5     76283.52                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5         9856                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 50544.287298300304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5     11747662                       # Per-master read total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState               355                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5          154                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total               154                       # Number of read requests responded to by this memory
system.mem_ctrls05.pageHitRate                  65.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0              55                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1              65                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2              20                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5               7                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7               2                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdQLenPdf::0                   154                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                     154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6                 154                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                       154                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate               65.58                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    101                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                   770000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                194999023116                       # Total gap between requests
system.mem_ctrls05.totMemAccLat              11747662                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                    8860162                       # Total ticks spent queuing
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy            6767610                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy                 364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy     107710050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          240.515661                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE      2682000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 194666602212                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN     80601545                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT      4910337                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN    233368852                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy            1438080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy                 193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy      31578240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy               1085280                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy    46724954760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy          46899906585                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       194947781131                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy             623010                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy       7476690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          240.087492                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE       840000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 194977153914                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN     15016750                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT       161750                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN     16397146                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy             362400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy       8648640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy                 28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy    46796173320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy          46816414830                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime         1390103559                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                1226406853.98                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat              75035.91                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                   56285.91                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6        52185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total               52185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6        52185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total              52185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples           64                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean          159                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   121.103417                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev   127.487068                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-127           31     48.44%     48.44% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-191           13     20.31%     68.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-255            2      3.12%     71.88% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-319            6      9.38%     81.25% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::320-383            6      9.38%     90.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-447            2      3.12%     93.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::448-511            2      3.12%     96.88% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-575            2      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total           64                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM                10176                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys                 10176                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6        10176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total            10176                       # Number of bytes read from this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6          159                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6     75035.91                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6        10176                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 52185.335587206158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6     11930709                       # Per-master read total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState               365                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6          159                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total               159                       # Number of read requests responded to by this memory
system.mem_ctrls06.pageHitRate                  59.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1              65                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2              27                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5               9                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000019427                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdQLenPdf::0                   157                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                     159                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6                 159                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                       159                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate               59.75                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                     95                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                   795000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                194998689783                       # Total gap between requests
system.mem_ctrls06.totMemAccLat              11930709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                    8949459                       # Total ticks spent queuing
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy            7510320                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy                 456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy     116117550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          240.570616                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE      3528000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 194621112654                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN    100960152                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT      5442230                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN    254634541                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy            1806720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy                 242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy      38771040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy               1135260                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy    46715693880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy          46910622690                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       194944523261                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          240.025240                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 195003495275                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy    46801391040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy          46804275840                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                1317547993.50                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat              70963.13                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                   52213.13                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7        48575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total               48575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7        48575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total              48575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples           52                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   182.153846                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   144.930078                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev   121.817508                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           17     32.69%     32.69% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           14     26.92%     59.62% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223            2      3.85%     63.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287            7     13.46%     76.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::320-351            5      9.62%     86.54% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-415            5      9.62%     96.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::448-479            2      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total           52                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM                 9472                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys                  9472                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7         9472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total             9472                       # Number of bytes read from this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7          148                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7     70963.13                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7         9472                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 48575.029351613281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7     10502543                       # Per-master read total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState               339                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7          148                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total               148                       # Number of read requests responded to by this memory
system.mem_ctrls07.pageHitRate                  64.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0              53                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1              67                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2              20                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5               6                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdQLenPdf::0                   147                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                     148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6                 148                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                       148                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate               64.86                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                     96                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                   740000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                194997103038                       # Total gap between requests
system.mem_ctrls07.totMemAccLat              10502543                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                    7727543                       # Total ticks spent queuing
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy            6885030                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy                 385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy     108479550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          240.528847                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE      2958000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 194659872961                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN     85507885                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT      4878558                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN    233404729                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy            1545600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy                 197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy      33585600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy               1078140                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy    46723891500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy          46902477840                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime        79771922566                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          240.028295                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 195005977790                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy    46801986840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy          46804871640                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                1354146761.62                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat              61407.49                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples       144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                   42657.49                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.19                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8        47262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total               47262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8        47262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total              47262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples           60                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   151.466667                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   116.467793                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev   116.629424                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           32     53.33%     53.33% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            8     13.33%     66.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            2      3.33%     70.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287            9     15.00%     85.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::320-351            4      6.67%     91.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-415            3      5.00%     96.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::448-479            2      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total           60                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM                 9216                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys                  9216                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8         9216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total             9216                       # Number of bytes read from this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8          144                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8     61407.49                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8         9216                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 47262.190720488601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8      8842679                       # Per-master read total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState               323                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8          144                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total               144                       # Number of read requests responded to by this memory
system.mem_ctrls08.pageHitRate                  57.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0              54                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5               6                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdQLenPdf::0                   136                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                     4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                     3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                     144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6                 144                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                       144                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate               57.64                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                     83                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                   720000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                194997133674                       # Total gap between requests
system.mem_ctrls08.totMemAccLat               8842679                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                    6142679                       # Total ticks spent queuing
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy            6434730                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy                 449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy      97667790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          240.471549                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE      2124000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 194689713762                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN     79752248                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT      4977806                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN    210632682                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy            1253760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy                 231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy      30850080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy               1049580                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy    46729396680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy          46891304895                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime        14335593539                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          240.019068                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 194998480961                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy               2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy       2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy    46800187440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy          46803072240                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                1282884235.11                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat              72967.80                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                   54217.80                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9        49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total               49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9        49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total              49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples           64                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean          151                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   115.324526                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev   118.706253                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           35     54.69%     54.69% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            8     12.50%     67.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223            2      3.12%     70.31% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287            9     14.06%     84.38% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::320-351            5      7.81%     92.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-415            2      3.12%     95.31% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::448-479            3      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total           64                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM                 9728                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys                  9728                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9         9728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total             9728                       # Number of bytes read from this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9          152                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9     72967.80                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9         9728                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 49887.867982737967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9     11091105                       # Per-master read total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState               352                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9          152                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total               152                       # Number of read requests responded to by this memory
system.mem_ctrls09.pageHitRate                  57.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0              56                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3               3                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5               9                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdQLenPdf::0                   151                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                     152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6                 152                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                       152                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate               57.24                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                     87                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                   760000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                194998403736                       # Total gap between requests
system.mem_ctrls09.totMemAccLat              11091105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                    8241105                       # Total ticks spent queuing
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy            7339890                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy                 464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy     113762880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          240.556100                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE      2976000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 194634355039                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN     96694072                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT      5249000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN    247341678                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy            1528320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy                 239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy      37209120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy               1092420                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy    46717807500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy          46907792145                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime        14362637811                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy             242250                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy                   7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy       3413730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          240.046098                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE       282000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 194985180244                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT        52250                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN      7486500                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy             126240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy                   3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy       5765760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy                  7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy    46797547680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy          46808343015                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime        13376146026                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                1160702383.77                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat              85213.35                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                   66463.35                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                       0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10        55139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total               55139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10        55139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total              55139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples           67                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   158.567164                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   125.840427                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev   113.811543                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           28     41.79%     41.79% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           16     23.88%     65.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            6      8.96%     74.63% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287            5      7.46%     82.09% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::320-351            7     10.45%     92.54% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-415            2      2.99%     95.52% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::448-479            3      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total           67                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM                10752                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys                 10752                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10        10752                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total            10752                       # Number of bytes read from this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10          168                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10     85213.35                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10        10752                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 55139.222507236700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10     14315842                       # Per-master read total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState               389                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10          168                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total               168                       # Number of read requests responded to by this memory
system.mem_ctrls10.pageHitRate                  58.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0              59                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2              26                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5              10                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8               3                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdQLenPdf::0                   166                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                     168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6                 168                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                       168                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate               58.33                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                     98                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                   840000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                194998000473                       # Total gap between requests
system.mem_ctrls10.totMemAccLat              14315842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                   11165842                       # Total ticks spent queuing
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy            7732620                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy                 485520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy     117215370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          240.585287                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE      3528000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 194621167932                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN    101946157                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT      5664250                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN    254211361                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy            1797600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy                 246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy      39545280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy               1185240                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy    46715730180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy          46913483535                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       194973813491                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy             623010                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy       7021830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          240.064999                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE       846000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 194960773311                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN     22523250                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT       161750                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN     15400477                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy             362400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy       8648640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy                 28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy    46792242120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy          46812028770                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime         1360449802                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                1282879474.52                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat              83848.74                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                   65098.74                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11        49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total               49888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11        49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total              49888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples           60                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean          160                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   123.312193                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev   120.455632                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           29     48.33%     48.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            9     15.00%     63.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223            5      8.33%     71.67% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287            5      8.33%     80.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::320-351            7     11.67%     91.67% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-415            2      3.33%     95.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::448-479            3      5.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total           60                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM                 9728                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys                  9728                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total             9728                       # Number of bytes read from this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11          152                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11     83848.74                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11         9728                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 49887.867982737967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11     12745009                       # Per-master read total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState               355                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11          152                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total               152                       # Number of read requests responded to by this memory
system.mem_ctrls11.pageHitRate                  58.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1              65                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2              11                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3               3                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5              10                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8               2                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdQLenPdf::0                   151                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                     152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6                 152                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                       152                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate               58.55                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                     89                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                   760000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                194997680127                       # Total gap between requests
system.mem_ctrls11.totMemAccLat              12745009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                    9895009                       # Total ticks spent queuing
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy            7510890                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy                 442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy     117058050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          240.582759                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE      3528000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 194621146620                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN    102074469                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT      5128750                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN    254395439                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy            1817280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy                 223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy      39648000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy               1085280                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy    46715701680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy          46912990485                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       194974793213                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy             368790                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy       4870650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          240.047139                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE       564000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 194976342757                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN     15015500                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT        84750                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN     10681315                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy             237120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy                   3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy       5766240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy                 14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy    46795426980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy          46808546055                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime         1004692129                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                1218732289.42                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat              78479.94                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples       160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                   59729.94                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12        52514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total               52514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12        52514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total              52514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples           61                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   163.672131                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   127.233023                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev   117.734832                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           28     45.90%     45.90% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           10     16.39%     62.30% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            2      3.28%     65.57% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287           10     16.39%     81.97% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::320-351            6      9.84%     91.80% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-415            3      4.92%     96.72% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::448-479            2      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total           61                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM                10240                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys                 10240                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12        10240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total            10240                       # Number of bytes read from this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12          160                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12     78479.94                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12        10240                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 52513.545244987334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12     12556790                       # Per-master read total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState               369                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12          160                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total               160                       # Number of read requests responded to by this memory
system.mem_ctrls12.pageHitRate                  60.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0              58                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2              20                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5               8                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8               5                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdQLenPdf::0                   155                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                     5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                     160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6                 160                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                       160                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate               60.00                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                     96                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                   800000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                194997166308                       # Total gap between requests
system.mem_ctrls12.totMemAccLat              12556790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                    9556790                       # Total ticks spent queuing
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy            6999030                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy                 442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy     111183060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          240.521004                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE      2688000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 194656059721                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN     79172346                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT      5219000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN    243828054                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy            1453440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy                 220110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy      30682560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy               1113840                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy    46722424260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy          46900948500                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       194976924784                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy             764370                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy                  28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy      12778830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          240.085962                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE       846000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 194950506255                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN     22523250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT       206250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN     28026058                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy             375360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy                  11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy       8649120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy                 42840                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy    46789778220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy          46816116525                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime         1357551710                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                1249986576.29                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat              56560.19                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                   37810.19                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13        51201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total               51201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13        51201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total              51201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples           56                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   174.857143                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   137.087670                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev   121.732259                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           22     39.29%     39.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           11     19.64%     58.93% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            3      5.36%     64.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287            9     16.07%     80.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::320-351            5      8.93%     89.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-415            3      5.36%     94.64% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::448-479            3      5.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total           56                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM                 9984                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys                  9984                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13         9984                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total             9984                       # Number of bytes read from this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13          156                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13     56560.19                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13         9984                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 51200.706613862647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13      8823389                       # Per-master read total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState               351                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13          156                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total               156                       # Number of read requests responded to by this memory
system.mem_ctrls13.pageHitRate                  62.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0              55                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1              65                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2              19                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3               2                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5              11                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6               2                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdQLenPdf::0                   155                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                     156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6                 156                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                       156                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate               62.82                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                     98                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                   780000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                194997905901                       # Total gap between requests
system.mem_ctrls13.totMemAccLat               8823389                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                    5898389                       # Total ticks spent queuing
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy            6534480                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy                 421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy      99966600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          240.468333                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE      2124000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 194687821989                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN     73591504                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT      5147500                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN    219217899                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy            1193760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy                 212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy      28314240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy               1120980                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy    46728943080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy          46890677880                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime         1386349934                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy                  0                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy                      0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          240.009717                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE         6000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 194990882567                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy               1920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy                      0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy       2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy                     0                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy                  0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy    46798364040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy          46801248840                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime            7506500                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                1160704587.91                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat              65982.17                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                   47232.17                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                       0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14        55139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total               55139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14        55139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total              55139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples           70                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   151.771429                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   116.171719                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev   118.447710                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           37     52.86%     52.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           12     17.14%     70.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287            8     11.43%     81.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::320-351            7     10.00%     91.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-415            4      5.71%     97.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::448-479            2      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total           70                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM                10752                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys                 10752                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14        10752                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total            10752                       # Number of bytes read from this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14          168                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14     65982.17                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14        10752                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 55139.222507236700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14     11085005                       # Per-master read total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState               384                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14          168                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total               168                       # Number of read requests responded to by this memory
system.mem_ctrls14.pageHitRate                  57.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1              64                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2              27                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5              11                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6               2                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8               3                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdQLenPdf::0                   167                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                     168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6                 168                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                       168                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate               57.74                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                     97                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                   840000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                194998370769                       # Total gap between requests
system.mem_ctrls14.totMemAccLat              11085005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                    7935005                       # Total ticks spent queuing
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy            7288590                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy                 492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy     110805150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          240.527954                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE      2424000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 194649941166                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN     85959449                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT      5661750                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN    242986157                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy            1371360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy                 254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy      33465600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy               1178100                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy    46720403820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy          46902303705                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime        14364466127                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy             511860                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy                  21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy       6150870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          240.094243                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE       294000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 194992102227                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN     16419131                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT       178000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN     13489869                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy             152640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy                  11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy       9187200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy                 28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy    46799208780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy          46817731275                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime          385471051                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                1218734289.51                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat              72325.14                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples       160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                   53575.14                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                       0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15        52514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total               52514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15        52514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total              52514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples           60                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   167.466667                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   131.644869                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev   119.059516                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           24     40.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           15     25.00%     65.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223            1      1.67%     66.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287            8     13.33%     80.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::320-351            7     11.67%     91.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-415            2      3.33%     95.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::448-479            3      5.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total           60                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM                10240                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys                 10240                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15        10240                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total            10240                       # Number of bytes read from this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15          160                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15     72325.14                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15        10240                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 52513.545244987334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15     11572023                       # Per-master read total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState               372                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15          160                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total               160                       # Number of read requests responded to by this memory
system.mem_ctrls15.pageHitRate                  61.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0              57                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1              63                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2              22                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4               2                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5              10                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8               4                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdQLenPdf::0                   158                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                     160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6                 160                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                       160                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate               61.25                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                     98                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                   800000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                194997486321                       # Total gap between requests
system.mem_ctrls15.totMemAccLat              11572023                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                    8572023                       # Total ticks spent queuing
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy            7679040                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy                 442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy     120479760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          240.589837                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE      3264000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF     12740000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 194610674668                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN    102160907                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT      5258500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN    264212882                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy            1716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy                 220110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy      39957600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy               1120980                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       30117360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy    46712636340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy          46914370830                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime        28019483716                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy             405840                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy                  14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy       6793830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          240.049147                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE       288000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 194970112660                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN     15014250                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT       146250                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN     14898750                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy             138720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy                   7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy       5766240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy                 35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy    46793931480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy          46808937600                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime          355420136                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy                    0                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Exclusive_Unblock |         122      6.23%      6.23% |         124      6.34%     12.57% |         133      6.80%     19.37% |         116      5.93%     25.29% |         121      6.18%     31.48% |         122      6.23%     37.71% |         127      6.49%     44.20% |         120      6.13%     50.33% |         119      6.08%     56.41% |         119      6.08%     62.49% |         128      6.54%     69.03% |         113      5.77%     74.81% |         120      6.13%     80.94% |         121      6.18%     87.12% |         129      6.59%     93.71% |         123      6.29%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total         1957                      
system.ruby.Directory_Controller.GETS    |          30      5.65%      5.65% |          28      5.27%     10.92% |          30      5.65%     16.57% |          35      6.59%     23.16% |          28      5.27%     28.44% |          32      6.03%     34.46% |          32      6.03%     40.49% |          28      5.27%     45.76% |          25      4.71%     50.47% |          33      6.21%     56.69% |          40      7.53%     64.22% |          39      7.34%     71.56% |          40      7.53%     79.10% |          35      6.59%     85.69% |          39      7.34%     93.03% |          37      6.97%    100.00%
system.ruby.Directory_Controller.GETS::total          531                      
system.ruby.Directory_Controller.GETX    |         122      6.23%      6.23% |         124      6.34%     12.57% |         133      6.80%     19.37% |         116      5.93%     25.29% |         121      6.18%     31.48% |         122      6.23%     37.71% |         127      6.49%     44.20% |         120      6.13%     50.33% |         119      6.08%     56.41% |         119      6.08%     62.49% |         128      6.54%     69.03% |         113      5.77%     74.81% |         120      6.13%     80.94% |         121      6.18%     87.12% |         129      6.59%     93.71% |         123      6.29%    100.00%
system.ruby.Directory_Controller.GETX::total         1957                      
system.ruby.Directory_Controller.I.GETS  |          30      5.65%      5.65% |          28      5.27%     10.92% |          30      5.65%     16.57% |          35      6.59%     23.16% |          28      5.27%     28.44% |          32      6.03%     34.46% |          32      6.03%     40.49% |          28      5.27%     45.76% |          25      4.71%     50.47% |          33      6.21%     56.69% |          40      7.53%     64.22% |          39      7.34%     71.56% |          40      7.53%     79.10% |          35      6.59%     85.69% |          39      7.34%     93.03% |          37      6.97%    100.00%
system.ruby.Directory_Controller.I.GETS::total          531                      
system.ruby.Directory_Controller.I.GETX  |         122      6.27%      6.27% |         123      6.32%     12.59% |         131      6.73%     19.32% |         115      5.91%     25.23% |         121      6.22%     31.45% |         121      6.22%     37.67% |         125      6.42%     44.09% |         120      6.17%     50.26% |         119      6.12%     56.37% |         119      6.12%     62.49% |         126      6.47%     68.96% |         112      5.76%     74.72% |         120      6.17%     80.88% |         121      6.22%     87.10% |         129      6.63%     93.73% |         122      6.27%    100.00%
system.ruby.Directory_Controller.I.GETX::total         1946                      
system.ruby.Directory_Controller.IS.Memory_Data |          30      5.65%      5.65% |          28      5.27%     10.92% |          30      5.65%     16.57% |          35      6.59%     23.16% |          28      5.27%     28.44% |          32      6.03%     34.46% |          32      6.03%     40.49% |          28      5.27%     45.76% |          25      4.71%     50.47% |          33      6.21%     56.69% |          40      7.53%     64.22% |          39      7.34%     71.56% |          40      7.53%     79.10% |          35      6.59%     85.69% |          39      7.34%     93.03% |          37      6.97%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total          531                      
system.ruby.Directory_Controller.IS.Unblock |          30      5.64%      5.64% |          28      5.26%     10.90% |          30      5.64%     16.54% |          35      6.58%     23.12% |          28      5.26%     28.38% |          32      6.02%     34.40% |          32      6.02%     40.41% |          28      5.26%     45.68% |          26      4.89%     50.56% |          33      6.20%     56.77% |          40      7.52%     64.29% |          39      7.33%     71.62% |          40      7.52%     79.14% |          35      6.58%     85.71% |          39      7.33%     93.05% |          37      6.95%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total          532                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |         122      6.23%      6.23% |         124      6.34%     12.57% |         133      6.80%     19.37% |         116      5.93%     25.29% |         121      6.18%     31.48% |         122      6.23%     37.71% |         127      6.49%     44.20% |         120      6.13%     50.33% |         119      6.08%     56.41% |         119      6.08%     62.49% |         128      6.54%     69.03% |         113      5.77%     74.81% |         120      6.13%     80.94% |         121      6.18%     87.12% |         129      6.59%     93.71% |         123      6.29%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total         1957                      
system.ruby.Directory_Controller.MM.Memory_Data |         122      6.23%      6.23% |         124      6.34%     12.57% |         133      6.80%     19.37% |         116      5.93%     25.29% |         121      6.18%     31.48% |         122      6.23%     37.71% |         127      6.49%     44.20% |         120      6.13%     50.33% |         119      6.08%     56.41% |         119      6.08%     62.49% |         128      6.54%     69.03% |         113      5.77%     74.81% |         120      6.13%     80.94% |         121      6.18%     87.12% |         129      6.59%     93.71% |         123      6.29%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total         1957                      
system.ruby.Directory_Controller.Memory_Data |         152      6.11%      6.11% |         152      6.11%     12.22% |         163      6.55%     18.77% |         151      6.07%     24.84% |         149      5.99%     30.83% |         154      6.19%     37.02% |         159      6.39%     43.41% |         148      5.95%     49.36% |         144      5.79%     55.14% |         152      6.11%     61.25% |         168      6.75%     68.01% |         152      6.11%     74.12% |         160      6.43%     80.55% |         156      6.27%     86.82% |         168      6.75%     93.57% |         160      6.43%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2488                      
system.ruby.Directory_Controller.S.GETX  |           0      0.00%      0.00% |           1      9.09%      9.09% |           2     18.18%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           2     18.18%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.Directory_Controller.S.GETX::total           11                      
system.ruby.Directory_Controller.Unblock |          30      5.64%      5.64% |          28      5.26%     10.90% |          30      5.64%     16.54% |          35      6.58%     23.12% |          28      5.26%     28.38% |          32      6.02%     34.40% |          32      6.02%     40.41% |          28      5.26%     45.68% |          26      4.89%     50.56% |          33      6.20%     56.77% |          40      7.52%     64.29% |          39      7.33%     71.62% |          40      7.52%     79.14% |          35      6.58%     85.71% |          39      7.33%     93.05% |          37      6.95%    100.00%
system.ruby.Directory_Controller.Unblock::total          532                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   5253305103                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000039                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  5253305095    100.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   5253305103                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples   5253309768                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.000164                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000004                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.414337                      
system.ruby.IFETCH.latency_hist_seqr     |  5253309379    100.00%    100.00% |         110      0.00%    100.00% |          10      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |          10      0.00%    100.00% |          21      0.00%    100.00% |         222      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   5253309768                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4665                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   186.098821                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    82.485362                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   398.870280                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4276     91.66%     91.66% |         110      2.36%     94.02% |          10      0.21%     94.23% |           7      0.15%     94.38% |           9      0.19%     94.58% |          10      0.21%     94.79% |          21      0.45%     95.24% |         222      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4665                      
system.ruby.L1Cache_Controller.Ack       |       19986      9.97%      9.97% |       10436      5.21%     15.18% |       10505      5.24%     20.42% |       10277      5.13%     25.55% |       12245      6.11%     31.66% |       12320      6.15%     37.81% |       12044      6.01%     43.82% |       12529      6.25%     50.08% |       12555      6.27%     56.34% |       12664      6.32%     62.66% |       12455      6.22%     68.88% |       12456      6.22%     75.09% |       12487      6.23%     81.32% |       12391      6.18%     87.51% |       12394      6.19%     93.69% |       12636      6.31%    100.00%
system.ruby.L1Cache_Controller.Ack::total       200380                      
system.ruby.L1Cache_Controller.All_acks  |       22485     10.13%     10.13% |       13243      5.97%     16.10% |       13136      5.92%     22.01% |       13168      5.93%     27.94% |       13284      5.98%     33.93% |       13487      6.08%     40.00% |       13235      5.96%     45.97% |       13375      6.03%     51.99% |       13438      6.05%     58.05% |       13531      6.10%     64.14% |       13212      5.95%     70.09% |       13175      5.94%     76.03% |       13436      6.05%     82.08% |       13356      6.02%     88.10% |       13168      5.93%     94.03% |       13251      5.97%    100.00%
system.ruby.L1Cache_Controller.All_acks::total       221980                      
system.ruby.L1Cache_Controller.Data      |     7321069      6.22%      6.22% |     7333187      6.23%     12.46% |     7356350      6.25%     18.71% |     7349140      6.25%     24.95% |     7359977      6.26%     31.21% |     7359798      6.26%     37.47% |     7345217      6.24%     43.71% |     7360879      6.26%     49.96% |     7362008      6.26%     56.22% |     7363754      6.26%     62.48% |     7366080      6.26%     68.74% |     7364005      6.26%     75.00% |     7360900      6.26%     81.26% |     7359679      6.26%     87.51% |     7363998      6.26%     93.77% |     7328572      6.23%    100.00%
system.ruby.L1Cache_Controller.Data::total    117654613                      
system.ruby.L1Cache_Controller.Exclusive_Data |      142228     17.09%     17.09% |       66722      8.02%     25.10% |       49210      5.91%     31.02% |       50029      6.01%     37.03% |       43473      5.22%     42.25% |       46115      5.54%     47.79% |       54768      6.58%     54.37% |       39333      4.73%     59.09% |       38453      4.62%     63.71% |       40394      4.85%     68.57% |       37986      4.56%     73.13% |       37281      4.48%     77.61% |       40427      4.86%     82.47% |       39270      4.72%     87.18% |       36205      4.35%     91.53% |       70469      8.47%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       832363                      
system.ruby.L1Cache_Controller.Fwd_GETS  |      668057     30.82%     30.82% |      422452     19.49%     50.31% |      177771      8.20%     58.51% |       90138      4.16%     62.67% |       87957      4.06%     66.73% |       98767      4.56%     71.29% |      239594     11.05%     82.34% |       36416      1.68%     84.02% |       17215      0.79%     84.82% |       22710      1.05%     85.86% |       13923      0.64%     86.51% |        7856      0.36%     86.87% |       18457      0.85%     87.72% |       40928      1.89%     89.61% |        4308      0.20%     89.81% |      220953     10.19%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total      2167502                      
system.ruby.L1Cache_Controller.Fwd_GETX  |       11895      5.39%      5.39% |       11642      5.28%     10.67% |       11886      5.39%     16.05% |       12121      5.49%     21.55% |       14319      6.49%     28.03% |       13941      6.32%     34.35% |       14244      6.45%     40.81% |       14687      6.66%     47.46% |       14867      6.74%     54.20% |       14300      6.48%     60.68% |       13937      6.32%     66.99% |       14091      6.39%     73.38% |       15272      6.92%     80.30% |       14330      6.49%     86.79% |       14205      6.44%     93.23% |       14936      6.77%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total       220673                      
system.ruby.L1Cache_Controller.I.Ifetch  |         598     24.15%     24.15% |         115      4.64%     28.80% |         129      5.21%     34.01% |         135      5.45%     39.46% |         123      4.97%     44.43% |         126      5.09%     49.52% |         121      4.89%     54.40% |         123      4.97%     59.37% |         125      5.05%     64.42% |         125      5.05%     69.47% |         130      5.25%     74.72% |         119      4.81%     79.52% |         130      5.25%     84.77% |         128      5.17%     89.94% |         124      5.01%     94.95% |         125      5.05%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         2476                      
system.ruby.L1Cache_Controller.I.L1_Replacement |        8765      5.72%      5.72% |        8355      5.45%     11.17% |        8494      5.54%     16.72% |        8008      5.23%     21.94% |       10065      6.57%     28.51% |       10046      6.56%     35.07% |       10081      6.58%     41.65% |        9940      6.49%     48.13% |       10079      6.58%     54.71% |       10042      6.55%     61.26% |       10002      6.53%     67.79% |        9915      6.47%     74.26% |        9737      6.35%     80.62% |       10082      6.58%     87.20% |       10037      6.55%     93.75% |        9581      6.25%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total       153229                      
system.ruby.L1Cache_Controller.I.Load    |     7440225      6.29%      6.29% |     7386558      6.25%     12.54% |     7392296      6.25%     18.79% |     7385867      6.25%     25.03% |     7390046      6.25%     31.28% |     7392308      6.25%     37.53% |     7386634      6.25%     43.78% |     7386739      6.25%     50.02% |     7386900      6.25%     56.27% |     7390497      6.25%     62.52% |     7390740      6.25%     68.77% |     7387993      6.25%     75.02% |     7387765      6.25%     81.26% |     7385478      6.24%     87.51% |     7386912      6.25%     93.75% |     7385672      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Load::total    118262630                      
system.ruby.L1Cache_Controller.I.Store   |       21904      9.92%      9.92% |       13213      5.98%     15.90% |       13112      5.94%     21.84% |       13154      5.96%     27.80% |       13256      6.00%     33.80% |       13457      6.09%     39.90% |       13224      5.99%     45.89% |       13317      6.03%     51.92% |       13402      6.07%     57.99% |       13467      6.10%     64.09% |       13158      5.96%     70.05% |       13127      5.95%     75.99% |       13394      6.07%     82.06% |       13301      6.02%     88.08% |       13132      5.95%     94.03% |       13180      5.97%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       220798                      
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data |           1      6.25%      6.25% |           3     18.75%     25.00% |           0      0.00%     25.00% |           1      6.25%     31.25% |           0      0.00%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           0      0.00%     50.00% |           1      6.25%     56.25% |           0      0.00%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           2     12.50%     81.25% |           0      0.00%     81.25% |           3     18.75%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data::total           16                      
system.ruby.L1Cache_Controller.II.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Nack::total            5                      
system.ruby.L1Cache_Controller.IM.Ack    |       12686      6.69%      6.69% |       10407      5.49%     12.17% |       10439      5.50%     17.68% |       10259      5.41%     23.08% |       12199      6.43%     29.51% |       12253      6.46%     35.97% |       12024      6.34%     42.31% |       12195      6.43%     48.74% |       12369      6.52%     55.26% |       12416      6.55%     61.81% |       12035      6.34%     68.15% |       12058      6.36%     74.51% |       12220      6.44%     80.95% |       12093      6.37%     87.32% |       12107      6.38%     93.71% |       11941      6.29%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total       189701                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       21921      9.92%      9.92% |       13233      5.99%     15.91% |       13127      5.94%     21.85% |       13165      5.96%     27.80% |       13275      6.01%     33.81% |       13471      6.10%     39.91% |       13227      5.99%     45.89% |       13327      6.03%     51.92% |       13419      6.07%     57.99% |       13494      6.11%     64.10% |       13162      5.96%     70.06% |       13132      5.94%     76.00% |       13410      6.07%     82.07% |       13310      6.02%     88.09% |       13139      5.95%     94.04% |       13182      5.96%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       220994                      
system.ruby.L1Cache_Controller.IS.Data   |     7321069      6.22%      6.22% |     7333187      6.23%     12.46% |     7356350      6.25%     18.71% |     7349140      6.25%     24.95% |     7359977      6.26%     31.21% |     7359798      6.26%     37.47% |     7345217      6.24%     43.71% |     7360879      6.26%     49.96% |     7362008      6.26%     56.22% |     7363754      6.26%     62.48% |     7366080      6.26%     68.74% |     7364005      6.26%     75.00% |     7360900      6.26%     81.26% |     7359679      6.26%     87.51% |     7363998      6.26%     93.77% |     7328572      6.23%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total    117654613                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |      119754     19.62%     19.62% |       53486      8.76%     28.38% |       36075      5.91%     34.29% |       36862      6.04%     40.32% |       30192      4.95%     45.27% |       32636      5.35%     50.62% |       41538      6.80%     57.42% |       25983      4.26%     61.68% |       25017      4.10%     65.77% |       26868      4.40%     70.17% |       24790      4.06%     74.24% |       24107      3.95%     78.18% |       26995      4.42%     82.61% |       25927      4.25%     86.85% |       23038      3.77%     90.63% |       57225      9.37%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       610493                      
system.ruby.L1Cache_Controller.Ifetch    |   164214723      6.24%      6.24% |   164501520      6.25%     12.49% |   164663327      6.26%     18.75% |   164349191      6.25%     25.00% |   164407376      6.25%     31.25% |   164588880      6.26%     37.51% |   164388032      6.25%     43.75% |   164424020      6.25%     50.00% |   164337385      6.25%     56.25% |   164569534      6.26%     62.51% |   164603430      6.26%     68.76% |   164355613      6.25%     75.01% |   164390083      6.25%     81.26% |   164361028      6.25%     87.51% |   164389643      6.25%     93.75% |   164316359      6.25%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total   2630860144                      
system.ruby.L1Cache_Controller.Inv       |         282      2.33%      2.33% |         845      6.97%      9.29% |         786      6.48%     15.77% |         789      6.51%     22.28% |         840      6.93%     29.20% |         800      6.60%     35.80% |         769      6.34%     42.14% |         790      6.51%     48.65% |         849      7.00%     55.65% |         804      6.63%     62.28% |         744      6.13%     68.41% |         749      6.18%     74.59% |         809      6.67%     81.26% |         767      6.32%     87.58% |         785      6.47%     94.06% |         721      5.94%    100.00%
system.ruby.L1Cache_Controller.Inv::total        12129                      
system.ruby.L1Cache_Controller.L1_Replacement |     7459427      6.30%      6.30% |     7396389      6.25%     12.54% |     7402143      6.25%     18.79% |     7395532      6.24%     25.04% |     7399838      6.25%     31.29% |     7402277      6.25%     37.54% |     7396390      6.25%     43.78% |     7396563      6.25%     50.03% |     7396640      6.25%     56.27% |     7400396      6.25%     62.52% |     7400553      6.25%     68.77% |     7397907      6.25%     75.02% |     7397481      6.25%     81.27% |     7395466      6.24%     87.51% |     7396819      6.25%     93.76% |     7395248      6.24%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total    118429069                      
system.ruby.L1Cache_Controller.Load      |   185984177      6.16%      6.16% |   189849089      6.28%     12.44% |   189750226      6.28%     18.72% |   185795473      6.15%     24.87% |   189858333      6.29%     31.16% |   189776658      6.28%     37.44% |   189894717      6.29%     43.73% |   189862710      6.29%     50.01% |   189889431      6.29%     56.30% |   189789388      6.28%     62.58% |   189760170      6.28%     68.86% |   189870710      6.29%     75.15% |   185545289      6.14%     81.29% |   189872499      6.29%     87.58% |   189844025      6.28%     93.86% |   185458326      6.14%    100.00%
system.ruby.L1Cache_Controller.Load::total   3020801221                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |       51325     26.46%     26.46% |       30744     15.85%     42.31% |       12613      6.50%     48.81% |       14018      7.23%     56.04% |        6791      3.50%     59.54% |        8545      4.41%     63.94% |       18971      9.78%     73.72% |        3235      1.67%     75.39% |        2009      1.04%     76.43% |        3408      1.76%     78.18% |        1840      0.95%     79.13% |         947      0.49%     79.62% |        3824      1.97%     81.59% |        3632      1.87%     83.47% |         814      0.42%     83.89% |       31259     16.11%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       193975                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          83      2.75%      2.75% |         227      7.52%     10.27% |         235      7.78%     18.05% |         126      4.17%     22.23% |         114      3.78%     26.00% |         209      6.92%     32.92% |         241      7.98%     40.91% |         124      4.11%     45.01% |         137      4.54%     49.55% |         257      8.51%     58.07% |         258      8.55%     66.61% |          94      3.11%     69.73% |         119      3.94%     73.67% |         234      7.75%     81.42% |         192      6.36%     87.78% |         369     12.22%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         3019                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       29861      8.21%      8.21% |       21823      6.00%     14.21% |       22526      6.19%     20.40% |       21856      6.01%     26.41% |       22455      6.17%     32.58% |       23186      6.37%     38.96% |       21599      5.94%     44.89% |       21810      6.00%     50.89% |       22035      6.06%     56.95% |       22453      6.17%     63.12% |       22015      6.05%     69.17% |       22290      6.13%     75.30% |       22229      6.11%     81.41% |       21414      5.89%     87.30% |       21402      5.88%     93.18% |       24804      6.82%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       363758                      
system.ruby.L1Cache_Controller.M.Load    |    80978164      6.27%      6.27% |    80681241      6.25%     12.52% |    80613556      6.24%     18.77% |    80682797      6.25%     25.02% |    80668542      6.25%     31.27% |    80712910      6.25%     37.52% |    80730567      6.25%     43.77% |    80633264      6.25%     50.02% |    80639010      6.25%     56.27% |    80658904      6.25%     62.51% |    80670765      6.25%     68.76% |    80653398      6.25%     75.01% |    80582847      6.24%     81.25% |    80662494      6.25%     87.50% |    80648683      6.25%     93.75% |    80695498      6.25%    100.00%
system.ruby.L1Cache_Controller.M.Load::total   1290912640                      
system.ruby.L1Cache_Controller.M.Store   |       22927     76.55%     76.55% |         477      1.59%     78.14% |         463      1.55%     79.69% |         516      1.72%     81.41% |         529      1.77%     83.18% |         478      1.60%     84.77% |         453      1.51%     86.28% |         475      1.59%     87.87% |         526      1.76%     89.63% |         490      1.64%     91.26% |         354      1.18%     92.44% |         444      1.48%     93.93% |         527      1.76%     95.69% |         411      1.37%     97.06% |         374      1.25%     98.31% |         507      1.69%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        29951                      
system.ruby.L1Cache_Controller.MI.Fwd_GETS |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.MI.Fwd_GETX |           1      6.25%      6.25% |           3     18.75%     25.00% |           0      0.00%     25.00% |           1      6.25%     31.25% |           0      0.00%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           0      0.00%     50.00% |           1      6.25%     56.25% |           0      0.00%     56.25% |           2     12.50%     68.75% |           0      0.00%     68.75% |           2     12.50%     81.25% |           0      0.00%     81.25% |           3     18.75%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.MI.Load   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total            4                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            6                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |       79144     17.86%     17.86% |       25128      5.67%     23.53% |       25687      5.80%     29.32% |       25364      5.72%     35.05% |       24030      5.42%     40.47% |       24904      5.62%     46.09% |       23097      5.21%     51.30% |       23527      5.31%     56.61% |       23597      5.32%     61.93% |       24221      5.47%     67.40% |       23609      5.33%     72.73% |       24006      5.42%     78.14% |       24035      5.42%     83.57% |       23068      5.21%     88.77% |       22966      5.18%     93.95% |       26803      6.05%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       443186                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        1241     16.63%     16.63% |         438      5.87%     22.50% |         365      4.89%     27.39% |         486      6.51%     33.90% |         457      6.12%     40.02% |         447      5.99%     46.01% |         359      4.81%     50.82% |         363      4.86%     55.69% |         470      6.30%     61.99% |         470      6.30%     68.28% |         338      4.53%     72.81% |         343      4.60%     77.41% |         459      6.15%     83.56% |         424      5.68%     89.24% |         384      5.15%     94.39% |         419      5.61%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         7463                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |       10448      5.66%      5.66% |       10182      5.51%     11.17% |       10305      5.58%     16.75% |       10028      5.43%     22.18% |       12078      6.54%     28.71% |       12010      6.50%     35.22% |       12097      6.55%     41.77% |       12102      6.55%     48.32% |       12236      6.62%     54.94% |       12036      6.52%     61.46% |       11950      6.47%     67.93% |       11884      6.43%     74.36% |       11987      6.49%     80.85% |       11916      6.45%     87.30% |       11844      6.41%     93.71% |       11613      6.29%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total       184716                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |       49284     62.03%     62.03% |        3309      4.16%     66.19% |        3161      3.98%     70.17% |        3510      4.42%     74.59% |        1575      1.98%     76.57% |        1719      2.16%     78.74% |        1500      1.89%     80.62% |        1718      2.16%     82.79% |        1562      1.97%     84.75% |        1769      2.23%     86.98% |        1595      2.01%     88.99% |        1718      2.16%     91.15% |        1806      2.27%     93.42% |        1657      2.09%     95.51% |        1564      1.97%     97.48% |        2005      2.52%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        79452                      
system.ruby.L1Cache_Controller.MM.Load   |     9031134      6.45%      6.45% |     8719404      6.23%     12.67% |     8769583      6.26%     18.93% |     8710490      6.22%     25.15% |     8737289      6.24%     31.39% |     8704929      6.22%     37.61% |     8721725      6.23%     43.83% |     8740667      6.24%     50.07% |     8739923      6.24%     56.31% |     8733078      6.24%     62.55% |     8717498      6.22%     68.77% |     8744499      6.24%     75.02% |     8793888      6.28%     81.29% |     8773555      6.26%     87.56% |     8724594      6.23%     93.79% |     8700650      6.21%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total    140062906                      
system.ruby.L1Cache_Controller.MM.Store  |     4419443      6.88%      6.88% |     3987929      6.21%     13.08% |     3988660      6.21%     19.29% |     3987833      6.21%     25.50% |     3987945      6.21%     31.71% |     3992276      6.21%     37.92% |     3987243      6.21%     44.12% |     3988760      6.21%     50.33% |     3989500      6.21%     56.54% |     3990714      6.21%     62.75% |     3989439      6.21%     68.96% |     3990921      6.21%     75.17% |     3991286      6.21%     81.38% |     3986994      6.21%     87.59% |     3986601      6.20%     93.79% |     3988106      6.21%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total     64253650                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |         625      5.80%      5.80% |         421      3.91%      9.71% |         623      5.79%     15.50% |         756      7.02%     22.52% |         441      4.10%     26.62% |         610      5.66%     32.28% |         721      6.70%     38.98% |         686      6.37%     45.35% |         688      6.39%     51.74% |         722      6.71%     58.44% |         665      6.18%     64.62% |         768      7.13%     71.75% |         642      5.96%     77.71% |         608      5.65%     83.36% |         876      8.14%     91.49% |         916      8.51%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total        10768                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |        1210      3.98%      3.98% |        1098      3.61%      7.59% |        1177      3.87%     11.46% |        1795      5.90%     17.36% |        2032      6.68%     24.04% |        1574      5.17%     29.21% |        1694      5.57%     34.78% |        2292      7.53%     42.31% |        2309      7.59%     49.90% |        1800      5.92%     55.82% |        1572      5.17%     60.99% |        2004      6.59%     67.57% |        3024      9.94%     77.51% |        2055      6.75%     84.27% |        2051      6.74%     91.01% |        2735      8.99%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total        30422                      
system.ruby.L1Cache_Controller.MM_W.Load |        7017     46.94%     46.94% |         671      4.49%     51.43% |         611      4.09%     55.52% |         683      4.57%     60.08% |         548      3.67%     63.75% |         643      4.30%     68.05% |         501      3.35%     71.40% |         409      2.74%     74.14% |         664      4.44%     78.58% |         714      4.78%     83.36% |         397      2.66%     86.01% |         237      1.59%     87.60% |         583      3.90%     91.50% |         398      2.66%     94.16% |         378      2.53%     96.69% |         495      3.31%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        14949                      
system.ruby.L1Cache_Controller.MM_W.Store |       34024     34.20%     34.20% |        4242      4.26%     38.46% |        4486      4.51%     42.97% |        4209      4.23%     47.20% |        4090      4.11%     51.31% |        4400      4.42%     55.73% |        4572      4.60%     60.33% |        4424      4.45%     64.77% |        4065      4.09%     68.86% |        4544      4.57%     73.42% |        4748      4.77%     78.20% |        4378      4.40%     82.60% |        4109      4.13%     86.73% |        4349      4.37%     91.10% |        4609      4.63%     95.73% |        4249      4.27%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total        99498                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |       37973     15.71%     15.71% |       13455      5.57%     21.28% |       13371      5.53%     26.81% |       13511      5.59%     32.41% |       13584      5.62%     38.03% |       13701      5.67%     43.70% |       13506      5.59%     49.29% |       13711      5.67%     54.96% |       13745      5.69%     60.65% |       13788      5.71%     66.35% |       13532      5.60%     71.95% |       13504      5.59%     77.54% |       13729      5.68%     83.22% |       13589      5.62%     88.85% |       13421      5.55%     94.40% |       13534      5.60%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total       241654                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |       12323     28.32%     28.32% |        7216     16.58%     44.91% |        4357     10.01%     54.92% |        3339      7.67%     62.59% |        3056      7.02%     69.62% |        2439      5.61%     75.22% |        1947      4.47%     79.70% |         564      1.30%     81.00% |         370      0.85%     81.85% |         353      0.81%     82.66% |         197      0.45%     83.11% |         177      0.41%     83.52% |        1639      3.77%     87.28% |         684      1.57%     88.86% |         186      0.43%     89.28% |        4663     10.72%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total        43510                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |         135      6.40%      6.40% |         111      5.26%     11.66% |         130      6.16%     17.82% |         136      6.45%     24.27% |          80      3.79%     28.06% |         110      5.21%     33.27% |         168      7.96%     41.23% |         148      7.01%     48.25% |         163      7.73%     55.97% |         180      8.53%     64.50% |         139      6.59%     71.09% |          88      4.17%     75.26% |         129      6.11%     81.37% |         105      4.98%     86.35% |          96      4.55%     90.90% |         192      9.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total         2110                      
system.ruby.L1Cache_Controller.M_W.Load  |      649497     17.08%     17.08% |      393585     10.35%     27.43% |      248150      6.53%     33.96% |      250166      6.58%     40.53% |      185495      4.88%     45.41% |      201468      5.30%     50.71% |      290408      7.64%     58.35% |      151458      3.98%     62.33% |      141091      3.71%     66.04% |      158849      4.18%     70.22% |      139010      3.66%     73.87% |      130239      3.42%     77.30% |      156632      4.12%     81.42% |      152852      4.02%     85.44% |      126332      3.32%     88.76% |      427407     11.24%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total      3802639                      
system.ruby.L1Cache_Controller.M_W.Store |       15488     78.72%     78.72% |         212      1.08%     79.80% |         235      1.19%     81.00% |         343      1.74%     82.74% |         300      1.52%     84.26% |         214      1.09%     85.35% |         271      1.38%     86.73% |         336      1.71%     88.44% |         307      1.56%     90.00% |         257      1.31%     91.30% |         320      1.63%     92.93% |         329      1.67%     94.60% |         293      1.49%     96.09% |         233      1.18%     97.28% |         253      1.29%     98.56% |         283      1.44%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total        19674                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |      104266     17.65%     17.65% |       53274      9.02%     26.66% |       35840      6.07%     32.73% |       36519      6.18%     38.91% |       29892      5.06%     43.97% |       32422      5.49%     49.46% |       41267      6.98%     56.44% |       25647      4.34%     60.78% |       24710      4.18%     64.97% |       26611      4.50%     69.47% |       24470      4.14%     73.61% |       23778      4.02%     77.64% |       26702      4.52%     82.16% |       25694      4.35%     86.51% |       22785      3.86%     90.36% |       56942      9.64%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total       590819                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |      601542     31.50%     31.50% |      383237     20.07%     51.56% |      159726      8.36%     59.93% |       71461      3.74%     63.67% |       77184      4.04%     67.71% |       86675      4.54%     72.25% |      217535     11.39%     83.64% |       31511      1.65%     85.29% |       13661      0.72%     86.01% |       17740      0.93%     86.93% |       10857      0.57%     87.50% |        5605      0.29%     87.80% |       11884      0.62%     88.42% |       35564      1.86%     90.28% |        2040      0.11%     90.39% |      183584      9.61%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total      1909806                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |          18      4.89%      4.89% |          20      5.43%     10.33% |          37     10.05%     20.38% |          34      9.24%     29.62% |          15      4.08%     33.70% |          37     10.05%     43.75% |          42     11.41%     55.16% |          15      4.08%     59.24% |          21      5.71%     64.95% |          24      6.52%     71.47% |          16      4.35%     75.82% |          18      4.89%     80.71% |          12      3.26%     83.97% |          15      4.08%     88.04% |          22      5.98%     94.02% |          22      5.98%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total          368                      
system.ruby.L1Cache_Controller.O.L1_Replacement |       51296     26.52%     26.52% |       30715     15.88%     42.39% |       12570      6.50%     48.89% |       13981      7.23%     56.12% |        6770      3.50%     59.62% |        8499      4.39%     64.01% |       18919      9.78%     73.79% |        3189      1.65%     75.44% |        1984      1.03%     76.46% |        3376      1.75%     78.21% |        1805      0.93%     79.14% |         926      0.48%     79.62% |        3806      1.97%     81.59% |        3600      1.86%     83.45% |         790      0.41%     83.86% |       31228     16.14%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total       193454                      
system.ruby.L1Cache_Controller.O.Load    |    15859890     72.56%     72.56% |      324145      1.48%     74.04% |      346137      1.58%     75.62% |       96531      0.44%     76.06% |      372274      1.70%     77.77% |     1785944      8.17%     85.94% |     2192617     10.03%     95.97% |        3068      0.01%     95.98% |        4570      0.02%     96.00% |      305233      1.40%     97.40% |      323732      1.48%     98.88% |      145535      0.67%     99.55% |        3023      0.01%     99.56% |       85195      0.39%     99.95% |        3739      0.02%     99.97% |        7096      0.03%    100.00%
system.ruby.L1Cache_Controller.O.Load::total     21858729                      
system.ruby.L1Cache_Controller.O.Store   |          11      8.33%      8.33% |           8      6.06%     14.39% |           3      2.27%     16.67% |           2      1.52%     18.18% |           3      2.27%     20.45% |           8      6.06%     26.52% |           6      4.55%     31.06% |          30     22.73%     53.79% |           3      2.27%     56.06% |           7      5.30%     61.36% |          18     13.64%     75.00% |           2      1.52%     76.52% |           5      3.79%     80.30% |          16     12.12%     92.42% |           1      0.76%     93.18% |           9      6.82%    100.00%
system.ruby.L1Cache_Controller.O.Store::total          132                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |          79     20.95%     20.95% |          59     15.65%     36.60% |          12      3.18%     39.79% |          41     10.88%     50.66% |          14      3.71%     54.38% |          12      3.18%     57.56% |          35      9.28%     66.84% |           9      2.39%     69.23% |           9      2.39%     71.62% |           8      2.12%     73.74% |           4      1.06%     74.80% |           1      0.27%     75.07% |           6      1.59%     76.66% |          12      3.18%     79.84% |           1      0.27%     80.11% |          75     19.89%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total          377                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |       51296     26.51%     26.51% |       30716     15.88%     42.39% |       12570      6.50%     48.89% |       13982      7.23%     56.12% |        6770      3.50%     59.62% |        8499      4.39%     64.01% |       18920      9.78%     73.79% |        3189      1.65%     75.44% |        1984      1.03%     76.46% |        3376      1.75%     78.21% |        1806      0.93%     79.14% |         926      0.48%     79.62% |        3806      1.97%     81.59% |        3601      1.86%     83.45% |         790      0.41%     83.86% |       31231     16.14%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total       193462                      
system.ruby.L1Cache_Controller.OM.Ack    |        1773     71.99%     71.99% |          28      1.14%     73.12% |          13      0.53%     73.65% |           9      0.37%     74.02% |          11      0.45%     74.46% |          30      1.22%     75.68% |          12      0.49%     76.17% |         100      4.06%     80.23% |          34      1.38%     81.61% |          34      1.38%     82.99% |          98      3.98%     86.97% |          67      2.72%     89.69% |          47      1.91%     91.60% |          86      3.49%     95.09% |          19      0.77%     95.86% |         102      4.14%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total         2463                      
system.ruby.L1Cache_Controller.OM.All_acks |       22485     10.13%     10.13% |       13243      5.97%     16.10% |       13136      5.92%     22.01% |       13168      5.93%     27.94% |       13284      5.98%     33.93% |       13487      6.08%     40.00% |       13235      5.96%     45.97% |       13375      6.03%     51.99% |       13438      6.05%     58.05% |       13531      6.10%     64.14% |       13212      5.95%     70.09% |       13175      5.94%     76.03% |       13436      6.05%     82.08% |       13356      6.02%     88.10% |       13168      5.93%     94.03% |       13251      5.97%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total       221980                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |          18     13.43%     13.43% |           8      5.97%     19.40% |           0      0.00%     19.40% |           0      0.00%     19.40% |           0      0.00%     19.40% |           9      6.72%     26.12% |          10      7.46%     33.58% |          33     24.63%     58.21% |           3      2.24%     60.45% |           5      3.73%     64.18% |           8      5.97%     70.15% |          10      7.46%     77.61% |           3      2.24%     79.85% |           2      1.49%     81.34% |           7      5.22%     86.57% |          18     13.43%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total          134                      
system.ruby.L1Cache_Controller.OM.Fwd_GETX |           0      0.00%      0.00% |           1      4.55%      4.55% |           2      9.09%     13.64% |           1      4.55%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           1      4.55%     22.73% |           5     22.73%     45.45% |           1      4.55%     50.00% |           2      9.09%     59.09% |           2      9.09%     68.18% |           1      4.55%     72.73% |           1      4.55%     77.27% |           3     13.64%     90.91% |           0      0.00%     90.91% |           2      9.09%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETX::total           22                      
system.ruby.L1Cache_Controller.OM.Own_GETX |          11     10.00%     10.00% |           7      6.36%     16.36% |           1      0.91%     17.27% |           1      0.91%     18.18% |           3      2.73%     20.91% |           8      7.27%     28.18% |           5      4.55%     32.73% |          25     22.73%     55.45% |           2      1.82%     57.27% |           5      4.55%     61.82% |          16     14.55%     76.36% |           1      0.91%     77.27% |           4      3.64%     80.91% |          13     11.82%     92.73% |           1      0.91%     93.64% |           7      6.36%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total          110                      
system.ruby.L1Cache_Controller.Own_GETX  |          11     10.00%     10.00% |           7      6.36%     16.36% |           1      0.91%     17.27% |           1      0.91%     18.18% |           3      2.73%     20.91% |           8      7.27%     28.18% |           5      4.55%     32.73% |          25     22.73%     55.45% |           2      1.82%     57.27% |           5      4.55%     61.82% |          16     14.55%     76.36% |           1      0.91%     77.27% |           4      3.64%     80.91% |          13     11.82%     92.73% |           1      0.91%     93.64% |           7      6.36%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total          110                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         904     61.88%     61.88% |         328     22.45%     84.33% |          75      5.13%     89.46% |          36      2.46%     91.92% |          14      0.96%     92.88% |          30      2.05%     94.93% |          15      1.03%     95.96% |          15      1.03%     96.99% |           5      0.34%     97.33% |           4      0.27%     97.60% |          13      0.89%     98.49% |           5      0.34%     98.84% |           0      0.00%     98.84% |           1      0.07%     98.90% |           0      0.00%     98.90% |          16      1.10%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total         1461                      
system.ruby.L1Cache_Controller.S.Ifetch  |   164214117      6.24%      6.24% |   164501405      6.25%     12.49% |   164663198      6.26%     18.75% |   164349056      6.25%     25.00% |   164407253      6.25%     31.25% |   164588754      6.26%     37.51% |   164387911      6.25%     43.75% |   164423897      6.25%     50.00% |   164337260      6.25%     56.25% |   164569409      6.26%     62.51% |   164603300      6.26%     68.76% |   164355494      6.25%     75.01% |   164389949      6.25%     81.26% |   164360900      6.25%     87.51% |   164389519      6.25%     93.75% |   164316234      6.25%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total   2630857656                      
system.ruby.L1Cache_Controller.S.Inv     |         265      2.22%      2.22% |         826      6.91%      9.13% |         773      6.47%     15.60% |         779      6.52%     22.12% |         819      6.85%     28.97% |         786      6.58%     35.55% |         767      6.42%     41.97% |         785      6.57%     48.54% |         833      6.97%     55.51% |         779      6.52%     62.03% |         741      6.20%     68.23% |         745      6.23%     74.46% |         794      6.64%     81.10% |         761      6.37%     87.47% |         777      6.50%     93.97% |         720      6.03%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total        11950                      
system.ruby.L1Cache_Controller.S.L1_Replacement |     7320221      6.22%      6.22% |     7332187      6.23%     12.46% |     7355392      6.25%     18.71% |     7348177      6.25%     24.95% |     7358973      6.26%     31.21% |     7358827      6.26%     37.47% |     7344291      6.24%     43.71% |     7359906      6.26%     49.96% |     7360980      6.26%     56.22% |     7362756      6.26%     62.48% |     7365136      6.26%     68.74% |     7363058      6.26%     75.00% |     7359903      6.26%     81.26% |     7358713      6.26%     87.51% |     7363026      6.26%     93.77% |     7327630      6.23%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total    117639176                      
system.ruby.L1Cache_Controller.S.Load    |    72018200      4.98%      4.98% |    92343463      6.39%     11.37% |    92379800      6.39%     17.76% |    88668882      6.13%     23.89% |    92504113      6.40%     30.29% |    90978420      6.29%     36.58% |    90572224      6.26%     42.84% |    92947097      6.43%     49.27% |    92977233      6.43%     55.70% |    92542095      6.40%     62.10% |    92517987      6.40%     68.50% |    92808771      6.42%     74.92% |    88620446      6.13%     81.05% |    92812485      6.42%     87.47% |    92953372      6.43%     93.90% |    88241362      6.10%    100.00%
system.ruby.L1Cache_Controller.S.Load::total   1445885950                      
system.ruby.L1Cache_Controller.S.Store   |         570     54.29%     54.29% |          22      2.10%     56.38% |          21      2.00%     58.38% |          12      1.14%     59.52% |          25      2.38%     61.90% |          22      2.10%     64.00% |           5      0.48%     64.48% |          28      2.67%     67.14% |          33      3.14%     70.29% |          57      5.43%     75.71% |          36      3.43%     79.14% |          46      4.38%     83.52% |          37      3.52%     87.05% |          39      3.71%     90.76% |          35      3.33%     94.10% |          62      5.90%    100.00%
system.ruby.L1Cache_Controller.S.Store::total         1050                      
system.ruby.L1Cache_Controller.SI.Ifetch |           8     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           4     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total           12                      
system.ruby.L1Cache_Controller.SI.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.SI.Inv::total            5                      
system.ruby.L1Cache_Controller.SI.Load   |          46      5.94%      5.94% |          22      2.84%      8.79% |          93     12.02%     20.80% |          57      7.36%     28.17% |          26      3.36%     31.52% |          36      4.65%     36.18% |          41      5.30%     41.47% |           8      1.03%     42.51% |          40      5.17%     47.67% |          18      2.33%     50.00% |          41      5.30%     55.30% |          38      4.91%     60.21% |         105     13.57%     73.77% |          42      5.43%     79.20% |          15      1.94%     81.14% |         146     18.86%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total          774                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |     7319690      6.22%      6.22% |     7332187      6.23%     12.45% |     7355391      6.25%     18.71% |     7348177      6.25%     24.95% |     7358970      6.26%     31.21% |     7358827      6.26%     37.46% |     7344290      6.24%     43.71% |     7359906      6.26%     49.96% |     7360979      6.26%     56.22% |     7362756      6.26%     62.48% |     7365135      6.26%     68.74% |     7363058      6.26%     75.00% |     7359903      6.26%     81.26% |     7358711      6.26%     87.51% |     7363024      6.26%     93.77% |     7327627      6.23%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total    117638631                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         531     98.33%     98.33% |           0      0.00%     98.33% |           1      0.19%     98.52% |           0      0.00%     98.52% |           1      0.19%     98.70% |           0      0.00%     98.70% |           1      0.19%     98.89% |           0      0.00%     98.89% |           1      0.19%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           2      0.37%     99.44% |           1      0.19%     99.63% |           2      0.37%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total          540                      
system.ruby.L1Cache_Controller.SM.Ack    |        5527     67.27%     67.27% |           1      0.01%     67.28% |          53      0.65%     67.93% |           9      0.11%     68.04% |          35      0.43%     68.46% |          37      0.45%     68.91% |           8      0.10%     69.01% |         234      2.85%     71.86% |         152      1.85%     73.71% |         214      2.60%     76.31% |         322      3.92%     80.23% |         331      4.03%     84.26% |         220      2.68%     86.94% |         212      2.58%     89.52% |         268      3.26%     92.78% |         593      7.22%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total         8216                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |         553     63.13%     63.13% |           3      0.34%     63.47% |           8      0.91%     64.38% |           2      0.23%     64.61% |           6      0.68%     65.30% |           8      0.91%     66.21% |           3      0.34%     66.55% |          23      2.63%     69.18% |          17      1.94%     71.12% |          32      3.65%     74.77% |          34      3.88%     78.65% |          42      4.79%     83.45% |          22      2.51%     85.96% |          33      3.77%     89.73% |          28      3.20%     92.92% |          62      7.08%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total          876                      
system.ruby.L1Cache_Controller.SM.Inv    |          17      9.77%      9.77% |          19     10.92%     20.69% |          13      7.47%     28.16% |          10      5.75%     33.91% |          19     10.92%     44.83% |          14      8.05%     52.87% |           2      1.15%     54.02% |           5      2.87%     56.90% |          16      9.20%     66.09% |          25     14.37%     80.46% |           2      1.15%     81.61% |           4      2.30%     83.91% |          15      8.62%     92.53% |           6      3.45%     95.98% |           7      4.02%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total          174                      
system.ruby.L1Cache_Controller.Store     |     4514367      6.99%      6.99% |     4006103      6.20%     13.18% |     4006980      6.20%     19.38% |     4006069      6.20%     25.58% |     4006148      6.20%     31.78% |     4010855      6.21%     37.99% |     4005774      6.20%     44.19% |     4007370      6.20%     50.39% |     4007836      6.20%     56.59% |     4009536      6.20%     62.79% |     4008079      6.20%     69.00% |     4009247      6.20%     75.20% |     4009651      6.20%     81.41% |     4005343      6.20%     87.60% |     4005005      6.20%     93.80% |     4006396      6.20%    100.00%
system.ruby.L1Cache_Controller.Store::total     64624759                      
system.ruby.L1Cache_Controller.Use_Timeout |      142239     17.09%     17.09% |       66729      8.02%     25.10% |       49211      5.91%     31.01% |       50030      6.01%     37.02% |       43476      5.22%     42.25% |       46123      5.54%     47.79% |       54773      6.58%     54.37% |       39358      4.73%     59.09% |       38455      4.62%     63.71% |       40399      4.85%     68.57% |       38002      4.56%     73.13% |       37282      4.48%     77.61% |       40431      4.86%     82.47% |       39283      4.72%     87.18% |       36206      4.35%     91.53% |       70476      8.47%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       832473                      
system.ruby.L1Cache_Controller.Writeback_Ack |     7319690      6.22%      6.22% |     7332187      6.23%     12.45% |     7355391      6.25%     18.71% |     7348177      6.25%     24.95% |     7358970      6.26%     31.21% |     7358827      6.26%     37.46% |     7344290      6.24%     43.71% |     7359906      6.26%     49.96% |     7360979      6.26%     56.22% |     7362756      6.26%     62.48% |     7365135      6.26%     68.74% |     7363058      6.26%     75.00% |     7359903      6.26%     81.26% |     7358711      6.26%     87.51% |     7363024      6.26%     93.77% |     7327627      6.23%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total    117638631                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |      130972     20.55%     20.55% |       55847      8.76%     29.32% |       38258      6.00%     35.32% |       39347      6.17%     41.50% |       30801      4.83%     46.33% |       33404      5.24%     51.57% |       42019      6.59%     58.17% |       26717      4.19%     62.36% |       25582      4.01%     66.38% |       27598      4.33%     70.71% |       25415      3.99%     74.70% |       24934      3.91%     78.61% |       27841      4.37%     82.98% |       26673      4.19%     87.16% |       23757      3.73%     90.89% |       58039      9.11%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       637204                      
system.ruby.L1Cache_Controller.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Nack::total            5                      
system.ruby.L2Cache_Controller.All_Acks  |         123      6.29%      6.29% |         107      5.47%     11.75% |         123      6.29%     18.04% |         126      6.44%     24.48% |         138      7.05%     31.53% |         139      7.10%     38.63% |         134      6.85%     45.48% |         135      6.90%     52.38% |         134      6.85%     59.22% |         120      6.13%     65.36% |         120      6.13%     71.49% |         121      6.18%     77.67% |         119      6.08%     83.75% |         106      5.42%     89.17% |         105      5.37%     94.53% |         107      5.47%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total         1957                      
system.ruby.L2Cache_Controller.Data      |         152      6.11%      6.11% |         138      5.55%     11.66% |         155      6.23%     17.89% |         159      6.39%     24.28% |         167      6.71%     30.99% |         172      6.91%     37.90% |         164      6.59%     44.49% |         162      6.51%     51.00% |         160      6.43%     57.44% |         152      6.11%     63.55% |         158      6.35%     69.90% |         160      6.43%     76.33% |         154      6.19%     82.52% |         148      5.95%     88.46% |         145      5.83%     94.29% |         142      5.71%    100.00%
system.ruby.L2Cache_Controller.Data::total         2488                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |      130143     15.63%     15.63% |       41491      4.98%     20.62% |       53122      6.38%     27.00% |       45429      5.46%     32.46% |       40177      4.83%     37.28% |       47553      5.71%     42.99% |       40378      4.85%     47.84% |       40112      4.82%     52.66% |       40531      4.87%     57.53% |       39359      4.73%     62.26% |       38788      4.66%     66.92% |       39568      4.75%     71.67% |       37881      4.55%     76.22% |       37761      4.54%     80.76% |       39704      4.77%     85.53% |      120476     14.47%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       832473                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |        7933      4.72%      4.72% |        6958      4.14%      8.85% |       11447      6.80%     15.65% |        9415      5.60%     21.25% |        8901      5.29%     26.54% |        8191      4.87%     31.41% |       11309      6.72%     38.13% |       10029      5.96%     44.09% |       10423      6.19%     50.29% |        9734      5.79%     56.07% |       10170      6.04%     62.12% |       11859      7.05%     69.16% |       13385      7.96%     77.12% |       11855      7.05%     84.17% |       11936      7.09%     91.26% |       14704      8.74%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total       168249                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          59      6.33%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |           0      0.00%      6.33% |         873     93.67%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total          932                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |          47      6.14%      6.14% |          52      6.79%     12.92% |          84     10.97%     23.89% |          69      9.01%     32.90% |          33      4.31%     37.21% |         110     14.36%     51.57% |          40      5.22%     56.79% |          42      5.48%     62.27% |          46      6.01%     68.28% |          21      2.74%     71.02% |          25      3.26%     74.28% |          51      6.66%     80.94% |          32      4.18%     85.12% |          26      3.39%     88.51% |          44      5.74%     94.26% |          44      5.74%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total          766                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |          56      7.85%      7.85% |          32      4.49%     12.34% |         140     19.64%     31.98% |         119     16.69%     48.67% |          22      3.09%     51.75% |          63      8.84%     60.59% |          21      2.95%     63.53% |          22      3.09%     66.62% |          28      3.93%     70.55% |          16      2.24%     72.79% |          35      4.91%     77.70% |          28      3.93%     81.63% |          32      4.49%     86.12% |          22      3.09%     89.20% |          33      4.63%     93.83% |          44      6.17%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total          713                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           3     42.86%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS_only::total            7                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |      119330      6.25%      6.25% |      113345      5.94%     12.18% |      156553      8.20%     20.38% |      132828      6.96%     27.34% |      107847      5.65%     32.98% |      157160      8.23%     41.21% |      124419      6.52%     47.73% |      114148      5.98%     53.71% |      114422      5.99%     59.70% |      107279      5.62%     65.32% |      108444      5.68%     70.99% |      115976      6.07%     77.07% |      107419      5.62%     82.69% |      105818      5.54%     88.23% |      114129      5.98%     94.21% |      110592      5.79%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total      1909709                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |          43      4.99%      4.99% |          45      5.23%     10.22% |         133     15.45%     25.67% |          56      6.50%     32.17% |          63      7.32%     39.49% |          40      4.65%     44.13% |          35      4.07%     48.20% |          42      4.88%     53.08% |          44      5.11%     58.19% |          45      5.23%     63.41% |          40      4.65%     68.06% |          51      5.92%     73.98% |          58      6.74%     80.72% |          46      5.34%     86.06% |          36      4.18%     90.24% |          84      9.76%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total          861                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          91     98.91%     98.91% |           0      0.00%     98.91% |           0      0.00%     98.91% |           0      0.00%     98.91% |           1      1.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total           92                      
system.ruby.L2Cache_Controller.IFLOX.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_PUTO::total            1                      
system.ruby.L2Cache_Controller.IFLOX.L1_PUTS |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_PUTS::total            5                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |          17      2.80%      2.80% |          66     10.86%     13.65% |         109     17.93%     31.58% |          92     15.13%     46.71% |          16      2.63%     49.34% |          34      5.59%     54.93% |          30      4.93%     59.87% |          11      1.81%     61.68% |          25      4.11%     65.79% |          25      4.11%     69.90% |          24      3.95%     73.85% |          23      3.78%     77.63% |          20      3.29%     80.92% |          20      3.29%     84.21% |          43      7.07%     91.28% |          53      8.72%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total          608                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |       91241     46.74%     46.74% |        2513      1.29%     48.02% |        9622      4.93%     52.95% |        4769      2.44%     55.40% |        2981      1.53%     56.92% |        1415      0.72%     57.65% |        1787      0.92%     58.56% |        1332      0.68%     59.25% |        1464      0.75%     60.00% |        1328      0.68%     60.68% |         893      0.46%     61.13% |         718      0.37%     61.50% |         484      0.25%     61.75% |         947      0.49%     62.23% |         225      0.12%     62.35% |       73502     37.65%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total       195221                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |         500      1.89%      1.89% |         526      1.99%      3.88% |        1813      6.86%     10.75% |        1012      3.83%     14.58% |         902      3.42%     18.00% |        1028      3.89%     21.89% |        2050      7.76%     29.65% |        1288      4.88%     34.53% |        1145      4.34%     38.86% |        1043      3.95%     42.81% |        1237      4.68%     47.50% |        1493      5.65%     53.15% |        1359      5.15%     58.30% |        1215      4.60%     62.90% |        1376      5.21%     68.11% |        8423     31.89%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total        26410                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |        2257     22.42%     22.42% |          63      0.63%     23.05% |           0      0.00%     23.05% |        1531     15.21%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |          36      0.36%     38.61% |         124      1.23%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |           0      0.00%     39.84% |        6056     60.16%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        10067                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           2     22.22%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           3     33.33%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO::total            9                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           3     12.50%     12.50% |           0      0.00%     12.50% |           3     12.50%     25.00% |           2      8.33%     33.33% |           0      0.00%     33.33% |           1      4.17%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      4.17%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           2      8.33%     50.00% |           2      8.33%     58.33% |           1      4.17%     62.50% |           1      4.17%     66.67% |           8     33.33%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total           24                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |       11087      5.72%      5.72% |       11958      6.16%     11.88% |       16534      8.52%     20.40% |       13500      6.96%     27.36% |       10245      5.28%     32.64% |       18521      9.55%     42.19% |       11805      6.09%     48.28% |       11646      6.00%     54.28% |       12036      6.20%     60.49% |       10368      5.34%     65.83% |       10376      5.35%     71.18% |       11803      6.08%     77.26% |       10240      5.28%     82.54% |       10098      5.21%     87.75% |       12379      6.38%     94.13% |       11387      5.87%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total       193983                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |          10      0.93%      0.93% |          74      6.86%      7.78% |          54      5.00%     12.79% |          86      7.97%     20.76% |          75      6.95%     27.71% |          56      5.19%     32.90% |          48      4.45%     37.35% |          76      7.04%     44.39% |          84      7.78%     52.18% |          77      7.14%     59.31% |          56      5.19%     64.50% |          67      6.21%     70.71% |          65      6.02%     76.74% |          94      8.71%     85.45% |          54      5.00%     90.45% |         103      9.55%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total         1079                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          75      5.13%      5.13% |          86      5.89%     11.02% |          82      5.61%     16.63% |          76      5.20%     21.83% |          63      4.31%     26.15% |          85      5.82%     31.96% |          82      5.61%     37.58% |          91      6.23%     43.81% |          87      5.95%     49.76% |         119      8.15%     57.91% |         124      8.49%     66.39% |         134      9.17%     75.56% |         128      8.76%     84.33% |          92      6.30%     90.62% |          56      3.83%     94.46% |          81      5.54%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total         1461                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           8      1.62%      1.62% |           0      0.00%      1.62% |          34      6.90%      8.52% |           0      0.00%      8.52% |          13      2.64%     11.16% |           1      0.20%     11.36% |          89     18.05%     29.41% |           0      0.00%     29.41% |          13      2.64%     32.05% |           0      0.00%     32.05% |          12      2.43%     34.48% |           3      0.61%     35.09% |          11      2.23%     37.32% |          15      3.04%     40.37% |          28      5.68%     46.04% |         266     53.96%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total          493                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |         360     30.59%     30.59% |           0      0.00%     30.59% |           0      0.00%     30.59% |           0      0.00%     30.59% |         271     23.02%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |           0      0.00%     53.61% |         546     46.39%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total         1177                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9      3.24%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |           0      0.00%      3.24% |         269     96.76%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total          278                      
system.ruby.L2Cache_Controller.IGM.Data  |         122      6.26%      6.26% |         107      5.49%     11.75% |         123      6.31%     18.06% |         125      6.41%     24.47% |         135      6.93%     31.40% |         139      7.13%     38.53% |         134      6.88%     45.41% |         135      6.93%     52.33% |         134      6.88%     59.21% |         120      6.16%     65.37% |         120      6.16%     71.52% |         119      6.11%     77.63% |         119      6.11%     83.74% |         106      5.44%     89.17% |         104      5.34%     94.51% |         107      5.49%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total         1949                      
system.ruby.L2Cache_Controller.IGMLS.Data |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           3     37.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total            8                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |         123      6.29%      6.29% |         107      5.47%     11.75% |         123      6.29%     18.04% |         126      6.44%     24.48% |         138      7.05%     31.53% |         139      7.10%     38.63% |         134      6.85%     45.48% |         135      6.90%     52.38% |         134      6.85%     59.22% |         120      6.13%     65.36% |         120      6.13%     71.49% |         121      6.18%     77.67% |         119      6.08%     83.75% |         106      5.42%     89.17% |         105      5.37%     94.53% |         107      5.47%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total         1957                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |         123      6.29%      6.29% |         107      5.47%     11.75% |         123      6.29%     18.04% |         126      6.44%     24.48% |         138      7.05%     31.53% |         139      7.10%     38.63% |         134      6.85%     45.48% |         135      6.90%     52.38% |         134      6.85%     59.22% |         120      6.13%     65.36% |         120      6.13%     71.49% |         121      6.18%     77.67% |         119      6.08%     83.75% |         106      5.42%     89.17% |         105      5.37%     94.53% |         107      5.47%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total         1957                      
system.ruby.L2Cache_Controller.IGS.Data  |          29      5.46%      5.46% |          31      5.84%     11.30% |          32      6.03%     17.33% |          33      6.21%     23.54% |          29      5.46%     29.00% |          33      6.21%     35.22% |          30      5.65%     40.87% |          27      5.08%     45.95% |          26      4.90%     50.85% |          32      6.03%     56.87% |          38      7.16%     64.03% |          39      7.34%     71.37% |          35      6.59%     77.97% |          42      7.91%     85.88% |          40      7.53%     93.41% |          35      6.59%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total          531                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           3      2.33%      2.33% |           5      3.88%      6.20% |           7      5.43%     11.63% |          12      9.30%     20.93% |           8      6.20%     27.13% |           4      3.10%     30.23% |           9      6.98%     37.21% |          13     10.08%     47.29% |          13     10.08%     57.36% |          12      9.30%     66.67% |           8      6.20%     72.87% |          11      8.53%     81.40% |          11      8.53%     89.92% |           5      3.88%     93.80% |           4      3.10%     96.90% |           4      3.10%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          129                      
system.ruby.L2Cache_Controller.IGS.Unblock |          29      5.45%      5.45% |          31      5.83%     11.28% |          32      6.02%     17.29% |          33      6.20%     23.50% |          29      5.45%     28.95% |          33      6.20%     35.15% |          30      5.64%     40.79% |          27      5.08%     45.86% |          27      5.08%     50.94% |          32      6.02%     56.95% |          38      7.14%     64.10% |          39      7.33%     71.43% |          35      6.58%     78.01% |          42      7.89%     85.90% |          40      7.52%     93.42% |          35      6.58%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total          532                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |      119330      6.25%      6.25% |      113345      5.94%     12.18% |      156553      8.20%     20.38% |      132828      6.96%     27.34% |      107847      5.65%     32.98% |      157160      8.23%     41.21% |      124419      6.52%     47.73% |      114148      5.98%     53.71% |      114422      5.99%     59.70% |      107279      5.62%     65.32% |      108444      5.68%     70.99% |      115976      6.07%     77.07% |      107419      5.62%     82.69% |      105818      5.54%     88.23% |      114129      5.98%     94.21% |      110592      5.79%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total      1909709                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           8      1.62%      1.62% |           0      0.00%      1.62% |          34      6.90%      8.52% |           0      0.00%      8.52% |          13      2.64%     11.16% |           1      0.20%     11.36% |          89     18.05%     29.41% |           0      0.00%     29.41% |          13      2.64%     32.05% |           0      0.00%     32.05% |          12      2.43%     34.48% |           3      0.61%     35.09% |          11      2.23%     37.32% |          15      3.04%     40.37% |          28      5.68%     46.04% |         266     53.96%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total          493                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |       10875      5.73%      5.73% |       11715      6.17%     11.90% |       16192      8.53%     20.42% |       13233      6.97%     27.39% |       10049      5.29%     32.68% |       18252      9.61%     42.29% |       11518      6.07%     48.36% |       11436      6.02%     54.38% |       11819      6.22%     60.60% |       10158      5.35%     65.95% |       10149      5.34%     71.30% |       11619      6.12%     77.42% |       10045      5.29%     82.71% |        9858      5.19%     87.90% |       12101      6.37%     94.27% |       10882      5.73%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total       189901                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |       11500      7.25%      7.25% |       10004      6.31%     13.56% |       21347     13.47%     27.03% |       18946     11.95%     38.98% |        7948      5.01%     44.00% |       11233      7.09%     51.08% |        8798      5.55%     56.63% |        6689      4.22%     60.85% |        7557      4.77%     65.62% |        6573      4.15%     69.76% |        6743      4.25%     74.02% |        7513      4.74%     78.76% |        7655      4.83%     83.59% |        6042      3.81%     87.40% |        7510      4.74%     92.13% |       12469      7.87%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total       158527                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |         220      5.26%      5.26% |         309      7.39%     12.64% |         416      9.94%     22.59% |         359      8.58%     31.17% |         198      4.73%     35.90% |         301      7.19%     43.09% |         227      5.43%     48.52% |         221      5.28%     53.80% |         227      5.43%     59.23% |         234      5.59%     64.82% |         239      5.71%     70.53% |         203      4.85%     75.38% |         203      4.85%     80.23% |         245      5.86%     86.09% |         292      6.98%     93.07% |         290      6.93%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total         4184                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           2     25.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX::total            8                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |          61      4.58%      4.58% |          78      5.85%     10.43% |         200     15.00%     25.43% |         135     10.13%     35.56% |          36      2.70%     38.26% |         163     12.23%     50.49% |          45      3.38%     53.86% |          74      5.55%     59.41% |          64      4.80%     64.22% |          44      3.30%     67.52% |          54      4.05%     71.57% |          86      6.45%     78.02% |          69      5.18%     83.20% |          64      4.80%     88.00% |          62      4.65%     92.65% |          98      7.35%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total         1333                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           7      4.05%      4.05% |           4      2.31%      6.36% |          25     14.45%     20.81% |          21     12.14%     32.95% |          15      8.67%     41.62% |           6      3.47%     45.09% |           9      5.20%     50.29% |           4      2.31%     52.60% |          13      7.51%     60.12% |           8      4.62%     64.74% |           5      2.89%     67.63% |           6      3.47%     71.10% |          16      9.25%     80.35% |           9      5.20%     85.55% |          10      5.78%     91.33% |          15      8.67%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total          173                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |         109      2.54%      2.54% |         106      2.47%      5.01% |         199      4.64%      9.64% |         199      4.64%     14.28% |         162      3.77%     18.05% |         254      5.92%     23.97% |         253      5.89%     29.86% |         339      7.90%     37.76% |         285      6.64%     44.40% |         167      3.89%     48.29% |         233      5.43%     53.72% |         516     12.02%     65.73% |         256      5.96%     71.70% |         229      5.33%     77.03% |         403      9.39%     86.42% |         583     13.58%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total         4293                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |           0      0.00%      0.00% |           2      3.64%      3.64% |           1      1.82%      5.45% |           1      1.82%      7.27% |           5      9.09%     16.36% |           1      1.82%     18.18% |           1      1.82%     20.00% |           5      9.09%     29.09% |           8     14.55%     43.64% |           0      0.00%     43.64% |           0      0.00%     43.64% |           4      7.27%     50.91% |           1      1.82%     52.73% |           3      5.45%     58.18% |           6     10.91%     69.09% |          17     30.91%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total           55                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |       10876      5.73%      5.73% |       11715      6.17%     11.90% |       16192      8.53%     20.42% |       13233      6.97%     27.39% |       10049      5.29%     32.68% |       18253      9.61%     42.29% |       11518      6.07%     48.36% |       11436      6.02%     54.38% |       11820      6.22%     60.60% |       10158      5.35%     65.95% |       10149      5.34%     71.30% |       11620      6.12%     77.42% |       10046      5.29%     82.71% |        9858      5.19%     87.90% |       12102      6.37%     94.27% |       10884      5.73%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total       189909                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |       11500      7.25%      7.25% |       10004      6.31%     13.56% |       21347     13.47%     27.03% |       18946     11.95%     38.98% |        7948      5.01%     44.00% |       11233      7.09%     51.08% |        8798      5.55%     56.63% |        6689      4.22%     60.85% |        7557      4.77%     65.62% |        6573      4.15%     69.76% |        6743      4.25%     74.02% |        7513      4.74%     78.76% |        7655      4.83%     83.59% |        6042      3.81%     87.40% |        7510      4.74%     92.13% |       12469      7.87%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total       158527                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |          17      2.80%      2.80% |          66     10.86%     13.65% |         109     17.93%     31.58% |          92     15.13%     46.71% |          16      2.63%     49.34% |          34      5.59%     54.93% |          30      4.93%     59.87% |          11      1.81%     61.68% |          25      4.11%     65.79% |          25      4.11%     69.90% |          24      3.95%     73.85% |          23      3.78%     77.63% |          20      3.29%     80.92% |          20      3.29%     84.21% |          43      7.07%     91.28% |          53      8.72%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total          608                      
system.ruby.L2Cache_Controller.ILOX.L1_GETX |           2     28.57%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |         201      5.66%      5.66% |         243      6.84%     12.50% |         305      8.58%     21.08% |         266      7.49%     28.57% |         180      5.07%     33.63% |         267      7.51%     41.15% |         197      5.54%     46.69% |         210      5.91%     52.60% |         201      5.66%     58.26% |         209      5.88%     64.14% |         214      6.02%     70.17% |         180      5.07%     75.23% |         183      5.15%     80.38% |         225      6.33%     86.72% |         249      7.01%     93.72% |         223      6.28%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total         3553                      
system.ruby.L2Cache_Controller.ILOXW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO::total            3                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |         201      5.66%      5.66% |         243      6.84%     12.50% |         305      8.58%     21.08% |         266      7.49%     28.57% |         180      5.07%     33.63% |         267      7.51%     41.15% |         197      5.54%     46.69% |         210      5.91%     52.60% |         201      5.66%     58.26% |         209      5.88%     64.14% |         214      6.02%     70.17% |         180      5.07%     75.23% |         183      5.15%     80.38% |         225      6.33%     86.72% |         249      7.01%     93.72% |         223      6.28%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total         3553                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |         220      5.26%      5.26% |         309      7.39%     12.64% |         416      9.94%     22.59% |         359      8.58%     31.17% |         198      4.73%     35.90% |         301      7.19%     43.09% |         227      5.43%     48.52% |         221      5.28%     53.80% |         227      5.43%     59.23% |         234      5.59%     64.82% |         239      5.71%     70.53% |         203      4.85%     75.38% |         203      4.85%     80.23% |         245      5.86%     86.09% |         292      6.98%     93.07% |         290      6.93%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total         4184                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          75      5.13%      5.13% |          86      5.89%     11.02% |          82      5.61%     16.63% |          76      5.20%     21.83% |          63      4.31%     26.15% |          85      5.82%     31.96% |          82      5.61%     37.58% |          91      6.23%     43.81% |          87      5.95%     49.76% |         119      8.15%     57.91% |         124      8.49%     66.39% |         134      9.17%     75.56% |         128      8.76%     84.33% |          92      6.30%     90.62% |          56      3.83%     94.46% |          81      5.54%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total         1461                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           3     50.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           4      9.30%      9.30% |           2      4.65%     13.95% |           3      6.98%     20.93% |           1      2.33%     23.26% |           0      0.00%     23.26% |           2      4.65%     27.91% |           2      4.65%     32.56% |           5     11.63%     44.19% |           1      2.33%     46.51% |           2      4.65%     51.16% |           4      9.30%     60.47% |           4      9.30%     69.77% |           3      6.98%     76.74% |           3      6.98%     83.72% |           2      4.65%     88.37% |           5     11.63%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total           43                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |          30      6.04%      6.04% |          24      4.83%     10.87% |          30      6.04%     16.90% |          34      6.84%     23.74% |          29      5.84%     29.58% |          34      6.84%     36.42% |          26      5.23%     41.65% |          22      4.43%     46.08% |          26      5.23%     51.31% |          31      6.24%     57.55% |          35      7.04%     64.59% |          30      6.04%     70.62% |          32      6.44%     77.06% |          39      7.85%     84.91% |          42      8.45%     93.36% |          33      6.64%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total          497                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           4      9.30%      9.30% |           2      4.65%     13.95% |           3      6.98%     20.93% |           1      2.33%     23.26% |           0      0.00%     23.26% |           2      4.65%     27.91% |           2      4.65%     32.56% |           5     11.63%     44.19% |           1      2.33%     46.51% |           2      4.65%     51.16% |           4      9.30%     60.47% |           4      9.30%     69.77% |           3      6.98%     76.74% |           3      6.98%     83.72% |           2      4.65%     88.37% |           5     11.63%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total           43                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |       11106      5.51%      5.51% |       12000      5.96%     11.47% |       16684      8.28%     19.75% |       13517      6.71%     26.46% |       10381      5.15%     31.62% |       18542      9.20%     40.82% |       12024      5.97%     46.79% |       11690      5.80%     52.59% |       12148      6.03%     58.62% |       10603      5.26%     63.89% |       10647      5.29%     69.17% |       11901      5.91%     75.08% |       10262      5.09%     80.17% |       10325      5.13%     85.30% |       12386      6.15%     91.45% |       17230      8.55%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total       201446                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |       91220     48.59%     48.59% |        2471      1.32%     49.90% |        9471      5.04%     54.95% |        4752      2.53%     57.48% |        2843      1.51%     58.99% |        1394      0.74%     59.73% |        1568      0.84%     60.57% |        1288      0.69%     61.26% |        1351      0.72%     61.97% |        1093      0.58%     62.56% |         621      0.33%     62.89% |         620      0.33%     63.22% |         462      0.25%     63.46% |         720      0.38%     63.85% |         218      0.12%     63.96% |       67659     36.04%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total       187751                      
system.ruby.L2Cache_Controller.ILX.L1_PUTS |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTS::total            5                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |       27817      6.28%      6.28% |       27022      6.10%     12.37% |       26956      6.08%     18.46% |       27145      6.12%     24.58% |       26950      6.08%     30.66% |       27617      6.23%     36.89% |       26785      6.04%     42.94% |       27130      6.12%     49.06% |       27032      6.10%     55.16% |       27648      6.24%     61.39% |       27500      6.20%     67.60% |       27047      6.10%     73.70% |       27157      6.13%     79.83% |       26716      6.03%     85.86% |       27099      6.11%     91.97% |       35581      8.03%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       443202                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |           1      4.55%      4.55% |           1      4.55%      9.09% |           2      9.09%     18.18% |           2      9.09%     27.27% |           0      0.00%     27.27% |           5     22.73%     50.00% |           3     13.64%     63.64% |           2      9.09%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           1      4.55%     77.27% |           0      0.00%     77.27% |           3     13.64%     90.91% |           0      0.00%     90.91% |           2      9.09%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total           22                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |           5     13.51%     13.51% |           0      0.00%     13.51% |           6     16.22%     29.73% |           1      2.70%     32.43% |           3      8.11%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           3      8.11%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           2      5.41%     54.05% |           0      0.00%     54.05% |          17     45.95%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total           37                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |       27815      6.28%      6.28% |       27022      6.10%     12.37% |       26953      6.08%     18.46% |       27143      6.12%     24.58% |       26950      6.08%     30.66% |       27617      6.23%     36.89% |       26785      6.04%     42.94% |       27130      6.12%     49.06% |       27032      6.10%     55.16% |       27648      6.24%     61.40% |       27500      6.21%     67.60% |       27046      6.10%     73.70% |       27156      6.13%     79.83% |       26715      6.03%     85.86% |       27099      6.11%     91.97% |       35575      8.03%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total       443186                      
system.ruby.L2Cache_Controller.ILXW.Unblock |           2     12.50%     12.50% |           0      0.00%     12.50% |           3     18.75%     31.25% |           2     12.50%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           0      0.00%     62.50% |           6     37.50%    100.00%
system.ruby.L2Cache_Controller.ILXW.Unblock::total           16                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |          30      6.04%      6.04% |          24      4.83%     10.87% |          30      6.04%     16.90% |          34      6.84%     23.74% |          29      5.84%     29.58% |          34      6.84%     36.42% |          26      5.23%     41.65% |          22      4.43%     46.08% |          26      5.23%     51.31% |          31      6.24%     57.55% |          35      7.04%     64.59% |          30      6.04%     70.62% |          32      6.44%     77.06% |          39      7.85%     84.91% |          42      8.45%     93.36% |          33      6.64%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total          497                      
system.ruby.L2Cache_Controller.L1_GETS   |     7534708      6.20%      6.20% |     7512517      6.18%     12.37% |     7586414      6.24%     18.61% |     7495518      6.16%     24.78% |     7553709      6.21%     30.99% |     7456078      6.13%     37.12% |     7739023      6.36%     43.49% |     7643529      6.29%     49.77% |     7599924      6.25%     56.02% |     7578656      6.23%     62.25% |     7596121      6.25%     68.50% |     7659877      6.30%     74.80% |     7641286      6.28%     81.08% |     7631255      6.28%     87.36% |     7663022      6.30%     93.66% |     7707787      6.34%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total    121599424                      
system.ruby.L2Cache_Controller.L1_GETX   |       96079     41.15%     41.15% |        3791      1.62%     42.78% |       11213      4.80%     47.58% |        7675      3.29%     50.87% |        4125      1.77%     52.64% |        3027      1.30%     53.93% |        3237      1.39%     55.32% |        3181      1.36%     56.68% |        2738      1.17%     57.85% |        3007      1.29%     59.14% |        2185      0.94%     60.08% |        2181      0.93%     61.01% |        1997      0.86%     61.87% |        2114      0.91%     62.77% |        1774      0.76%     63.53% |       85137     36.47%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       233461                      
system.ruby.L2Cache_Controller.L1_PUTO   |       11130      5.73%      5.73% |       12015      6.18%     11.91% |       16606      8.54%     20.45% |       13589      6.99%     27.44% |       10277      5.29%     32.72% |       18637      9.59%     42.31% |       11765      6.05%     48.36% |       11692      6.01%     54.38% |       12079      6.21%     60.59% |       10397      5.35%     65.94% |       10393      5.35%     71.28% |       11859      6.10%     77.38% |       10276      5.29%     82.67% |       10119      5.21%     87.87% |       12405      6.38%     94.26% |       11167      5.74%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total       194406                      
system.ruby.L2Cache_Controller.L1_PUTS   |     7410150      6.26%      6.26% |     7398968      6.25%     12.50% |     7434287      6.28%     18.78% |     7306977      6.17%     24.94% |     7413213      6.26%     31.20% |     7281516      6.15%     37.35% |     7529254      6.36%     43.70% |     7413956      6.26%     49.96% |     7409231      6.25%     56.22% |     7407935      6.25%     62.47% |     7402241      6.25%     68.72% |     7407270      6.25%     74.97% |     7415916      6.26%     81.23% |     7405426      6.25%     87.48% |     7404276      6.25%     93.73% |     7423263      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total    118463879                      
system.ruby.L2Cache_Controller.L1_PUTS_only |       11191      5.73%      5.73% |       12129      6.21%     11.94% |       16619      8.51%     20.45% |       13660      6.99%     27.44% |       10284      5.26%     32.70% |       18667      9.56%     42.26% |       11788      6.03%     48.30% |       11754      6.02%     54.31% |       12132      6.21%     60.52% |       10450      5.35%     65.87% |       10458      5.35%     71.23% |       11893      6.09%     77.32% |       10318      5.28%     82.60% |       10206      5.22%     87.82% |       12534      6.42%     94.24% |       11250      5.76%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total       195333                      
system.ruby.L2Cache_Controller.L1_PUTX   |       27821      6.28%      6.28% |       27022      6.10%     12.37% |       26959      6.08%     18.46% |       27147      6.12%     24.58% |       26950      6.08%     30.66% |       27619      6.23%     36.89% |       26785      6.04%     42.94% |       27130      6.12%     49.06% |       27034      6.10%     55.16% |       27648      6.24%     61.39% |       27500      6.20%     67.60% |       27050      6.10%     73.70% |       27160      6.13%     79.83% |       26717      6.03%     85.86% |       27101      6.11%     91.97% |       35591      8.03%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       443234                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |          34      6.30%      6.30% |          26      4.81%     11.11% |          33      6.11%     17.22% |          35      6.48%     23.70% |          29      5.37%     29.07% |          36      6.67%     35.74% |          28      5.19%     40.93% |          27      5.00%     45.93% |          27      5.00%     50.93% |          33      6.11%     57.04% |          39      7.22%     64.26% |          34      6.30%     70.56% |          35      6.48%     77.04% |          42      7.78%     84.81% |          44      8.15%     92.96% |          38      7.04%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total          540                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       38892      6.11%      6.11% |       38980      6.12%     12.23% |       43450      6.82%     19.06% |       40642      6.38%     25.44% |       37179      5.84%     31.28% |       46137      7.25%     38.53% |       38500      6.05%     44.57% |       38776      6.09%     50.66% |       39053      6.13%     56.80% |       38015      5.97%     62.77% |       37863      5.95%     68.72% |       38846      6.10%     74.82% |       37385      5.87%     80.69% |       36798      5.78%     86.47% |       39450      6.20%     92.67% |       46682      7.33%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       636648                      
system.ruby.L2Cache_Controller.M.L1_GETS |       36347      6.03%      6.03% |       37722      6.26%     12.28% |       41770      6.93%     19.21% |       39285      6.51%     25.72% |       35919      5.96%     31.68% |       44505      7.38%     39.06% |       37033      6.14%     45.20% |       37011      6.14%     51.34% |       37681      6.25%     57.59% |       36120      5.99%     63.58% |       36332      6.02%     69.60% |       37289      6.18%     75.79% |       35862      5.95%     81.73% |       35422      5.87%     87.61% |       37923      6.29%     93.90% |       36809      6.10%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       603030                      
system.ruby.L2Cache_Controller.M.L1_GETX |        2381      7.70%      7.70% |        1104      3.57%     11.27% |        1440      4.66%     15.93% |        1193      3.86%     19.79% |        1063      3.44%     23.23% |        1453      4.70%     27.93% |        1300      4.21%     32.14% |        1592      5.15%     37.29% |        1195      3.87%     41.15% |        1746      5.65%     46.80% |        1391      4.50%     51.30% |        1386      4.48%     55.79% |        1347      4.36%     60.14% |        1225      3.96%     64.11% |        1387      4.49%     68.59% |        9708     31.41%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        30911                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |        2381      7.70%      7.70% |        1104      3.57%     11.27% |        1440      4.66%     15.93% |        1193      3.86%     19.79% |        1063      3.44%     23.23% |        1453      4.70%     27.93% |        1300      4.21%     32.14% |        1592      5.15%     37.29% |        1195      3.87%     41.15% |        1746      5.65%     46.80% |        1391      4.50%     51.30% |        1386      4.48%     55.79% |        1347      4.36%     60.14% |        1225      3.96%     64.11% |        1387      4.49%     68.59% |        9708     31.41%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total        30911                      
system.ruby.L2Cache_Controller.MM.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.MM.L1_GETX |          40     25.81%     25.81% |           1      0.65%     26.45% |           0      0.00%     26.45% |          16     10.32%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |          98     63.23%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETX::total          155                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          29      5.46%      5.46% |          31      5.84%     11.30% |          32      6.03%     17.33% |          33      6.21%     23.54% |          29      5.46%     29.00% |          33      6.21%     35.22% |          30      5.65%     40.87% |          27      5.08%     45.95% |          26      4.90%     50.85% |          32      6.03%     56.87% |          38      7.16%     64.03% |          39      7.34%     71.37% |          35      6.59%     77.97% |          42      7.91%     85.88% |          40      7.53%     93.41% |          35      6.59%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          531                      
system.ruby.L2Cache_Controller.NP.L1_GETX |         122      6.27%      6.27% |         106      5.45%     11.72% |         123      6.32%     18.04% |         124      6.37%     24.41% |         135      6.94%     31.35% |         139      7.14%     38.49% |         134      6.89%     45.38% |         135      6.94%     52.31% |         134      6.89%     59.20% |         120      6.17%     65.36% |         119      6.12%     71.48% |         119      6.12%     77.60% |         119      6.12%     83.71% |         106      5.45%     89.16% |         104      5.34%     94.50% |         107      5.50%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1946                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |     7225332      6.25%      6.25% |     7226955      6.25%     12.51% |     7210152      6.24%     18.75% |     7106327      6.15%     24.90% |     7243836      6.27%     31.17% |     7066037      6.12%     37.28% |     7347020      6.36%     43.64% |     7233911      6.26%     49.90% |     7231598      6.26%     56.16% |     7241700      6.27%     62.43% |     7236396      6.26%     68.69% |     7227594      6.26%     74.95% |     7237634      6.26%     81.21% |     7240130      6.27%     87.48% |     7227765      6.26%     93.73% |     7242882      6.27%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total    115545269                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |          43      4.99%      4.99% |          45      5.23%     10.22% |         133     15.45%     25.67% |          56      6.50%     32.17% |          63      7.32%     39.49% |          40      4.65%     44.13% |          35      4.07%     48.20% |          42      4.88%     53.08% |          44      5.11%     58.19% |          45      5.23%     63.41% |          40      4.65%     68.06% |          51      5.92%     73.98% |          58      6.74%     80.72% |          46      5.34%     86.06% |          36      4.18%     90.24% |          84      9.76%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total          861                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |     7332656      6.25%      6.25% |     7329674      6.25%     12.50% |     7343859      6.26%     18.76% |     7219474      6.16%     24.92% |     7342901      6.26%     31.18% |     7211428      6.15%     37.33% |     7461194      6.36%     43.69% |     7340843      6.26%     49.95% |     7337831      6.26%     56.21% |     7341781      6.26%     62.47% |     7337577      6.26%     68.72% |     7335305      6.25%     74.98% |     7336636      6.26%     81.23% |     7339253      6.26%     87.49% |     7333882      6.25%     93.74% |     7340003      6.26%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total    117284297                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |       10831      5.73%      5.73% |       11668      6.17%     11.90% |       16058      8.50%     20.40% |       13176      6.97%     27.37% |        9985      5.28%     32.65% |       18210      9.63%     42.29% |       11479      6.07%     48.36% |       11392      6.03%     54.39% |       11774      6.23%     60.62% |       10111      5.35%     65.97% |       10107      5.35%     71.31% |       11567      6.12%     77.43% |        9986      5.28%     82.72% |        9810      5.19%     87.91% |       12064      6.38%     94.29% |       10797      5.71%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total       189015                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |      101238      3.81%      3.81% |       83720      3.15%      6.96% |      117271      4.42%     11.38% |      159446      6.00%     17.38% |      116829      4.40%     21.78% |      132112      4.97%     26.76% |      178526      6.72%     33.48% |      200455      7.55%     41.03% |      163575      6.16%     47.18% |      143477      5.40%     52.59% |      166852      6.28%     58.87% |      222754      8.39%     67.26% |      203808      7.67%     74.93% |      195910      7.38%     82.31% |      227858      8.58%     90.89% |      242042      9.11%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total      2655873                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |       58784      6.49%      6.49% |       54413      6.00%     12.49% |       58312      6.43%     18.92% |       58881      6.50%     25.42% |       54677      6.03%     31.45% |       54423      6.00%     37.46% |       53983      5.96%     43.41% |       58570      6.46%     49.88% |       57638      6.36%     56.24% |       54991      6.07%     62.30% |       52776      5.82%     68.13% |       58812      6.49%     74.62% |       58442      6.45%     81.06% |       55282      6.10%     87.16% |       56724      6.26%     93.42% |       59611      6.58%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total       906319                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |          80      5.78%      5.78% |         118      8.53%     14.31% |         105      7.59%     21.89% |          81      5.85%     27.75% |          64      4.62%     32.37% |         113      8.16%     40.53% |          51      3.68%     44.22% |          76      5.49%     49.71% |          86      6.21%     55.92% |          65      4.70%     60.62% |          70      5.06%     65.68% |          81      5.85%     71.53% |          92      6.65%     78.18% |         103      7.44%     85.62% |          95      6.86%     92.49% |         104      7.51%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total         1384                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |     7225332      6.25%      6.25% |     7226955      6.25%     12.51% |     7210152      6.24%     18.75% |     7106327      6.15%     24.90% |     7243836      6.27%     31.17% |     7066037      6.12%     37.28% |     7347020      6.36%     43.64% |     7233911      6.26%     49.90% |     7231598      6.26%     56.16% |     7241700      6.27%     62.43% |     7236396      6.26%     68.69% |     7227594      6.26%     74.95% |     7237634      6.26%     81.21% |     7240130      6.27%     87.48% |     7227765      6.26%     93.73% |     7242882      6.27%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total    115545269                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |       32573      6.83%      6.83% |       30816      6.46%     13.28% |       29432      6.17%     19.45% |       33088      6.93%     26.38% |       28792      6.03%     32.42% |       27861      5.84%     38.26% |       25974      5.44%     43.70% |       32090      6.72%     50.42% |       28361      5.94%     56.37% |       28197      5.91%     62.28% |       25554      5.35%     67.63% |       30403      6.37%     74.00% |       31084      6.51%     80.52% |       30057      6.30%     86.81% |       29031      6.08%     92.90% |       33892      7.10%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total       477205                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |        7040      6.57%      6.57% |        4735      4.42%     10.98% |       10423      9.72%     20.71% |        9357      8.73%     29.44% |        7503      7.00%     36.43% |        4113      3.84%     40.27% |        5003      4.67%     44.94% |        5168      4.82%     49.76% |        5861      5.47%     55.23% |        4384      4.09%     59.32% |        4866      4.54%     63.86% |        5090      4.75%     68.60% |       12890     12.02%     80.63% |        4592      4.28%     84.91% |        5650      5.27%     90.18% |       10525      9.82%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total       107200                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |     7332656      6.25%      6.25% |     7329674      6.25%     12.50% |     7343859      6.26%     18.76% |     7219474      6.16%     24.92% |     7342901      6.26%     31.18% |     7211428      6.15%     37.33% |     7461194      6.36%     43.69% |     7340843      6.26%     49.95% |     7337831      6.26%     56.21% |     7341781      6.26%     62.47% |     7337577      6.26%     68.72% |     7335305      6.25%     74.98% |     7336636      6.26%     81.23% |     7339253      6.26%     87.49% |     7333882      6.25%     93.74% |     7340003      6.26%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total    117284297                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |       36347      6.03%      6.03% |       37722      6.26%     12.28% |       41770      6.93%     19.21% |       39285      6.51%     25.72% |       35919      5.96%     31.68% |       44505      7.38%     39.06% |       37033      6.14%     45.20% |       37011      6.14%     51.34% |       37681      6.25%     57.59% |       36120      5.99%     63.58% |       36332      6.02%     69.60% |       37289      6.18%     75.79% |       35862      5.95%     81.73% |       35422      5.87%     87.61% |       37923      6.29%     93.90% |       36809      6.10%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total       603030                      
system.ruby.L2Cache_Controller.OO.L1_GETS |          53      2.90%      2.90% |          57      3.12%      6.01% |         275     15.04%     21.05% |          94      5.14%     26.19% |          27      1.48%     27.67% |         182      9.95%     37.62% |          79      4.32%     41.94% |         116      6.34%     48.28% |         159      8.69%     56.97% |          48      2.62%     59.60% |          64      3.50%     63.09% |         179      9.79%     72.88% |          65      3.55%     76.44% |          65      3.55%     79.99% |         153      8.37%     88.35% |         213     11.65%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total         1829                      
system.ruby.L2Cache_Controller.OO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.OXW.L1_GETS |          47      6.99%      6.99% |          53      7.89%     14.88% |          59      8.78%     23.66% |          51      7.59%     31.25% |          34      5.06%     36.31% |          68     10.12%     46.43% |          44      6.55%     52.98% |          45      6.70%     59.67% |          39      5.80%     65.48% |          31      4.61%     70.09% |          32      4.76%     74.85% |          29      4.32%     79.17% |          41      6.10%     85.27% |          22      3.27%     88.54% |          42      6.25%     94.79% |          35      5.21%    100.00%
system.ruby.L2Cache_Controller.OXW.L1_GETS::total          672                      
system.ruby.L2Cache_Controller.OXW.Unblock |       10831      5.73%      5.73% |       11668      6.17%     11.90% |       16058      8.50%     20.40% |       13176      6.97%     27.37% |        9985      5.28%     32.65% |       18210      9.63%     42.29% |       11479      6.07%     48.36% |       11392      6.03%     54.39% |       11774      6.23%     60.62% |       10111      5.35%     65.97% |       10107      5.35%     71.31% |       11567      6.12%     77.43% |        9986      5.28%     82.72% |        9810      5.19%     87.91% |       12064      6.38%     94.29% |       10797      5.71%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total       189015                      
system.ruby.L2Cache_Controller.S.L1_GETS |          36     13.53%     13.53% |           9      3.38%     16.92% |          10      3.76%     20.68% |          12      4.51%     25.19% |           8      3.01%     28.20% |          12      4.51%     32.71% |           6      2.26%     34.96% |          43     16.17%     51.13% |          14      5.26%     56.39% |          16      6.02%     62.41% |          13      4.89%     67.29% |          10      3.76%     71.05% |           9      3.38%     74.44% |          13      4.89%     79.32% |          41     15.41%     94.74% |          14      5.26%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total          266                      
system.ruby.L2Cache_Controller.S.L1_GETX |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |          15      0.54%      0.54% |          13      0.47%      1.01% |          10      0.36%      1.36% |           6      0.22%      1.58% |           6      0.22%      1.79% |           0      0.00%      1.79% |          16      0.57%      2.37% |        2304     82.70%     85.07% |          59      2.12%     87.19% |          68      2.44%     89.63% |          63      2.26%     91.89% |          29      1.04%     92.93% |          28      1.01%     93.93% |          32      1.15%     95.08% |         111      3.98%     99.07% |          26      0.93%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total         2786                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total            2                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           1      0.04%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |        2260     93.50%     93.55% |          30      1.24%     94.79% |          21      0.87%     95.66% |           7      0.29%     95.95% |           2      0.08%     96.03% |           0      0.00%     96.03% |           1      0.04%     96.07% |          72      2.98%     99.05% |          23      0.95%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total         2417                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |          30     15.71%     15.71% |           8      4.19%     19.90% |           7      3.66%     23.56% |           6      3.14%     26.70% |           3      1.57%     28.27% |           8      4.19%     32.46% |           4      2.09%     34.55% |          38     19.90%     54.45% |          10      5.24%     59.69% |           9      4.71%     64.40% |           7      3.66%     68.06% |           8      4.19%     72.25% |           4      2.09%     74.35% |           6      3.14%     77.49% |          35     18.32%     95.81% |           8      4.19%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total          191                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |           1      0.44%      0.44% |           2      0.88%      1.33% |           0      0.00%      1.33% |           0      0.00%      1.33% |           0      0.00%      1.33% |           0      0.00%      1.33% |           1      0.44%      1.77% |          95     42.04%     43.81% |           1      0.44%     44.25% |          31     13.72%     57.96% |          12      5.31%     63.27% |           0      0.00%     63.27% |           2      0.88%     64.16% |          69     30.53%     94.69% |          12      5.31%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total          226                      
system.ruby.L2Cache_Controller.SLSS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_PUTS::total           34                      
system.ruby.L2Cache_Controller.SLSS.Unblock |          15      0.54%      0.54% |          13      0.47%      1.01% |          10      0.36%      1.36% |           6      0.22%      1.58% |           6      0.22%      1.79% |           0      0.00%      1.79% |          16      0.57%      2.37% |        2304     82.70%     85.07% |          59      2.12%     87.19% |          68      2.44%     89.63% |          63      2.26%     91.89% |          29      1.04%     92.93% |          28      1.01%     93.93% |          32      1.15%     95.08% |         111      3.98%     99.07% |          26      0.93%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total         2786                      
system.ruby.L2Cache_Controller.SLSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     90.91%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_GETS::total           11                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total           26                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           1      0.04%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |           0      0.00%      0.04% |        2260     93.50%     93.55% |          30      1.24%     94.79% |          21      0.87%     95.66% |           7      0.29%     95.95% |           2      0.08%     96.03% |           0      0.00%     96.03% |           1      0.04%     96.07% |          72      2.98%     99.05% |          23      0.95%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total         2417                      
system.ruby.L2Cache_Controller.SS.Unblock |          36     13.53%     13.53% |           9      3.38%     16.92% |          10      3.76%     20.68% |          12      4.51%     25.19% |           8      3.01%     28.20% |          12      4.51%     32.71% |           6      2.26%     34.96% |          43     16.17%     51.13% |          14      5.26%     56.39% |          16      6.02%     62.41% |          13      4.89%     67.29% |          10      3.76%     71.05% |           9      3.38%     74.44% |          13      4.89%     79.32% |          41     15.41%     94.74% |          14      5.26%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total          266                      
system.ruby.L2Cache_Controller.SW.Unblock |          30     15.71%     15.71% |           8      4.19%     19.90% |           7      3.66%     23.56% |           6      3.14%     26.70% |           3      1.57%     28.27% |           8      4.19%     32.46% |           4      2.09%     34.55% |          38     19.90%     54.45% |          10      5.24%     59.69% |           9      4.71%     64.40% |           7      3.66%     68.06% |           8      4.19%     72.25% |           4      2.09%     74.35% |           6      3.14%     77.49% |          35     18.32%     95.81% |           8      4.19%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total          191                      
system.ruby.L2Cache_Controller.Unblock   |    14711161      6.25%      6.25% |    14704126      6.25%     12.50% |    14765172      6.28%     18.78% |    14504837      6.16%     24.94% |    14723085      6.26%     31.20% |    14483062      6.16%     37.35% |    14965110      6.36%     43.71% |    14723624      6.26%     49.97% |    14715697      6.25%     56.23% |    14718336      6.26%     62.48% |    14710158      6.25%     68.73% |    14710207      6.25%     74.98% |    14709998      6.25%     81.24% |    14711603      6.25%     87.49% |    14708419      6.25%     93.74% |    14728666      6.26%    100.00%
system.ruby.L2Cache_Controller.Unblock::total    235293261                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   5800496801                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.001887                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.001309                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.043401                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |  5789550218     99.81%     99.81% |    10946583      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   5800496801                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples   6036980669                      
system.ruby.LD.latency_hist_seqr::mean       2.889027                      
system.ruby.LD.latency_hist_seqr::gmean      1.165950                      
system.ruby.LD.latency_hist_seqr::stdev      9.433008                      
system.ruby.LD.latency_hist_seqr         |  6036978229    100.00%    100.00% |        1656      0.00%    100.00% |         666      0.00%    100.00% |          80      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    6036980669                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples    236483868                      
system.ruby.LD.miss_latency_hist_seqr::mean    49.176966                      
system.ruby.LD.miss_latency_hist_seqr::gmean    48.783690                      
system.ruby.LD.miss_latency_hist_seqr::stdev     6.446688                      
system.ruby.LD.miss_latency_hist_seqr    |   236481428    100.00%    100.00% |        1656      0.00%    100.00% |         666      0.00%    100.00% |          80      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total    236483868                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       138131                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      138131    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       138131                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       231087                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    23.404895                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     4.847888                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    42.087250                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      230109     99.58%     99.58% |         662      0.29%     99.86% |         276      0.12%     99.98% |          38      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       231087                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        92956                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean    56.698180                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    50.614134                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev    50.489058                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       91978     98.95%     98.95% |         662      0.71%     99.66% |         276      0.30%     99.96% |          38      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        92956                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       231087                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      231087    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       231087                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       231087                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      231087    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       231087                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          144                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         144    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          144                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples          227                      
system.ruby.RMW_Read.latency_hist_seqr::mean    50.511013                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     5.025845                      
system.ruby.RMW_Read.latency_hist_seqr::stdev   120.540206                      
system.ruby.RMW_Read.latency_hist_seqr   |         205     90.31%     90.31% |           8      3.52%     93.83% |           4      1.76%     95.59% |           4      1.76%     97.36% |           4      1.76%     99.12% |           2      0.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          227                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           83                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   136.409639                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    82.749375                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   168.144540                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          61     73.49%     73.49% |           8      9.64%     83.13% |           4      4.82%     87.95% |           4      4.82%     92.77% |           4      4.82%     97.59% |           2      2.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           83                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    128067485                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000015                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000010                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.003819                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |   128065629    100.00%    100.00% |        1852      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    128067485                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples    128416214                      
system.ruby.ST.latency_hist_seqr::mean       1.135595                      
system.ruby.ST.latency_hist_seqr::gmean      1.010619                      
system.ruby.ST.latency_hist_seqr::stdev      3.238359                      
system.ruby.ST.latency_hist_seqr         |   128415698    100.00%    100.00% |         336      0.00%    100.00% |          52      0.00%    100.00% |          22      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          96      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     128416214                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       348729                      
system.ruby.ST.miss_latency_hist_seqr::mean    50.926373                      
system.ruby.ST.miss_latency_hist_seqr::gmean    48.716358                      
system.ruby.ST.miss_latency_hist_seqr::stdev    37.092516                      
system.ruby.ST.miss_latency_hist_seqr    |      348213     99.85%     99.85% |         336      0.10%     99.95% |          52      0.01%     99.96% |          22      0.01%     99.97% |          10      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          96      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       348729                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  3143.454837                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3143.462943                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  2000.749955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  2000.756002                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  4366.360425                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  4104.352332                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  4100.808436                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  4100.824012                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  2026.440062                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  2029.096587                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  2000.471992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  2000.468744                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  1999.525613                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  1999.520274                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  3516.175753                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  3231.221435                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  2000.402723                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  2001.056585                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  1999.799264                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  1999.798192                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  2438.010472                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  2438.130001                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  2000.236279                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  2000.238015                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  2084.590214                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  2084.596694                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  2889.392025                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  2889.399222                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  2192.563072                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  2171.224767                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  2176.679485                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  2176.701668                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples  11182238751                      
system.ruby.hit_latency_hist_seqr::mean      1.000979                      
system.ruby.hit_latency_hist_seqr::gmean     1.000679                      
system.ruby.hit_latency_hist_seqr::stdev     0.031275                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% | 11171290304     99.90%     99.90% |    10948443      0.10%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total  11182238751                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    190498494                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    183035784                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses      7462710                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    164214715                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    164214117                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          598                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       1980392                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.606283                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.006394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.038446                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   657.545845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs   380.464117                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  6499.197663                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.029428                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   337.710029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.025503                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  9476.915987                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load    117769608                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         4227                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load         5294                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses    193855170                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits    186455369                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses      7399801                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses    164501520                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits    164501405                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles       1949477                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.612549                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   332.419369                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.037974                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   664.294442                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs   264.498622                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  5503.995763                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.027768                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   335.368225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.025271                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  8935.142974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load    116426052                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          422                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load           37                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.414410                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses    193768202                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits    186364250                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses      7403952                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses    164603430                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits    164603300                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles      1930038                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.612654                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   332.392742                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.037937                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   668.124158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs   572.777574                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  4921.443375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.025273                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.394865                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.025286                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  8456.777553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load    115534737                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store          338                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load           27                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.378435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses    193879919                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits    186478751                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses      7401168                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses    164355613                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits    164355494                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses          119                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles      1939395                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.612347                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   332.383833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.037923                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   663.254356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs   910.701275                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  5763.317057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.025248                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.382603                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.025277                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  8964.125873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load    116549485                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          458                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.375021                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses    189554835                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits    182153634                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses      7401201                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses    164390079                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits    164389949                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles      1932453                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.604973                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   332.391389                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.037929                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   658.732988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs   392.784807                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  5189.503340                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.025259                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.379591                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.025277                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  9436.015059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load    117494890                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          336                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load           24                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.371842                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses    193877800                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits    186478966                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses      7398834                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses    164361028                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits    164360900                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses          128                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles      1936395                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.612349                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   332.373952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.037913                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   670.219419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs   473.521979                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  5250.152372                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.025310                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.410822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.025269                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  8997.508689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load    116418243                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          330                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load           33                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.368575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses    193849015                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits    186448935                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses      7400080                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses    164389643                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits    164389519                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses          124                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles      1940423                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.612346                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   332.371364                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.037915                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   668.507274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs   942.926127                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  5809.444416                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.025240                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.372436                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.025273                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  8983.297035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load    116555867                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          368                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load           20                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.365231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses    189464576                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits    182065653                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses      7398923                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses    164316359                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits    164316234                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles      1934248                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.604689                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   332.366353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.037966                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   656.861552                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs  1418.383252                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  6406.799522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.025574                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.436078                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.025270                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  9474.943904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load    117327796                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          533                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load           47                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.361731                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses    193757113                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits    186351681                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses      7405432                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses    164663327                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits    164663198                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses          129                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles       1949573                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.612660                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   332.428929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.037972                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   666.743018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs   248.483322                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4925.873780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.026273                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   333.562603                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.025291                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  8976.463889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load    116622046                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          319                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load           42                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.410753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses    189801485                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits    182402450                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses      7399035                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses    164349191                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits    164349056                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses          135                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles       1933542                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.605315                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   332.422359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.037942                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   658.359423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs   396.485535                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  5064.688645                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.025423                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.532222                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.025269                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  9428.514278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load    117297215                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store          545                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load           25                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.407092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses    193864455                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits    186461125                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses      7403330                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses    164407376                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits    164407253                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses          123                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles       1947669                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.612410                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   332.410775                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.037941                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   664.993097                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs   249.915722                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3585.082163                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.025553                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.661678                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.025284                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  8935.515375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load    116584102                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store          361                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load           40                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.403835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses    193787477                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits    186381682                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses      7405795                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses    164588880                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits    164588754                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles       1928414                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.612660                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   332.411002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.037959                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   667.019781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs   276.062911                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3802.384771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.025408                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.431086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.025292                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  8545.087963                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load    115434920                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store          272                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load           33                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.400141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses    193900450                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits    186500581                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses      7399869                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses    164388032                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits    164387911                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses          121                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles       1938097                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.612516                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   332.409131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.037943                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   669.268429                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs   358.352081                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4365.436339                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.026722                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   334.138129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.025271                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  8583.583006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load    115401272                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store          359                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load           25                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.397222                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses    193870072                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits    186469958                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses      7400114                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses    164424020                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits    164423897                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses          123                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles       1941507                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.612444                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   332.399329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.037919                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   664.481454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs   537.795507                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  5185.617839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.025304                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.421504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.025273                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  8952.380312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load    116478135                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store          255                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load           52                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.393607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses    193897227                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits    186496889                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses      7400338                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses    164337385                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits    164337260                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles       1945567                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.612350                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   332.398095                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.037917                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   669.584027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs   224.031489                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  4187.130933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.025259                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.395404                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.025273                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  8967.998559                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load    116600908                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store          327                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.389284                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses    193798906                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits    186394878                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses      7404028                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses    164569534                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits    164569409                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles       1926392                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.612647                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   332.391365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.037941                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   664.942568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs   375.576450                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  4443.451180                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.025278                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.390062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.025286                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  8448.351631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load    115452368                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store          324                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load           37                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.383930                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000380                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   361.760204                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.030523                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4615.806088                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls       210849                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses      7486064                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits      7264154                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       221910                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.261030                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  5208.705888                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.025345                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4005.084468                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   362.972265                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.029194                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  4263.152200                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls       181818                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses      7393954                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits      7265848                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       128106                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles            12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.260928                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  5254.310907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.025182                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  3674.425325                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   362.987612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.029881                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  3961.489297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls       262050                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses      7394266                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits      7274235                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       120031                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles           14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.261215                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  5254.193546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.025187                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3360.139370                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   341.604848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.032101                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time  4350.026229                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls       331475                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses      7395176                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits      7266359                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       128817                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           16                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.260950                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  5242.221328                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.025189                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3692.880104                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   341.396223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.032823                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  4687.192758                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls       321653                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses      7393394                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits      7274938                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       118456                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           18                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.261240                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  5244.547702                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.025185                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4006.801281                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   344.407985                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.030778                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  4308.211223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls       299632                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses      7394006                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits      7276868                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       117138                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles           35                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.261305                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  5250.722623                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.025188                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3680.184363                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   344.423671                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.031970                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  4345.134554                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls       333495                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses      7394268                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits      7267263                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       127005                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles           14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.260979                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  5238.749173                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.025186                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3685.526189                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   342.283579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.035020                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  4728.095738                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls       378333                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses      7485546                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits      7289523                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       196023                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles         1623                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.261887                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  5198.035561                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.025358                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  4021.129995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   363.273533                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.030769                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  4298.115295                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls       230319                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses      7436604                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits      7253515                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       183089                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles          1304                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.260582                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  5213.787164                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.025306                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3676.912903                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   336.797512                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.031461                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  4670.534128                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls       273623                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      7298303                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits      7146879                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       151424                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           361                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.256700                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time  5243.662980                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.024848                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  4007.695385                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   340.108300                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.030442                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  4283.663695                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls       218088                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses      7402227                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits      7280895                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       121332                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles           181                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.261459                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  5251.873766                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.025212                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  3672.125244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   357.807199                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.029259                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  3947.292045                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls       228756                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses      7289435                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits      7112047                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       177388                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles            13                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.255493                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  5242.794161                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.024814                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3350.820917                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   341.570529                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.030984                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  3963.991245                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls       277836                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses      7523786                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits      7385410                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       138376                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           858                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.265238                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  5227.444123                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.025625                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3355.381476                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   362.605429                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.032259                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  4343.118086                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls       308703                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses      7402293                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits      7274903                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       127390                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            42                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.261256                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  5241.374007                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.025213                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  3687.055473                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   341.996642                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.031056                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  4310.300130                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls       267831                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses      7398798                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits      7270591                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       128207                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            26                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.261100                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  5244.625353                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.025200                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3676.689532                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   362.181268                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.029633                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  3949.097202                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls       242350                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses      7398966                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits      7279695                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       119271                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.261410                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  5255.650162                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.025202                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3353.457987                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples    11419169052                      
system.ruby.latency_hist_seqr::mean          2.000728                      
system.ruby.latency_hist_seqr::gmean         1.084721                      
system.ruby.latency_hist_seqr::stdev         6.940498                      
system.ruby.latency_hist_seqr            | 11419164715    100.00%    100.00% |        2772      0.00%    100.00% |        1010      0.00%    100.00% |         147      0.00%    100.00% |          19      0.00%    100.00% |          10      0.00%    100.00% |          21      0.00%    100.00% |         358      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total      11419169052                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples    236930301                      
system.ruby.miss_latency_hist_seqr::mean    49.185218                      
system.ruby.miss_latency_hist_seqr::gmean    48.784809                      
system.ruby.miss_latency_hist_seqr::stdev     6.931573                      
system.ruby.miss_latency_hist_seqr       |   236925964    100.00%    100.00% |        2772      0.00%    100.00% |        1010      0.00%    100.00% |         147      0.00%    100.00% |          19      0.00%    100.00% |          10      0.00%    100.00% |          21      0.00%    100.00% |         358      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total    236930301                      
system.ruby.network.average_flit_latency    19.851325                      
system.ruby.network.average_flit_network_latency     9.454187                      
system.ruby.network.average_flit_queueing_latency    10.397138                      
system.ruby.network.average_flit_vnet_latency |    8.331514                       |    6.384646                       |    9.741383                      
system.ruby.network.average_flit_vqueue_latency |    1.488929                       |           1                       |   12.675944                      
system.ruby.network.average_hops             2.503465                      
system.ruby.network.average_packet_latency    13.338733                      
system.ruby.network.average_packet_network_latency     9.067941                      
system.ruby.network.average_packet_queueing_latency     4.270792                      
system.ruby.network.average_packet_vnet_latency |    8.248592                       |    6.384646                       |    9.483114                      
system.ruby.network.average_packet_vqueue_latency |    1.494121                       |           1                       |    5.677731                      
system.ruby.network.avg_link_utilization    18.335162                      
system.ruby.network.avg_vc_load          |    1.669605      9.11%      9.11% |    1.582952      8.63%     17.74% |    0.251210      1.37%     19.11% |    0.229725      1.25%     20.36% |    0.000025      0.00%     20.36% |    0.000002      0.00%     20.36% |    0.000002      0.00%     20.36% |    0.000002      0.00%     20.36% |   10.882259     59.35%     79.71% |    1.999660     10.91%     90.62% |    0.906969      4.95%     95.57% |    0.812751      4.43%    100.00%
system.ruby.network.avg_vc_load::total      18.335162                      
system.ruby.network.ext_in_link_utilization   2378017115                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization   2378017115                      
system.ruby.network.flit_network_latency |  2018413081                       |       15885                       |  9225594202                      
system.ruby.network.flit_queueing_latency |   360711660                       |        2488                       | 12004775364                      
system.ruby.network.flits_injected       |   242262470     20.37%     20.37% |        2488      0.00%     20.37% |   947051762     79.63%    100.00%
system.ruby.network.flits_injected::total   1189316720                      
system.ruby.network.flits_received       |   242262470     20.37%     20.37% |        2488      0.00%     20.37% |   947051763     79.63%    100.00%
system.ruby.network.flits_received::total   1189316721                      
system.ruby.network.int_link_utilization   5952980935                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |  1977300726                       |       15885                       |  4486403477                      
system.ruby.network.packet_queueing_latency |   358161268                       |        2488                       |  2686100068                      
system.ruby.network.packets_injected     |   239713718     33.63%     33.63% |        2488      0.00%     33.63% |   473093906     66.37%    100.00%
system.ruby.network.packets_injected::total    712810112                      
system.ruby.network.packets_received     |   239713718     33.63%     33.63% |        2488      0.00%     33.63% |   473093907     66.37%    100.00%
system.ruby.network.packets_received::total    712810113                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads    379962667                      
system.ruby.network.routers00.buffer_writes    379962667                      
system.ruby.network.routers00.crossbar_activity    190288233                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity    193952457                      
system.ruby.network.routers00.sw_output_arbiter_activity    190288233                      
system.ruby.network.routers01.buffer_reads    527716205                      
system.ruby.network.routers01.buffer_writes    527716205                      
system.ruby.network.routers01.crossbar_activity    264014170                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity    273183875                      
system.ruby.network.routers01.sw_output_arbiter_activity    264014170                      
system.ruby.network.routers02.buffer_reads    524215316                      
system.ruby.network.routers02.buffer_writes    524215316                      
system.ruby.network.routers02.crossbar_activity    262211735                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity    271183465                      
system.ruby.network.routers02.sw_output_arbiter_activity    262211735                      
system.ruby.network.routers03.buffer_reads    370938749                      
system.ruby.network.routers03.buffer_writes    370938749                      
system.ruby.network.routers03.crossbar_activity    185521474                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity    188956876                      
system.ruby.network.routers03.sw_output_arbiter_activity    185521474                      
system.ruby.network.routers04.buffer_reads    521585047                      
system.ruby.network.routers04.buffer_writes    521585047                      
system.ruby.network.routers04.crossbar_activity    260924370                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity    267936930                      
system.ruby.network.routers04.sw_output_arbiter_activity    260924370                      
system.ruby.network.routers05.buffer_reads    667510078                      
system.ruby.network.routers05.buffer_writes    667510078                      
system.ruby.network.routers05.crossbar_activity    333812755                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity    345787255                      
system.ruby.network.routers05.sw_output_arbiter_activity    333812755                      
system.ruby.network.routers06.buffer_reads    670996509                      
system.ruby.network.routers06.buffer_writes    670996509                      
system.ruby.network.routers06.crossbar_activity    335547679                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity    347683594                      
system.ruby.network.routers06.sw_output_arbiter_activity    335547679                      
system.ruby.network.routers07.buffer_reads    519136526                      
system.ruby.network.routers07.buffer_writes    519136526                      
system.ruby.network.routers07.crossbar_activity    259609420                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity    266598667                      
system.ruby.network.routers07.sw_output_arbiter_activity    259609420                      
system.ruby.network.routers08.buffer_reads    519098385                      
system.ruby.network.routers08.buffer_writes    519098385                      
system.ruby.network.routers08.crossbar_activity    259637135                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity    266593923                      
system.ruby.network.routers08.sw_output_arbiter_activity    259637135                      
system.ruby.network.routers09.buffer_reads    665705554                      
system.ruby.network.routers09.buffer_writes    665705554                      
system.ruby.network.routers09.crossbar_activity    332899616                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity    344790298                      
system.ruby.network.routers09.sw_output_arbiter_activity    332899616                      
system.ruby.network.routers10.buffer_reads    666005891                      
system.ruby.network.routers10.buffer_writes    666005891                      
system.ruby.network.routers10.crossbar_activity    333041543                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity    345012253                      
system.ruby.network.routers10.sw_output_arbiter_activity    333041543                      
system.ruby.network.routers11.buffer_reads    518085795                      
system.ruby.network.routers11.buffer_writes    518085795                      
system.ruby.network.routers11.crossbar_activity    259073251                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity    265995707                      
system.ruby.network.routers11.sw_output_arbiter_activity    259073251                      
system.ruby.network.routers12.buffer_reads    370347460                      
system.ruby.network.routers12.buffer_writes    370347460                      
system.ruby.network.routers12.crossbar_activity    185217814                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity    188698093                      
system.ruby.network.routers12.sw_output_arbiter_activity    185217814                      
system.ruby.network.routers13.buffer_reads    518288411                      
system.ruby.network.routers13.buffer_writes    518288411                      
system.ruby.network.routers13.crossbar_activity    259180147                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity    268018877                      
system.ruby.network.routers13.sw_output_arbiter_activity    259180147                      
system.ruby.network.routers14.buffer_reads    518801025                      
system.ruby.network.routers14.buffer_writes    518801025                      
system.ruby.network.routers14.crossbar_activity    259428179                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity    268312985                      
system.ruby.network.routers14.sw_output_arbiter_activity    259428179                      
system.ruby.network.routers15.buffer_reads    372604432                      
system.ruby.network.routers15.buffer_writes    372604432                      
system.ruby.network.routers15.crossbar_activity    186321602                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity    189866613                      
system.ruby.network.routers15.sw_output_arbiter_activity    186321602                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples  11419169058                      
system.ruby.outstanding_req_hist_seqr::mean     1.646526                      
system.ruby.outstanding_req_hist_seqr::gmean     1.534712                      
system.ruby.outstanding_req_hist_seqr::stdev     0.615612                      
system.ruby.outstanding_req_hist_seqr    |  4775314140     41.82%     41.82% |  6547976386     57.34%     99.16% |    95147200      0.83%     99.99% |      731076      0.01%    100.00% |         230      0.00%    100.00% |          26      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total  11419169058                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 197107194834                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
