read_verilog ../top1.v
proc
memory
write_firrtl firrtl.firrtl
write_verilog synth.v
