# VSD RISC-V SoC Tapeout Program

Repository containing my work for the **VSD RISC-V SoC Tapeout Program**, documenting the end-to-end journey of learning to build a RISC-V based SoC.  

---

## ğŸ“… Weekly Progress

### Week 0 â€“ Getting Started with SoC & Tools Installation
- Installed required tools (e.g., **Yosys**, **iverilog**, **gtkwave**, **ngspice**, etc.).
- Set up the working environment on Ubuntu.
- Understood the basics of SoC design flow: Specification â†’ RTL design â†’ Functional Verification â†’ Synthesis â†’ SoC Integration â†’ Floorplanning â†’ Placement â†’ CTS â†’ Routing â†’ GDSII generation â†’ DRC/LVS checks â†’ Fabrication (Tapeout â†’ Tapein).

### Week 1 â€“ RTL Design and Synthesis Basics

#### Day 1 â€“ Verilog Simulation and Synthesis
ğŸ”¹ Key Learnings  
- Simulate a Verilog design using **Icarus Verilog (iverilog)**  
- View output waveforms using **GTKWave**  
- Synthesize the design with **Yosys**  

#### Day 2 â€“ Verilog & Synthesis
ğŸ”¹ Key Learnings  
- Understand the **Sky130 Library**  
- Learn about **Hierarchical vs. Flattened Synthesis**  
- Explore different **Types of D Flip-Flops (DFFs)**  

#### Day 3 â€“ Combinational & Sequential Optimization
ğŸ”¹ Key Learnings  
- Learn about **Constant Propagation**  
- Understand **State Optimization**  
- Explore **Cloning**  
- Study **Retiming**  

#### Day 4 â€“ Gate-Level Simulation (GLS) & Key Concepts
ğŸ”¹ Key Learnings  
- Perform **Gate-Level Simulation (GLS)** using Sky130 standard cell library  
- Understand **Blocking vs. Non-Blocking assignments** in Verilog  
- Learn about **Synthesisâ€“Simulation Mismatch** and how to avoid it  

#### Day 5 â€“ Optimization in Synthesis
ğŸ”¹ Key Learnings  
- Understand **If-Else statements** in Verilog and their effect on synthesis  
- Learn about **Inferred Latches** in Verilog and why they should be avoided  
- Explore the role of **For Loops** in Verilog  
- Use **Generate Blocks** in Verilog for scalable design  
- Introduction to **Ripple Carry Adder (RCA)** in digital logic  

---

## ğŸ™ Acknowledgment  

I am thankful to **Kunal Ghosh** sir and the **VSD (VLSI System Design) team** for organizing the RISC-V SoC Tapeout Program free of cost.  
