// Seed: 2866987435
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always @(posedge "") begin : LABEL_0
    id_1 = id_1;
    wait (1);
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    input wand id_6
    , id_9,
    input tri0 id_7
);
  always @(*) id_9 = id_4 ^ id_6;
  assign id_9 = id_2;
  tri0 id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
