---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* Ph.D in Electrical & Computer Engineering, Purdue University, USA, 2016
* M.Tech. in Microelectronics, Indian Institute of Technology (IIT), Bombay, 2010
* B.Tech. in Electrical Engineering, Indian Institute of Technology (IIT), Bombay, 2010


Work experience
======
* Staff Engineer, Western Digital (present)
  * CMOS performance optimization through process/device co-development for meeting 3D NAND system level metrics
  * Tracking mass production process variation to feedback into active and passive device models 
  * Define electrical design rules (EDR), estimate CMOS performance targets and drive process yield by interfacing with foundry
  
*	Thin Films Engineer, Intel Corporation (2016 â€“ 2017)
  * Optimize high volume manufacturing of nanoscale ALD thin films using design of experiments
  * Stabilize process yield using model-based problem solving and statistical process control
  * Drive quality assurance to meet ISO 9001 standards along with training of new engineers across world-wide Intel fabs 
  
Skills
======
* Skill 1
* Skill 2
  * Sub-skill 2.1
  * Sub-skill 2.2
  * Sub-skill 2.3
* Skill 3

Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Talks
======
  <ul>{% for post in site.talks %}
    {% include archive-single-talk-cv.html %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Service and leadership
======
* Currently signed in to 43 different slack teams
