Analysis & Synthesis report for Register_File
Thu May 30 09:49:21 2019
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 30 09:49:21 2019       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; Register_File                               ;
; Top-level Entity Name              ; register_32_bit                             ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; register_32_bit    ; Register_File      ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; register_32_bit.bdf              ; yes             ; User Block Diagram/Schematic File  ; Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 67               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; Out[31]~output   ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 67               ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |register_32_bit           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 67   ; 0            ; |register_32_bit    ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; inst[0..31]                            ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32 ;                                      ;
+----------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Thu May 30 09:49:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_file.bdf
    Info (12023): Found entity 1: Register_File
Info (12021): Found 1 design units, including 1 entities, in source file register_32_bit.bdf
    Info (12023): Found entity 1: register_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file lpm_decode0.v
    Info (12023): Found entity 1: lpm_decode0 File: Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_decode0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file decoder32.bdf
    Info (12023): Found entity 1: decoder32
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_32_bit.bdf
    Info (12023): Found entity 1: adder_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/half_adder.bdf
    Info (12023): Found entity 1: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/full_adder.bdf
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_8_bit.bdf
    Info (12023): Found entity 1: adder_8_bit
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux0.v
    Info (12023): Found entity 1: lpm_mux0 File: Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_inv0.v
    Info (12023): Found entity 1: lpm_inv0 File: Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lpm_and0.v
    Info (12023): Found entity 1: lpm_and0 File: Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_and0.v Line: 39
Info (15248): File "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.v" is a duplicate of already analyzed file "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file lpm_inv0.v
Info (12021): Found 1 design units, including 1 entities, in source file lpm_xor0.v
    Info (12023): Found entity 1: lpm_xor0 File: Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_xor0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/one_bit_left_shifter.bdf
    Info (12023): Found entity 1: one_bit_left_shifter
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux1.v
    Info (12023): Found entity 1: lpm_mux1 File: Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/left_shifter.bdf
    Info (12023): Found entity 1: left_shifter
Info (12021): Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/l_8_shifter.bdf
    Info (12023): Found entity 1: l_8_shifter
Info (12127): Elaborating entity "register_32_bit" for the top level hierarchy
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Out[31]" is stuck at GND
    Warning (13410): Pin "Out[30]" is stuck at GND
    Warning (13410): Pin "Out[29]" is stuck at GND
    Warning (13410): Pin "Out[28]" is stuck at GND
    Warning (13410): Pin "Out[27]" is stuck at GND
    Warning (13410): Pin "Out[26]" is stuck at GND
    Warning (13410): Pin "Out[25]" is stuck at GND
    Warning (13410): Pin "Out[24]" is stuck at GND
    Warning (13410): Pin "Out[23]" is stuck at GND
    Warning (13410): Pin "Out[22]" is stuck at GND
    Warning (13410): Pin "Out[21]" is stuck at GND
    Warning (13410): Pin "Out[20]" is stuck at GND
    Warning (13410): Pin "Out[19]" is stuck at GND
    Warning (13410): Pin "Out[18]" is stuck at GND
    Warning (13410): Pin "Out[17]" is stuck at GND
    Warning (13410): Pin "Out[16]" is stuck at GND
    Warning (13410): Pin "Out[15]" is stuck at GND
    Warning (13410): Pin "Out[14]" is stuck at GND
    Warning (13410): Pin "Out[13]" is stuck at GND
    Warning (13410): Pin "Out[12]" is stuck at GND
    Warning (13410): Pin "Out[11]" is stuck at GND
    Warning (13410): Pin "Out[10]" is stuck at GND
    Warning (13410): Pin "Out[9]" is stuck at GND
    Warning (13410): Pin "Out[8]" is stuck at GND
    Warning (13410): Pin "Out[7]" is stuck at GND
    Warning (13410): Pin "Out[6]" is stuck at GND
    Warning (13410): Pin "Out[5]" is stuck at GND
    Warning (13410): Pin "Out[4]" is stuck at GND
    Warning (13410): Pin "Out[3]" is stuck at GND
    Warning (13410): Pin "Out[2]" is stuck at GND
    Warning (13410): Pin "Out[1]" is stuck at GND
    Warning (13410): Pin "Out[0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 35 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "write_enable"
    Warning (15610): No output dependent on input pin "data[31]"
    Warning (15610): No output dependent on input pin "data[30]"
    Warning (15610): No output dependent on input pin "data[29]"
    Warning (15610): No output dependent on input pin "data[28]"
    Warning (15610): No output dependent on input pin "data[27]"
    Warning (15610): No output dependent on input pin "data[26]"
    Warning (15610): No output dependent on input pin "data[25]"
    Warning (15610): No output dependent on input pin "data[24]"
    Warning (15610): No output dependent on input pin "data[23]"
    Warning (15610): No output dependent on input pin "data[22]"
    Warning (15610): No output dependent on input pin "data[21]"
    Warning (15610): No output dependent on input pin "data[20]"
    Warning (15610): No output dependent on input pin "data[19]"
    Warning (15610): No output dependent on input pin "data[18]"
    Warning (15610): No output dependent on input pin "data[17]"
    Warning (15610): No output dependent on input pin "data[16]"
    Warning (15610): No output dependent on input pin "data[15]"
    Warning (15610): No output dependent on input pin "data[14]"
    Warning (15610): No output dependent on input pin "data[13]"
    Warning (15610): No output dependent on input pin "data[12]"
    Warning (15610): No output dependent on input pin "data[11]"
    Warning (15610): No output dependent on input pin "data[10]"
    Warning (15610): No output dependent on input pin "data[9]"
    Warning (15610): No output dependent on input pin "data[8]"
    Warning (15610): No output dependent on input pin "data[7]"
    Warning (15610): No output dependent on input pin "data[6]"
    Warning (15610): No output dependent on input pin "data[5]"
    Warning (15610): No output dependent on input pin "data[4]"
    Warning (15610): No output dependent on input pin "data[3]"
    Warning (15610): No output dependent on input pin "data[2]"
    Warning (15610): No output dependent on input pin "data[1]"
    Warning (15610): No output dependent on input pin "data[0]"
    Warning (15610): No output dependent on input pin "clear"
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4988 megabytes
    Info: Processing ended: Thu May 30 09:49:21 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:21


