target:
	th.ldd		a0, a1, (a2), 0, 4
	th.lwd		a0, a1, (a2), 1, 3
	th.lwud		a0, a1, (a2), 2, 3
	th.sdd		a0, a1, (a2), 3, 4
	th.swd		a0, a1, (a2), 0, 3
