/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [34:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [14:0] celloutsig_0_61z;
  reg [2:0] celloutsig_0_67z;
  wire [27:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_73z;
  wire [14:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [29:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [30:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = !(celloutsig_1_0z[6] ? celloutsig_1_9z : celloutsig_1_12z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_11z | celloutsig_0_13z[2]);
  assign celloutsig_1_4z = celloutsig_1_0z[4] | ~(1'h1);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(celloutsig_0_5z);
  assign celloutsig_0_26z = celloutsig_0_12z[2] | ~(in_data[43]);
  assign celloutsig_0_8z = celloutsig_0_6z[12:7] + { celloutsig_0_6z[25:22], celloutsig_0_1z, celloutsig_0_3z };
  reg [8:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 9'h000;
    else _08_ <= { celloutsig_0_4z[2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z };
  assign { _01_[8], _00_, _01_[6:0] } = _08_;
  assign celloutsig_0_7z = { celloutsig_0_4z[7:3], celloutsig_0_1z } === { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_17z[16:12] === { celloutsig_1_17z[20:18], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_1z = { in_data[60:56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } === in_data[46:27];
  assign celloutsig_0_34z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_23z } > { celloutsig_0_33z[1:0], celloutsig_0_12z };
  assign celloutsig_0_47z = { celloutsig_0_33z[4:3], celloutsig_0_41z } > celloutsig_0_13z;
  assign celloutsig_1_6z = in_data[168:161] > { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, 2'h3 };
  assign celloutsig_0_27z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_15z } > { celloutsig_0_6z[20:11], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_29z = { in_data[62:51], celloutsig_0_12z, celloutsig_0_4z } > in_data[34:9];
  assign celloutsig_0_5z = in_data[37:21] || { in_data[74:67], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z[2:0], celloutsig_1_6z, celloutsig_1_4z } || { in_data[116], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_17z[20:14], celloutsig_1_9z, celloutsig_1_0z, 1'h1 } < { celloutsig_1_5z[30:24], celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_41z = celloutsig_0_27z & ~(celloutsig_0_23z);
  assign celloutsig_1_9z = celloutsig_1_5z[25] & ~(celloutsig_1_0z[2]);
  assign celloutsig_0_11z = celloutsig_0_7z & ~(celloutsig_0_10z[11]);
  assign celloutsig_0_14z = celloutsig_0_1z & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_20z = celloutsig_0_15z[3] & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_0z = in_data[14:10] % { 1'h1, in_data[20:17] };
  assign celloutsig_0_15z = { celloutsig_0_8z[4:3], celloutsig_0_7z, celloutsig_0_0z } % { 1'h1, in_data[63:58], celloutsig_0_5z };
  assign celloutsig_0_6z = { celloutsig_0_4z[6:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[184:181] % { 1'h1, in_data[180:178] };
  assign celloutsig_0_12z = celloutsig_0_0z[3] ? { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z } : { 1'h0, celloutsig_0_0z[2:0] };
  assign celloutsig_0_22z = celloutsig_0_20z ? celloutsig_0_6z[18:13] : { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_49z = - in_data[19:11];
  assign celloutsig_0_74z = - { celloutsig_0_61z[14:2], celloutsig_0_23z, celloutsig_0_34z };
  assign celloutsig_0_10z = ~ { celloutsig_0_6z[22:8], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_30z = celloutsig_0_4z[1] & celloutsig_0_27z;
  assign celloutsig_0_3z = | in_data[58:41];
  assign celloutsig_1_11z = ^ celloutsig_1_5z[14:2];
  assign celloutsig_0_25z = ^ { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_1z = in_data[141:132] >> in_data[124:115];
  assign celloutsig_0_46z = { celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_25z } >> { celloutsig_0_10z[7:4], celloutsig_0_41z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } <<< in_data[78:69];
  assign celloutsig_0_73z = { celloutsig_0_49z[6:1], celloutsig_0_29z, celloutsig_0_67z, celloutsig_0_5z, celloutsig_0_27z } <<< celloutsig_0_10z[15:4];
  assign celloutsig_1_0z = in_data[177:171] <<< in_data[139:133];
  assign celloutsig_0_33z = { celloutsig_0_28z[7:3], celloutsig_0_25z } - { celloutsig_0_17z[11:7], celloutsig_0_26z };
  assign celloutsig_0_13z = celloutsig_0_6z[7:5] - celloutsig_0_12z[3:1];
  assign celloutsig_1_5z = { in_data[124:104], celloutsig_1_1z } ^ in_data[130:100];
  assign celloutsig_0_17z = { celloutsig_0_15z[7], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z } ^ { in_data[19:6], celloutsig_0_16z };
  assign celloutsig_1_8z = ~((celloutsig_1_2z[0] & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_0_21z = ~((celloutsig_0_0z[2] & celloutsig_0_10z[11]) | celloutsig_0_1z);
  assign celloutsig_0_23z = ~((celloutsig_0_9z & celloutsig_0_14z) | celloutsig_0_10z[0]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_61z = 15'h0000;
    else if (!clkin_data[128]) celloutsig_0_61z = { celloutsig_0_28z[6:4], celloutsig_0_47z, celloutsig_0_46z, celloutsig_0_21z, celloutsig_0_46z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_67z = 3'h0;
    else if (!clkin_data[96]) celloutsig_0_67z = celloutsig_0_49z[7:5];
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 3'h0;
    else if (clkin_data[160]) celloutsig_1_12z = celloutsig_1_1z[2:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 30'h00000000;
    else if (!clkin_data[160]) celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_28z = 35'h000000000;
    else if (clkin_data[96]) celloutsig_0_28z = { celloutsig_0_6z[21:5], _01_[8], _00_, _01_[6:0], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_1_10z[1] = ~ celloutsig_1_2z[0];
  assign { celloutsig_1_10z[0], celloutsig_1_10z[4:2], celloutsig_1_10z[8:5] } = { celloutsig_1_7z, celloutsig_1_2z[3:1], celloutsig_1_1z[3:0] } ^ { celloutsig_1_6z, celloutsig_1_1z[4:2], celloutsig_1_1z[8:5] };
  assign _01_[7] = _00_;
  assign { out_data[128], out_data[96], out_data[43:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
