{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669949531131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669949531131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 18:52:11 2022 " "Processing started: Thu Dec  1 18:52:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669949531131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949531131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949531131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669949531386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669949531386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Stopwatch.sv(4) " "Verilog HDL Declaration information at Stopwatch.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Stopwatch.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Stopwatch.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669949537147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Stopwatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537148 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.sv(59) " "Verilog HDL information at Timer.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669949537149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisp.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisp " "Found entity 1: sevenSegDisp" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDigit " "Found entity 1: sevenSegDigit" {  } { { "sevenSegDigit.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_100.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_100.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_100 " "Found entity 1: clk_div_100" {  } { { "clk_div_100.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/clk_div_100.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_200.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_200.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_200 " "Found entity 1: clk_div_200" {  } { { "clk_div_200.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/clk_div_200.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_600.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_600.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_600 " "Found entity 1: clk_div_600" {  } { { "clk_div_600.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/clk_div_600.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537154 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab3.sv(27) " "Verilog HDL Instantiation warning at Lab3.sv(27): instance has no name" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669949537155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669949537214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[8..3\] Lab3.sv(3) " "Output port \"leds\[8..3\]\" at Lab3.sv(3) has no driver" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669949537215 "|Lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_100 clk_div_100:clk_div1 " "Elaborating entity \"clk_div_100\" for hierarchy \"clk_div_100:clk_div1\"" {  } { { "Lab3.sv" "clk_div1" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_200 clk_div_200:clk_div2 " "Elaborating entity \"clk_div_200\" for hierarchy \"clk_div_200:clk_div2\"" {  } { { "Lab3.sv" "clk_div2" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clk_div_200.sv(8) " "Verilog HDL assignment warning at clk_div_200.sv(8): truncated value with size 32 to match size of target (19)" {  } { { "clk_div_200.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/clk_div_200.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537217 "|Lab3|clk_div_200:clk_div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_600 clk_div_600:clk_div3 " "Elaborating entity \"clk_div_600\" for hierarchy \"clk_div_600:clk_div3\"" {  } { { "Lab3.sv" "clk_div3" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clk_div_600.sv(8) " "Verilog HDL assignment warning at clk_div_600.sv(8): truncated value with size 32 to match size of target (19)" {  } { { "clk_div_600.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/clk_div_600.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537218 "|Lab3|clk_div_600:clk_div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:comb_6 " "Elaborating entity \"Timer\" for hierarchy \"Timer:comb_6\"" {  } { { "Lab3.sv" "comb_6" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Timer.sv(66) " "Verilog HDL assignment warning at Timer.sv(66): truncated value with size 32 to match size of target (19)" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537220 "|Lab3|Timer:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Timer.sv(70) " "Verilog HDL assignment warning at Timer.sv(70): truncated value with size 32 to match size of target (19)" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537220 "|Lab3|Timer:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Timer.sv(79) " "Verilog HDL assignment warning at Timer.sv(79): truncated value with size 32 to match size of target (5)" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537221 "|Lab3|Timer:comb_6"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "nextstate " "Can't recognize finite state machine \"nextstate\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1669949537223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDisp sevenSegDisp:d1 " "Elaborating entity \"sevenSegDisp\" for hierarchy \"sevenSegDisp:d1\"" {  } { { "Lab3.sv" "d1" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisp.sv(29) " "Verilog HDL assignment warning at sevenSegDisp.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537232 "|Lab3|sevenSegDisp:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisp.sv(35) " "Verilog HDL assignment warning at sevenSegDisp.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537232 "|Lab3|sevenSegDisp:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisp.sv(41) " "Verilog HDL assignment warning at sevenSegDisp.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537232 "|Lab3|sevenSegDisp:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisp.sv(46) " "Verilog HDL assignment warning at sevenSegDisp.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537232 "|Lab3|sevenSegDisp:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisp.sv(52) " "Verilog HDL assignment warning at sevenSegDisp.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537232 "|Lab3|sevenSegDisp:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenSegDisp.sv(58) " "Verilog HDL assignment warning at sevenSegDisp.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669949537232 "|Lab3|sevenSegDisp:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDigit sevenSegDisp:d1\|sevenSegDigit:digit0 " "Elaborating entity \"sevenSegDigit\" for hierarchy \"sevenSegDisp:d1\|sevenSegDigit:digit0\"" {  } { { "sevenSegDisp.sv" "digit0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Div4\"" {  } { { "sevenSegDisp.sv" "Div4" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Mod5\"" {  } { { "sevenSegDisp.sv" "Mod5" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Div3\"" {  } { { "sevenSegDisp.sv" "Div3" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Mod4\"" {  } { { "sevenSegDisp.sv" "Mod4" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Div2\"" {  } { { "sevenSegDisp.sv" "Div2" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Mod3\"" {  } { { "sevenSegDisp.sv" "Mod3" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Div1\"" {  } { { "sevenSegDisp.sv" "Div1" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Mod2\"" {  } { { "sevenSegDisp.sv" "Mod2" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Div0\"" {  } { { "sevenSegDisp.sv" "Div0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Mod1\"" {  } { { "sevenSegDisp.sv" "Mod1" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenSegDisp:d1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenSegDisp:d1\|Mod0\"" {  } { { "sevenSegDisp.sv" "Mod0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Timer:comb_6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Timer:comb_6\|Mult0\"" {  } { { "Timer.sv" "Mult0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949537429 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669949537429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Div4\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Div4 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537458 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6vl " "Found entity 1: lpm_divide_6vl" {  } { { "db/lpm_divide_6vl.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_6vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qke " "Found entity 1: alt_u_div_qke" {  } { { "db/alt_u_div_qke.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_qke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Mod5\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Mod5 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537589 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_mll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Div3\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Div3 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537647 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_3vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Div2\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Div2 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537718 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_0vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Mod3\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Mod3 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537782 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Div1\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Div1 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537838 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Div0\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Div0 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537903 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669949537935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949537935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenSegDisp:d1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sevenSegDisp:d1\|lpm_divide:Mod0\"" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevenSegDisp:d1\|lpm_divide:Mod0 " "Instantiated megafunction \"sevenSegDisp:d1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537944 ""}  } { { "sevenSegDisp.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/sevenSegDisp.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:comb_6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\"" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:comb_6\|lpm_mult:Mult0 " "Instantiated megafunction \"Timer:comb_6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669949537962 ""}  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669949537962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:comb_6\|lpm_mult:Mult0\|multcore:mult_core Timer:comb_6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:comb_6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Timer:comb_6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949537992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:comb_6\|lpm_mult:Mult0\|altshift:external_latency_ffs Timer:comb_6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Timer:comb_6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949538001 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669949538265 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:comb_6\|nextstate.BEEP Timer:comb_6\|nextstate.BEEP~_emulated Timer:comb_6\|nextstate.BEEP~1 " "Register \"Timer:comb_6\|nextstate.BEEP\" is converted into an equivalent circuit using register \"Timer:comb_6\|nextstate.BEEP~_emulated\" and latch \"Timer:comb_6\|nextstate.BEEP~1\"" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669949538290 "|Lab3|Timer:comb_6|nextstate.BEEP"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:comb_6\|nextstate.SET Timer:comb_6\|nextstate.SET~_emulated Timer:comb_6\|nextstate.SET~1 " "Register \"Timer:comb_6\|nextstate.SET\" is converted into an equivalent circuit using register \"Timer:comb_6\|nextstate.SET~_emulated\" and latch \"Timer:comb_6\|nextstate.SET~1\"" {  } { { "Timer.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Timer.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669949538290 "|Lab3|Timer:comb_6|nextstate.SET"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669949538290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig0\[0\] VCC " "Pin \"dig0\[0\]\" is stuck at VCC" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|dig0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig1\[0\] VCC " "Pin \"dig1\[0\]\" is stuck at VCC" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|dig1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig2\[0\] VCC " "Pin \"dig2\[0\]\" is stuck at VCC" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|dig2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig3\[0\] VCC " "Pin \"dig3\[0\]\" is stuck at VCC" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|dig3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig4\[0\] VCC " "Pin \"dig4\[0\]\" is stuck at VCC" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|dig4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig5\[0\] VCC " "Pin \"dig5\[0\]\" is stuck at VCC" {  } { { "Lab3.sv" "" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/Lab3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669949538580 "|Lab3|dig5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669949538580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669949538639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669949539084 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod5\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod5\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod4\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_12_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_13_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_14_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_15_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_16_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_17_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_17_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_17_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_18_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_18_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_18_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_19_result_int\[0\]~8 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod3\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_19_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_19_result_int\[0\]~8" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_ihe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod2\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 117 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""} { "Info" "ISCL_SCL_CELL_NAME" "sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"sevenSegDisp:d1\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/12345/Documents/Quartus/DAV/Lab3/db/alt_u_div_khe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669949539092 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669949539092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/12345/Documents/Quartus/DAV/Lab3/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Users/12345/Documents/Quartus/DAV/Lab3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949539133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669949539266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669949539266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2104 " "Implemented 2104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669949539357 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669949539357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2032 " "Implemented 2032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669949539357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669949539357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669949539375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 18:52:19 2022 " "Processing ended: Thu Dec  1 18:52:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669949539375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669949539375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669949539375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669949539375 ""}
