<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L184'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- SIFixSGPRCopies.cpp - Remove potential VGPR =&gt; SGPR copies ---------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Copies from VGPR to SGPR registers are illegal and the register coalescer</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// will sometimes generate these illegal copies in situations like this:</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  Register Class &lt;vsrc&gt; is the union of &lt;vgpr&gt; and &lt;sgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB0:</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %0 &lt;sgpr&gt; = SCALAR_INST</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %1 &lt;vsrc&gt; = COPY %0 &lt;sgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    ...</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    BRANCH %cond BB1, BB2</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  BB1:</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    %2 &lt;vgpr&gt; = VECTOR_INST</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    %3 &lt;vsrc&gt; = COPY %2 &lt;vgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///  BB2:</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    %4 &lt;vsrc&gt; = PHI %1 &lt;vsrc&gt;, &lt;%bb.0&gt;, %3 &lt;vrsc&gt;, &lt;%bb.1&gt;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;vsrc&gt;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The coalescer will begin at BB0 and eliminate its copy, then the resulting</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// code will look like this:</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB0:</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %0 &lt;sgpr&gt; = SCALAR_INST</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    ...</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    BRANCH %cond BB1, BB2</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB1:</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %2 &lt;vgpr&gt; = VECTOR_INST</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %3 &lt;vsrc&gt; = COPY %2 &lt;vgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB2:</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %4 &lt;sgpr&gt; = PHI %0 &lt;sgpr&gt;, &lt;%bb.0&gt;, %3 &lt;vsrc&gt;, &lt;%bb.1&gt;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;sgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Now that the result of the PHI instruction is an SGPR, the register</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// allocator is now forced to constrain the register class of %3 to</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// &lt;sgpr&gt; so we end up with final code like this:</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB0:</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %0 &lt;sgpr&gt; = SCALAR_INST</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    ...</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    BRANCH %cond BB1, BB2</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB1:</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %2 &lt;vgpr&gt; = VECTOR_INST</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %3 &lt;sgpr&gt; = COPY %2 &lt;vgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB2:</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %4 &lt;sgpr&gt; = PHI %0 &lt;sgpr&gt;, &lt;%bb.0&gt;, %3 &lt;sgpr&gt;, &lt;%bb.1&gt;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;sgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Now this code contains an illegal copy from a VGPR to an SGPR.</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// In order to avoid this problem, this pass searches for PHI instructions</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// which define a &lt;vsrc&gt; register and constrains its definition class to</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// &lt;vgpr&gt; if the user of the PHI&apos;s definition register is a vector instruction.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If the PHI&apos;s definition class is constrained to &lt;vgpr&gt; then the coalescer</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// will be unable to perform the COPY removal from the above example  which</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// ultimately led to the creation of an illegal COPY.</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SetOperations.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;si-fix-sgpr-copies&quot;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableM0Merge(</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  &quot;amdgpu-enable-merge-m0&quot;,</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::desc(&quot;Merge and hoist M0 initializations&quot;),</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::init(true));</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class V2SCopyInfo {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPR to SGPR copy being processed</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *Copy;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All SALU instructions reachable from this copy in SSA graph</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SetVector&lt;MachineInstr *&gt; SChain;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Number of SGPR to VGPR copies that are used to put the SALU computation</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // results back to VALU.</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned NumSVCopies;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Score;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Actual count of v_readfirstlane_b32</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which need to be inserted to keep SChain SALU</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned NumReadfirstlanes;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Current score state. To speedup selection V2SCopyInfos for processing</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool NeedToBeConvertedToVALU = false;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unique ID. Used as a key for mapping to keep permanent order.</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ID;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Count of another VGPR to SGPR copies that contribute to the</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // current copy SChain</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned SiblingPenalty = 0;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SetVector&lt;unsigned&gt; Siblings;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  V2SCopyInfo() : Copy(nullptr), ID(0){};</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  V2SCopyInfo(unsigned Id, MachineInstr *C, unsigned Width)</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>      : Copy(C), NumSVCopies(0), NumReadfirstlanes(Width / 32), ID(Id){};</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  void dump() {</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    dbgs() &lt;&lt; ID &lt;&lt; &quot; : &quot; &lt;&lt; *Copy &lt;&lt; &quot;\n\tS:&quot; &lt;&lt; SChain.size()</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &lt;&lt; &quot;\n\tSV:&quot; &lt;&lt; NumSVCopies &lt;&lt; &quot;\n\tSP: &quot; &lt;&lt; SiblingPenalty</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &lt;&lt; &quot;\nScore: &quot; &lt;&lt; Score &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SIFixSGPRCopies : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineDominatorTree *MDT;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;MachineInstr*, 4&gt; SCCCopies;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;MachineInstr*, 4&gt; RegSequences;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;MachineInstr*, 4&gt; PHINodes;</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;MachineInstr*, 4&gt; S2VCopies;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned NextVGPRToSGPRCopyID;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MapVector&lt;unsigned, V2SCopyInfo&gt; V2SCopies;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;MachineInstr *, SetVector&lt;unsigned&gt;&gt; SiblingPenalty;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo *MRI;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIRegisterInfo *TRI;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  SIFixSGPRCopies() : MachineFunctionPass(ID), NextVGPRToSGPRCopyID(0) {}</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void fixSCCCopies(MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void prepareRegSequenceAndPHIs(MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  unsigned getNextVGPRToSGPRCopyId() { return ++NextVGPRToSGPRCopyID; }</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool needToBeConvertedToVALU(V2SCopyInfo *I);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void analyzeVGPRToSGPRCopy(MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void lowerVGPR2SGPRCopies(MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handles copies which source register is:</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1. Physical register</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2. AGPR</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3. Defined by the instruction the merely moves the immediate</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool lowerSpecialCase(MachineInstr &amp;MI, MachineBasicBlock::iterator &amp;I);</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void processPHINode(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if MO is an immediate materialized into a VGPR, and if so replace it</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with an SGPR immediate. The VGPR immediate is also deleted if it does not</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have any other uses.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryMoveVGPRConstToSGPR(MachineOperand &amp;MO, Register NewDst,</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineBasicBlock *BlockToInsertTo,</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineBasicBlock::iterator PointToInsertTo);</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  StringRef getPassName() const override { return &quot;SI Fix SGPR copies&quot;; }</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    AU.addPreserved&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(SIFixSGPRCopies, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>                     &quot;SI Fix SGPR copies&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineDominatorTree)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(SIFixSGPRCopies, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     &quot;SI Fix SGPR copies&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char SIFixSGPRCopies::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::SIFixSGPRCopiesID = SIFixSGPRCopies::ID;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>FunctionPass *llvm::createSIFixSGPRCopiesPass() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return new SIFixSGPRCopies();</span></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getCopyRegClasses(const MachineInstr &amp;Copy,</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>                  const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>  Register DstReg = Copy.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>  Register SrcReg = Copy.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>  const TargetRegisterClass *SrcRC = SrcReg.isVirtual()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>650k</span>, <span class='None'>False</span>: <span class='covered-line'>203k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>                                         ? <div class='tooltip'>MRI.getRegClass(SrcReg)<span class='tooltip-content'>650k</span></div></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>                                         : <div class='tooltip'>TRI.getPhysRegBaseClass(SrcReg)<span class='tooltip-content'>203k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t really care about the subregister here.</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SrcRC = TRI.getSubRegClass(SrcRC, Copy.getOperand(1).getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>  const TargetRegisterClass *DstRC = DstReg.isVirtual()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>771k</span>, <span class='None'>False</span>: <span class='covered-line'>82.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>                                         ? <div class='tooltip'>MRI.getRegClass(DstReg)<span class='tooltip-content'>771k</span></div></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>                                         : <div class='tooltip'>TRI.getPhysRegBaseClass(DstReg)<span class='tooltip-content'>82.5k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>  return std::pair(SrcRC, DstRC);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isVGPRToSGPRCopy(const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const TargetRegisterClass *DstRC,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>                             const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>  return SrcRC != &amp;AMDGPU::VReg_1RegClass &amp;&amp; <div class='tooltip'>TRI.isSGPRClass(DstRC)<span class='tooltip-content'>680k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>680k</span>, <span class='None'>False</span>: <span class='covered-line'>323</span>]
  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>299k</span>, <span class='None'>False</span>: <span class='covered-line'>381k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>         <div class='tooltip'>TRI.hasVectorRegisters(SrcRC)<span class='tooltip-content'>299k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.7k</span>, <span class='None'>False</span>: <span class='covered-line'>263k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L212'><span>212:10</span></a></span>) to (<span class='line-number'><a href='#L212'><span>213:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (212:10)
     Condition C2 --> (212:46)
     Condition C3 --> (213:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isSGPRToVGPRCopy(const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const TargetRegisterClass *DstRC,</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>                             const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>  return DstRC != &amp;AMDGPU::VReg_1RegClass &amp;&amp; <div class='tooltip'>TRI.isSGPRClass(SrcRC)<span class='tooltip-content'>853k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>853k</span>, <span class='None'>False</span>: <span class='covered-line'>223</span>]
  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>540k</span>, <span class='None'>False</span>: <span class='covered-line'>313k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>         <div class='tooltip'>TRI.hasVectorRegisters(DstRC)<span class='tooltip-content'>540k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275k</span>, <span class='None'>False</span>: <span class='covered-line'>265k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L219'><span>219:10</span></a></span>) to (<span class='line-number'><a href='#L219'><span>220:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (219:10)
     Condition C2 --> (219:46)
     Condition C3 --> (220:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryChangeVGPRtoSGPRinCopy(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const SIRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>393k</pre></td><td class='code'><pre>                                      const SIInstrInfo *TII) {</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>393k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MI.getParent()-&gt;getParent()-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>393k</pre></td><td class='code'><pre>  auto &amp;Src = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>393k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>393k</pre></td><td class='code'><pre>  Register SrcReg = Src.getReg();</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>393k</pre></td><td class='code'><pre>  if (!SrcReg.isVirtual() || <div class='tooltip'>!DstReg.isVirtual()<span class='tooltip-content'>393k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>393k</span>]
  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.4k</span>, <span class='None'>False</span>: <span class='covered-line'>375k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L230'><span>230:7</span></a></span>) to (<span class='line-number'><a href='#L230'><span>230:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (230:7)
     Condition C2 --> (230:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>752k</pre></td><td class='code'><pre>  <div class='tooltip'>for (const auto &amp;MO : MRI.reg_nodbg_operands(DstReg))<span class='tooltip-content'>375k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>752k</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>752k</pre></td><td class='code'><pre>    const auto *UseMI = MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>752k</pre></td><td class='code'><pre>    if (UseMI == &amp;MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>375k</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>375k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>    if (MO.isDef() || UseMI-&gt;getParent() != MI.getParent() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3k</span>, <span class='None'>False</span>: <span class='covered-line'>365k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>        <div class='tooltip'>UseMI-&gt;getOpcode() &lt;= TargetOpcode::GENERIC_OP_END<span class='tooltip-content'>365k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.26k</span>, <span class='None'>False</span>: <span class='covered-line'>360k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L237'><span>237:9</span></a></span>) to (<span class='line-number'><a href='#L237'><span>238:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (237:9)
     Condition C2 --> (237:23)
     Condition C3 --> (238:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>360k</pre></td><td class='code'><pre>    unsigned OpIdx = MO.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>360k</pre></td><td class='code'><pre>    if (OpIdx &gt;= UseMI-&gt;getDesc().getNumOperands() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>360k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>360k</pre></td><td class='code'><pre>        <div class='tooltip'>!TII-&gt;isOperandLegal(*UseMI, OpIdx, &amp;Src)<span class='tooltip-content'>360k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357k</span>, <span class='None'>False</span>: <span class='covered-line'>3.88k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L242'><span>242:9</span></a></span>) to (<span class='line-number'><a href='#L242'><span>243:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (242:9)
     Condition C2 --> (243:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>360k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Change VGPR to SGPR destination.</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  MRI.setRegClass(DstReg, TRI-&gt;getEquivalentSGPRClass(MRI.getRegClass(DstReg)));</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>375k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Distribute an SGPR-&gt;VGPR copy of a REG_SEQUENCE into a VGPR REG_SEQUENCE.</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SGPRx = ...</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SGPRy = REG_SEQUENCE SGPRx, sub0 ...</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VGPRz = COPY SGPRy</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ==&gt;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VGPRx = COPY SGPRx</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VGPRz = REG_SEQUENCE VGPRx, sub0</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This exposes immediate folding opportunities when materializing 64-bit</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// immediates.</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool foldVGPRCopyIntoRegSequence(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const SIRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>                                        MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  assert(MI.isRegSequence());</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  if (!TRI-&gt;isSGPRClass(MRI.getRegClass(DstReg)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.4k</span>, <span class='None'>False</span>: <span class='covered-line'>76.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>47.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  if (!MRI.hasOneUse(DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='None'>False</span>: <span class='covered-line'>58.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>58.8k</pre></td><td class='code'><pre>  MachineInstr &amp;CopyUse = *MRI.use_instr_begin(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>58.8k</pre></td><td class='code'><pre>  if (!CopyUse.isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.6k</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It is illegal to have vreg inputs to a physreg defining reg_sequence.</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  if (CopyUse.getOperand(0).getReg().isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L282' href='#L282'><span>282:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  const TargetRegisterClass *SrcRC, *DstRC;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  std::tie(SrcRC, DstRC) = getCopyRegClasses(CopyUse, *TRI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  if (!isSGPRToVGPRCopy(SrcRC, DstRC, *TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  if (tryChangeVGPRtoSGPRinCopy(CopyUse, TRI, TII))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Could have multiple extracts?</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  unsigned SubReg = CopyUse.getOperand(1).getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  if (SubReg != AMDGPU::NoSubRegister)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L296' href='#L296'><span>296:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  MRI.setRegClass(DstReg, DstRC);</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SGPRx = ...</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SGPRy = REG_SEQUENCE SGPRx, sub0 ...</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPRz = COPY SGPRy</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPRx = COPY SGPRx</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPRz = REG_SEQUENCE VGPRx, sub0</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  MI.getOperand(0).setReg(CopyUse.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  bool IsAGPR = TRI-&gt;isAGPRClass(DstRC);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>60.5k</pre></td><td class='code'><pre>  for (unsigned I = 1, N = MI.getNumOperands(); I != N; <div class='tooltip'>I += 2<span class='tooltip-content'>44.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.0k</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    const TargetRegisterClass *SrcRC =</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>        TRI-&gt;getRegClassForOperandReg(MRI, MI.getOperand(I));</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    assert(TRI-&gt;isSGPRClass(SrcRC) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>           &quot;Expected SGPR REG_SEQUENCE to only have SGPR inputs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    const TargetRegisterClass *NewSrcRC = TRI-&gt;getEquivalentVGPRClass(SrcRC);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(NewSrcRC);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    BuildMI(*MI.getParent(), &amp;MI, MI.getDebugLoc(), TII-&gt;get(AMDGPU::COPY),</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>            TmpReg)</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>        .add(MI.getOperand(I));</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    if (IsAGPR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      const TargetRegisterClass *NewSrcRC = TRI-&gt;getEquivalentAGPRClass(SrcRC);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      Register TmpAReg = MRI.createVirtualRegister(NewSrcRC);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      unsigned Opc = NewSrcRC == &amp;AMDGPU::AGPR_32RegClass ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>        AMDGPU::V_ACCVGPR_WRITE_B32_e64 : <div class='tooltip'><span class='red'>AMDGPU::COPY</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      BuildMI(*MI.getParent(), &amp;MI, MI.getDebugLoc(), TII-&gt;get(Opc),</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>            TmpAReg)</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      TmpReg = TmpAReg;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>    MI.getOperand(I).setReg(TmpReg);</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>44.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  CopyUse.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isSafeToFoldImmIntoCopy(const MachineInstr *Copy,</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MachineInstr *MoveImm,</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    unsigned &amp;SMovOp,</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>                                    int64_t &amp;Imm) {</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  if (Copy-&gt;getOpcode() != AMDGPU::COPY)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>35.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>35.6k</pre></td><td class='code'><pre>  if (!MoveImm-&gt;isMoveImmediate())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L351' href='#L351'><span>351:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.6k</span>, <span class='None'>False</span>: <span class='covered-line'>948</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>34.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>  const MachineOperand *ImmOp =</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>      TII-&gt;getNamedOperand(*MoveImm, AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>  if (!ImmOp-&gt;isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>869</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Handle copies with sub-regs.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  if (Copy-&gt;getOperand(1).getSubReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>78</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  switch (MoveImm-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  case AMDGPU::V_MOV_B32_e32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    SMovOp = AMDGPU::S_MOV_B32;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  case AMDGPU::V_MOV_B64_PSEUDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    SMovOp = AMDGPU::S_MOV_B64_IMM_PSEUDO;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  Imm = ImmOp-&gt;getImm();</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;class UnaryPredicate&gt;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool searchPredecessors(const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const MachineBasicBlock *CutOff,</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>                        UnaryPredicate Predicate) {</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>  if (MBB == CutOff)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.63k</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  DenseSet&lt;const MachineBasicBlock *&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  SmallVector&lt;MachineBasicBlock *, 4&gt; Worklist(MBB-&gt;predecessors());</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>  while (!Worklist.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = Worklist.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    if (!Visited.insert(MBB).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    if (MBB == CutOff)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    if (Predicate(MBB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Worklist.append(MBB-&gt;pred_begin(), MBB-&gt;pred_end());</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Checks if there is potential path From instruction To instruction.</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If CutOff is specified and it sits in between of that path we ignore</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// a higher portion of the path and report it is not reachable.</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isReachable(const MachineInstr *From,</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const MachineInstr *To,</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const MachineBasicBlock *CutOff,</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>                        MachineDominatorTree &amp;MDT) {</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>  if (MDT.dominates(From, To))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L410' href='#L410'><span>410:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.76k</span>, <span class='None'>False</span>: <span class='covered-line'>6.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>  const MachineBasicBlock *MBBFrom = From-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>  const MachineBasicBlock *MBBTo = To-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do predecessor search.</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We should almost never get here since we do not usually produce M0 stores</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // other than -1.</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>  return searchPredecessors(MBBTo, CutOff, [MBBFrom]</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>           (const MachineBasicBlock *MBB) <div class='tooltip'>{ return MBB == MBBFrom; }<span class='tooltip-content'>35</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return the first non-prologue instruction in the block.</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineBasicBlock::iterator</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>getFirstNonPrologue(MachineBasicBlock *MBB, const TargetInstrInfo *TII) {</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MBB-&gt;getFirstNonPHI();</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>  while (I != MBB-&gt;end() &amp;&amp; TII-&gt;isBasicBlockPrologue(*I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.24k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L427'><span>427:10</span></a></span>) to (<span class='line-number'><a href='#L427'><span>427:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (427:10)
     Condition C2 --> (427:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    ++I;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>  return I;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Hoist and merge identical SGPR initializations into a common predecessor.</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is intended to combine M0 initializations, but can work with any</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SGPR. A VGPR cannot be processed since we cannot guarantee vector</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// executioon.</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool hoistAndMergeSGPRInits(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineDominatorTree &amp;MDT,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>                                   const TargetInstrInfo *TII) {</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // List of inits by immediate value.</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  using InitListMap = std::map&lt;unsigned, std::list&lt;MachineInstr *&gt;&gt;;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  InitListMap Inits;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // List of clobbering instructions.</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  SmallVector&lt;MachineInstr*, 8&gt; Clobbers;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // List of instructions marked for deletion.</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  SmallSet&lt;MachineInstr*, 8&gt; MergedInstrs;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  for (auto &amp;MI : MRI.def_instructions(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>59.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    MachineOperand *Imm = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>    for (auto &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.9k</span>, <span class='None'>False</span>: <span class='covered-line'>9.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>      if ((MO.isReg() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>11.5k</span></div><div class='tooltip'>(<span class='tooltip-content'>11.5k</span></div><div class='tooltip'>MO.isDef()<span class='tooltip-content'>11.5k</span></div> &amp;&amp; <div class='tooltip'>MO.getReg() != Reg<span class='tooltip-content'>10.3k</span></div>) || <div class='tooltip'>!MO.isDef()<span class='tooltip-content'>11.3k</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>9.45k</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:65</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>19.6k</span></div><div class='tooltip'>!MO.isImm()<span class='tooltip-content'>19.6k</span></div> &amp;&amp; <div class='tooltip'>!MO.isReg()<span class='tooltip-content'>10.2k</span></div>) || <div class='tooltip'>(<span class='tooltip-content'>19.6k</span></div><div class='tooltip'>MO.isImm()<span class='tooltip-content'>19.6k</span></div> &amp;&amp; <div class='tooltip'>Imm<span class='tooltip-content'>9.43k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.2k</span>, <span class='None'>False</span>: <span class='covered-line'>9.43k</span>]
  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:58</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        Imm = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>      } else if (MO.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>        Imm = &amp;MO;</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    if (Imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L462' href='#L462'><span>462:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>      Inits[Imm-&gt;getImm()].push_front(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      Clobbers.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  for (auto &amp;Init : Inits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.16k</span>, <span class='None'>False</span>: <span class='covered-line'>59.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    auto &amp;Defs = Init.second;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    for (auto I1 = Defs.begin(), E = Defs.end(); I1 != E; ) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.40k</span>, <span class='None'>False</span>: <span class='covered-line'>2.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>9.40k</pre></td><td class='code'><pre>      MachineInstr *MI1 = *I1;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>      for (auto I2 = std::next(I1); I2 != E; ) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147k</span>, <span class='None'>False</span>: <span class='covered-line'>9.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>        MachineInstr *MI2 = *I2;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check any possible interference</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>        auto interferes = [&amp;](MachineBasicBlock::iterator From,</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                              MachineBasicBlock::iterator To) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>          assert(MDT.dominates(&amp;*To, &amp;*From));</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>          auto interferes = [&amp;MDT, From, To](MachineInstr* &amp;Clobber) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>            const MachineBasicBlock *MBBFrom = From-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>            const MachineBasicBlock *MBBTo = To-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>            bool MayClobberFrom = isReachable(Clobber, &amp;*From, MBBTo, MDT);</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>            bool MayClobberTo = isReachable(Clobber, &amp;*To, MBBTo, MDT);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>            if (!MayClobberFrom &amp;&amp; <div class='tooltip'>!MayClobberTo<span class='tooltip-content'>3.34k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.34k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.34k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L488'><span>488:17</span></a></span>) to (<span class='line-number'><a href='#L488'><span>488:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (488:17)
     Condition C2 --> (488:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>              return false;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>            if ((MayClobberFrom &amp;&amp; !MayClobberTo) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>                <div class='tooltip'>(<span class='tooltip-content'>1.36k</span></div><div class='tooltip'>!MayClobberFrom<span class='tooltip-content'>1.36k</span></div> &amp;&amp; <div class='tooltip'><span class='red'>MayClobberTo</span><span class='tooltip-content'>0</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L490'><span>490:17</span></a></span>) to (<span class='line-number'><a href='#L490'><span>491:50</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (490:18)
     Condition C2 --> (490:36)
     Condition C3 --> (491:18)
     Condition C4 --> (491:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { T,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>              return true;</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Both can clobber, this is not an interference only if both are</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // dominated by Clobber and belong to the same block or if Clobber</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // properly dominates To, given that To &gt;&gt; From, so it dominates</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // both and located in a common dominator.</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>            return !((MBBFrom == MBBTo &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>                      <div class='tooltip'>MDT.dominates(Clobber, &amp;*From)<span class='tooltip-content'>1.34k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>                      <div class='tooltip'>MDT.dominates(Clobber, &amp;*To)<span class='tooltip-content'>1.34k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>                     <div class='tooltip'>MDT.properlyDominates(Clobber-&gt;getParent(), MBBTo)<span class='tooltip-content'>21</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L497'><span>497:22</span></a></span>) to (<span class='line-number'><a href='#L497'><span>500:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (497:23)
     Condition C2 --> (498:23)
     Condition C3 --> (499:23)
     Condition C4 --> (500:22)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  F  = F      }
  2 { F,  -,  -,  T  = T      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>          };</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>          return (llvm::any_of(Clobbers, interferes)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                 <div class='tooltip'>(llvm::any_of(Inits, [&amp;](InitListMap::value_type &amp;C) <span class='tooltip-content'>147k</span></div>{</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                    return C.first != Init.first &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                           <div class='tooltip'>llvm::any_of(C.second, interferes)<span class='tooltip-content'>76</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L505'><span>505:28</span></a></span>) to (<span class='line-number'><a href='#L505'><span>506:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (505:28)
     Condition C2 --> (506:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                  }));</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L503'><span>503:18</span></a></span>) to (<span class='line-number'><a href='#L503'><span>507:22</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (503:18)
     Condition C2 --> (504:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>        };</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>        if (MDT.dominates(MI1, MI2)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147k</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>          if (!interferes(MI2, MI1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147k</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>            <span class='cyan'>LLVM_DEBUG</span>(dbgs()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>190</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>190</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                       &lt;&lt; &quot;Erasing from &quot;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>                       &lt;&lt; printMBBReference(*MI2-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI2);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>            MergedInstrs.insert(MI2);</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>            Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>            ++I2;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>        } else <div class='tooltip'>if (<span class='tooltip-content'>39</span></div><div class='tooltip'>MDT.dominates(MI2, MI1)<span class='tooltip-content'>39</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>!interferes(MI1, MI2)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs()</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       &lt;&lt; &quot;Erasing from &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       &lt;&lt; printMBBReference(*MI1-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI1);</span></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            MergedInstrs.insert(MI1);</span></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            Changed = true;</span></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            ++I1;</span></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            break;</span></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre><span class='red'>        }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>          auto *MBB = MDT.findNearestCommonDominator(MI1-&gt;getParent(),</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>                                                     MI2-&gt;getParent());</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>          if (!MBB) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            ++I2;</span></pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            continue;</span></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span></pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>          MachineBasicBlock::iterator I = getFirstNonPrologue(MBB, TII);</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>          if (!interferes(MI1, I) &amp;&amp; <div class='tooltip'>!interferes(MI2, I)<span class='tooltip-content'>33</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L539'><span>539:15</span></a></span>) to (<span class='line-number'><a href='#L539'><span>539:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (539:15)
     Condition C2 --> (539:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>            <span class='cyan'>LLVM_DEBUG</span>(dbgs()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                       &lt;&lt; &quot;Erasing from &quot;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                       &lt;&lt; printMBBReference(*MI1-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI1</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                       &lt;&lt; &quot;and moving from &quot;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                       &lt;&lt; printMBBReference(*MI2-&gt;getParent()) &lt;&lt; &quot; to &quot;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                       &lt;&lt; printMBBReference(*I-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI2);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>            I-&gt;getParent()-&gt;splice(I, MI2-&gt;getParent(), MI2);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>            MergedInstrs.insert(MI1);</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>            Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>            ++I1;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        ++I2;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>9.40k</pre></td><td class='code'><pre>      ++I1;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>9.40k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove initializations that were merged into another.</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  for (auto &amp;Init : Inits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.16k</span>, <span class='None'>False</span>: <span class='covered-line'>59.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    auto &amp;Defs = Init.second;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    auto I = Defs.begin();</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    while (I != Defs.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>2.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>      if (MergedInstrs.count(*I)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L564' href='#L564'><span>564:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.24k</span>, <span class='None'>False</span>: <span class='covered-line'>2.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>7.24k</pre></td><td class='code'><pre>        (*I)-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>7.24k</pre></td><td class='code'><pre>        I = Defs.erase(I);</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>7.24k</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>        ++I;</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to schedule SGPR initializations as early as possible in the MBB.</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  for (auto &amp;Init : Inits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.16k</span>, <span class='None'>False</span>: <span class='covered-line'>59.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    auto &amp;Defs = Init.second;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>    for (auto *MI : Defs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L575' href='#L575'><span>575:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18k</span>, <span class='None'>False</span>: <span class='covered-line'>2.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      auto MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      MachineInstr &amp;BoundaryMI = *getFirstNonPrologue(MBB, TII);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      MachineBasicBlock::reverse_iterator B(BoundaryMI);</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if B should actually be a boundary. If not set the previous</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction as the boundary instead.</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      if (!TII-&gt;isBasicBlockPrologue(*B))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L581' href='#L581'><span>581:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>        B++;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      auto R = std::next(MI-&gt;getReverseIterator());</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      const unsigned Threshold = 50;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Search until B or Threshold for a place to insert the initialization.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      for (unsigned I = 0; R != B &amp;&amp; <div class='tooltip'>I &lt; Threshold<span class='tooltip-content'>13.5k</span></div>; <div class='tooltip'>++R, ++I<span class='tooltip-content'>13.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L587'><span>587:28</span></a></span>) to (<span class='line-number'><a href='#L587'><span>587:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (587:28)
     Condition C2 --> (587:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>        if (R-&gt;readsRegister(Reg, TRI) || <div class='tooltip'>R-&gt;definesRegister(Reg, TRI)<span class='tooltip-content'>13.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L588' href='#L588'><span>588:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
  Branch (<span class='line-number'><a name='L588' href='#L588'><span>588:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>            <div class='tooltip'>TII-&gt;isSchedulingBoundary(*R, MBB, *MBB-&gt;getParent())<span class='tooltip-content'>13.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L588'><span>588:13</span></a></span>) to (<span class='line-number'><a href='#L588'><span>589:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (588:13)
     Condition C2 --> (588:43)
     Condition C3 --> (589:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Move to directly after R.</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>      if (&amp;*--R != MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.10k</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>        MBB-&gt;splice(*R, MBB, MI);</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  if (Changed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>58.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    MRI.clearKillFlags(Reg);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>bool SIFixSGPRCopies::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only need to run this in SelectionDAG path.</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>  if (MF.getProperties().hasProperty(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::Selected))</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  MDT = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  for (MachineFunction::iterator BI = MF.begin(), BE = MF.end();</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>                                                  BI != BE; <div class='tooltip'>++BI<span class='tooltip-content'>92.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92.5k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>92.5k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = &amp;*BI;</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>1.75M</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator I = MBB-&gt;begin(), E = MBB-&gt;end(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L620' href='#L620'><span>620:72</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66M</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>         ++I) {</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>      MachineInstr &amp;MI = *I;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>      switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>844k</pre></td><td class='code'><pre>      default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>844k</span>, <span class='None'>False</span>: <span class='covered-line'>821k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>844k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>844k</pre></td><td class='code'><pre>      case AMDGPU::COPY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>680k</span>, <span class='None'>False</span>: <span class='covered-line'>985k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>      case AMDGPU::WQM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>      case AMDGPU::STRICT_WQM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>      case AMDGPU::SOFT_WQM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>      case AMDGPU::STRICT_WWM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>231</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>        const TargetRegisterClass *SrcRC, *DstRC;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>        std::tie(SrcRC, DstRC) = getCopyRegClasses(MI, *TRI, *MRI);</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>        if (isSGPRToVGPRCopy(SrcRC, DstRC, *TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154k</span>, <span class='None'>False</span>: <span class='covered-line'>525k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Since VGPR to SGPR copies affect VGPR to SGPR copy</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // score and, hence the lowering decision, let&apos;s try to get rid of</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // them as early as possible</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>          if (tryChangeVGPRtoSGPRinCopy(MI, TRI, TII))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>154k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Collect those not changed to try them after VGPR to SGPR copies</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // lowering as there will be more opportunities.</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>          S2VCopies.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>680k</pre></td><td class='code'><pre>        if (!isVGPRToSGPRCopy(SrcRC, DstRC, *TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>644k</span>, <span class='None'>False</span>: <span class='covered-line'>35.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>644k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>        if (lowerSpecialCase(MI, I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>35.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>35.6k</pre></td><td class='code'><pre>        analyzeVGPRToSGPRCopy(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>35.6k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      case AMDGPU::INSERT_SUBREG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L655' href='#L655'><span>655:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>      case AMDGPU::PHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L656' href='#L656'><span>656:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.64M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>      case AMDGPU::REG_SEQUENCE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>        if (TRI-&gt;isSGPRClass(TII-&gt;getOpRegClass(MI, 0))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>851k</pre></td><td class='code'><pre>          for (MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>851k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>851k</pre></td><td class='code'><pre>            if (!MO.isReg() || <div class='tooltip'>!MO.getReg().isVirtual()<span class='tooltip-content'>490k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361k</span>, <span class='None'>False</span>: <span class='covered-line'>490k</span>]
  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361k</span>, <span class='None'>False</span>: <span class='covered-line'>490k</span>]
  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>490k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L660'><span>660:17</span></a></span>) to (<span class='line-number'><a href='#L660'><span>660:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (660:17)
     Condition C2 --> (660:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>361k</pre></td><td class='code'><pre>              continue;</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>490k</pre></td><td class='code'><pre>            const TargetRegisterClass *SrcRC = MRI-&gt;getRegClass(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>490k</pre></td><td class='code'><pre>            if (TRI-&gt;hasVectorRegisters(SrcRC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L663' href='#L663'><span>663:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.9k</span>, <span class='None'>False</span>: <span class='covered-line'>405k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>              const TargetRegisterClass *DestRC =</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                  TRI-&gt;getEquivalentSGPRClass(SrcRC);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>              Register NewDst = MRI-&gt;createVirtualRegister(DestRC);</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>              MachineBasicBlock *BlockToInsertCopy =</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                  MI.isPHI() ? <div class='tooltip'>MI.getOperand(MO.getOperandNo() + 1).getMBB()<span class='tooltip-content'>3</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>84.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                             : <div class='tooltip'>MBB<span class='tooltip-content'>84.9k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>              MachineBasicBlock::iterator PointToInsertCopy =</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                  MI.isPHI() ? <div class='tooltip'>BlockToInsertCopy-&gt;getFirstInstrTerminator()<span class='tooltip-content'>3</span></div> : <div class='tooltip'>I<span class='tooltip-content'>84.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L671' href='#L671'><span>671:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>84.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>              if (!tryMoveVGPRConstToSGPR(MO, NewDst, BlockToInsertCopy,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.9k</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                                          PointToInsertCopy)) {</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                MachineInstr *NewCopy =</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                    BuildMI(*BlockToInsertCopy, PointToInsertCopy,</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                            PointToInsertCopy-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                            TII-&gt;get(AMDGPU::COPY), NewDst)</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                        .addReg(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                MO.setReg(NewDst);</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>                analyzeVGPRToSGPRCopy(NewCopy);</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>490k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>        if (MI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.0k</span>, <span class='None'>False</span>: <span class='covered-line'>123k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>          PHINodes.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>        else if (MI.isRegSequence())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>          RegSequences.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>      case AMDGPU::V_WRITELANE_B32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Some architectures allow more than one constant bus access without</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // SGPR restriction</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>        if (ST.getConstantBusLimit(MI.getOpcode()) != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L697' href='#L697'><span>697:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Writelane is special in that it can use SGPR and M0 (which would</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // normally count as using the constant bus twice - but in this case it</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // is allowed since the lane selector doesn&apos;t count as a use of the</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // constant bus). However, it is still required to abide by the 1 SGPR</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // rule. Apply a fix here as we might have multiple SGPRs after</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // legalizing VGPRs to SGPRs</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        int Src0Idx =</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>            AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        int Src1Idx =</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>            AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::src1);</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        MachineOperand &amp;Src0 = MI.getOperand(Src0Idx);</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        MachineOperand &amp;Src1 = MI.getOperand(Src1Idx);</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check to see if the instruction violates the 1 SGPR rule</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        if ((Src0.isReg() &amp;&amp; TRI-&gt;isSGPRReg(*MRI, Src0.getReg()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>             Src0.getReg() != AMDGPU::M0) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>            (Src1.isReg() &amp;&amp; TRI-&gt;isSGPRReg(*MRI, Src1.getReg()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>             Src1.getReg() != AMDGPU::M0)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L714'><span>714:13</span></a></span>) to (<span class='line-number'><a href='#L714'><span>717:42</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (714:14)
     Condition C2 --> (714:30)
     Condition C3 --> (715:14)
     Condition C4 --> (716:14)
     Condition C5 --> (716:30)
     Condition C6 --> (717:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { T,  T,  T,  T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check for trivially easy constant prop into one of the operands</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If this is the case then perform the operation now to resolve SGPR</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // issue. If we don&apos;t do that here we will always insert a mov to m0</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // that can&apos;t be resolved in later operand folding pass</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>          bool Resolved = false;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>          for (MachineOperand *MO : {&amp;Src0, &amp;Src1}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L724' href='#L724'><span>724:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>            if (MO-&gt;getReg().isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>              MachineInstr *DefMI = MRI-&gt;getVRegDef(MO-&gt;getReg());</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>              if (DefMI &amp;&amp; TII-&gt;isFoldableCopy(*DefMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L727'><span>727:19</span></a></span>) to (<span class='line-number'><a href='#L727'><span>727:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (727:19)
     Condition C2 --> (727:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                const MachineOperand &amp;Def = DefMI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                if (Def.isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                    MO-&gt;getReg() == Def.getReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                    MO-&gt;getSubReg() == Def.getSubReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L729'><span>729:21</span></a></span>) to (<span class='line-number'><a href='#L729'><span>731:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (729:21)
     Condition C2 --> (730:21)
     Condition C3 --> (731:21)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                  const MachineOperand &amp;Copied = DefMI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                  if (Copied.isImm() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                      <div class='tooltip'>TII-&gt;isInlineConstant(APInt(64, Copied.getImm(), true))<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L733'><span>733:23</span></a></span>) to (<span class='line-number'><a href='#L733'><span>734:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (733:23)
     Condition C2 --> (734:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                    MO-&gt;ChangeToImmediate(Copied.getImm());</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                    Resolved = true;</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                    break;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                  }</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                }</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>          if (!Resolved) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Haven&apos;t managed to resolve by replacing an SGPR with an immediate</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Move src1 to be in M0</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>            BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                    TII-&gt;get(AMDGPU::COPY), AMDGPU::M0)</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                .add(Src1);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>            Src1.ChangeToRegister(AMDGPU::M0, false);</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>92.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  lowerVGPR2SGPRCopies(MF);</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Postprocessing</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  fixSCCCopies(MF);</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>  for (auto MI : S2VCopies) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if it is still valid</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>    if (MI-&gt;isCopy()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L764' href='#L764'><span>764:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>      const TargetRegisterClass *SrcRC, *DstRC;</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>      std::tie(SrcRC, DstRC) = getCopyRegClasses(*MI, *TRI, *MRI);</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>      if (isSGPRToVGPRCopy(SrcRC, DstRC, *TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L767' href='#L767'><span>767:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>51.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>        tryChangeVGPRtoSGPRinCopy(*MI, TRI, TII);</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  for (auto MI : RegSequences) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if it is still valid</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>    if (MI-&gt;isRegSequence())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>      foldVGPRCopyIntoRegSequence(*MI, TRI, TII, *MRI);</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  for (auto MI : PHINodes) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L776' href='#L776'><span>776:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.0k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    processPHINode(*MI);</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  if (MF.getTarget().getOptLevel() &gt; CodeGenOptLevel::None &amp;&amp; <div class='tooltip'>EnableM0Merge<span class='tooltip-content'>59.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L779' href='#L779'><span>779:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.5k</span>, <span class='None'>False</span>: <span class='covered-line'>18.6k</span>]
  Branch (<span class='line-number'><a name='L779' href='#L779'><span>779:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.5k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L779'><span>779:7</span></a></span>) to (<span class='line-number'><a href='#L779'><span>779:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (779:7)
     Condition C2 --> (779:63)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>59.5k</pre></td><td class='code'><pre>    hoistAndMergeSGPRInits(AMDGPU::M0, *MRI, TRI, *MDT, TII);</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  SiblingPenalty.clear();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  V2SCopies.clear();</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  SCCCopies.clear();</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  RegSequences.clear();</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  PHINodes.clear();</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  S2VCopies.clear();</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>void SIFixSGPRCopies::processPHINode(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  bool AllAGPRUses = true;</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  SetVector&lt;const MachineInstr *&gt; worklist;</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  SmallSet&lt;const MachineInstr *, 4&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  SetVector&lt;MachineInstr *&gt; PHIOperands;</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  worklist.insert(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  Visited.insert(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // HACK to make MIR tests with no uses happy</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  bool HasUses = false;</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>53.9k</pre></td><td class='code'><pre>  while (!worklist.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.9k</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>    const MachineInstr *Instr = worklist.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>    Register Reg = Instr-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>    for (const auto &amp;Use : MRI-&gt;use_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L804' href='#L804'><span>804:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.7k</span>, <span class='None'>False</span>: <span class='covered-line'>36.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>      HasUses = true;</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>      const MachineInstr *UseMI = Use.getParent();</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>      AllAGPRUses &amp;= (UseMI-&gt;isCopy() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L807' href='#L807'><span>807:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8k</span>, <span class='None'>False</span>: <span class='covered-line'>34.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>                      <div class='tooltip'>TRI-&gt;isAGPR(*MRI, UseMI-&gt;getOperand(0).getReg())<span class='tooltip-content'>15.8k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L808' href='#L808'><span>808:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>787</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>                     <div class='tooltip'>TRI-&gt;isAGPR(*MRI, Use.getReg())<span class='tooltip-content'>49.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L809' href='#L809'><span>809:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>787</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L807'><span>807:22</span></a></span>) to (<span class='line-number'><a href='#L807'><span>809:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (807:23)
     Condition C2 --> (808:23)
     Condition C3 --> (809:22)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  F  = F      }
  2 { T,  F,  F  = F      }
  3 { F,  -,  T  = T      }
  4 { T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>      if (UseMI-&gt;isCopy() || <div class='tooltip'>UseMI-&gt;isRegSequence()<span class='tooltip-content'>34.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8k</span>, <span class='None'>False</span>: <span class='covered-line'>34.8k</span>]
  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.27k</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L810'><span>810:11</span></a></span>) to (<span class='line-number'><a href='#L810'><span>810:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (810:11)
     Condition C2 --> (810:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>24.1k</pre></td><td class='code'><pre>        if (Visited.insert(UseMI).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.8k</span>, <span class='None'>False</span>: <span class='covered-line'>4.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>          worklist.insert(UseMI);</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>24.1k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>24.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  Register PHIRes = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  const TargetRegisterClass *RC0 = MRI-&gt;getRegClass(PHIRes);</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  if (HasUses &amp;&amp; <div class='tooltip'>AllAGPRUses<span class='tooltip-content'>16.9k</span></div> &amp;&amp; <div class='tooltip'>!TRI-&gt;isAGPRClass(RC0)<span class='tooltip-content'>13</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.9k</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L821'><span>821:7</span></a></span>) to (<span class='line-number'><a href='#L821'><span>821:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (821:7)
     Condition C2 --> (821:18)
     Condition C3 --> (821:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Moving PHI to AGPR: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MRI-&gt;setRegClass(PHIRes, TRI-&gt;getEquivalentAGPRClass(RC0));</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    for (unsigned I = 1, N = MI.getNumOperands(); I != N; <div class='tooltip'>I += 2<span class='tooltip-content'>26</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      MachineInstr *DefMI = MRI-&gt;getVRegDef(MI.getOperand(I).getReg());</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      if (DefMI &amp;&amp; DefMI-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L826' href='#L826'><span>826:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L826' href='#L826'><span>826:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L826'><span>826:11</span></a></span>) to (<span class='line-number'><a href='#L826'><span>826:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (826:11)
     Condition C2 --> (826:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        PHIOperands.insert(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  if (TRI-&gt;isVectorRegister(*MRI, PHIRes) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>5.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>       <div class='tooltip'>RC0 == &amp;AMDGPU::VReg_1RegClass<span class='tooltip-content'>5.88k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L832' href='#L832'><span>832:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.88k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L831'><span>831:7</span></a></span>) to (<span class='line-number'><a href='#L831'><span>832:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (831:7)
     Condition C2 --> (832:8)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Legalizing PHI: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11.1k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>    TII-&gt;legalizeOperands(MI, MDT);</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Propagate register class back to PHI operands which are PHI themselves.</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  while (!PHIOperands.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L838' href='#L838'><span>838:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    processPHINode(*PHIOperands.pop_back_val());</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIFixSGPRCopies::tryMoveVGPRConstToSGPR(</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineOperand &amp;MaybeVGPRConstMO, Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *BlockToInsertTo,</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>85.0k</pre></td><td class='code'><pre>    MachineBasicBlock::iterator PointToInsertTo) {</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>85.0k</pre></td><td class='code'><pre>  MachineInstr *DefMI = MRI-&gt;getVRegDef(MaybeVGPRConstMO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>85.0k</pre></td><td class='code'><pre>  if (!DefMI || !DefMI-&gt;isMoveImmediate())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L849' href='#L849'><span>849:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>85.0k</span>]
  Branch (<span class='line-number'><a name='L849' href='#L849'><span>849:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.9k</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L849'><span>849:7</span></a></span>) to (<span class='line-number'><a href='#L849'><span>849:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (849:7)
     Condition C2 --> (849:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>84.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  MachineOperand *SrcConst = TII-&gt;getNamedOperand(*DefMI, AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  if (SrcConst-&gt;isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L853' href='#L853'><span>853:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  const TargetRegisterClass *SrcRC =</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      MRI-&gt;getRegClass(MaybeVGPRConstMO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  unsigned MoveSize = TRI-&gt;getRegSizeInBits(*SrcRC);</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  unsigned MoveOp = MoveSize == 64 ? <div class='tooltip'>AMDGPU::S_MOV_B64<span class='tooltip-content'>1</span></div> : <div class='tooltip'>AMDGPU::S_MOV_B32<span class='tooltip-content'>45</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L859' href='#L859'><span>859:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  BuildMI(*BlockToInsertTo, PointToInsertTo, PointToInsertTo-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>          TII-&gt;get(MoveOp), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      .add(*SrcConst);</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  if (MRI-&gt;hasOneUse(MaybeVGPRConstMO.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    DefMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  MaybeVGPRConstMO.setReg(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIFixSGPRCopies::lowerSpecialCase(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>                                       MachineBasicBlock::iterator &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  if (!DstReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L873' href='#L873'><span>873:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>35.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the destination register is a physical register there isn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // really much we can do to fix this.</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Some special instructions use M0 as an input. Some even only use</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the first lane. Insert a readfirstlane and hope for the best.</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    if (DstReg == AMDGPU::M0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        <div class='tooltip'>TRI-&gt;hasVectorRegisters(MRI-&gt;getRegClass(SrcReg))<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L879' href='#L879'><span>879:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L878'><span>878:9</span></a></span>) to (<span class='line-number'><a href='#L878'><span>879:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (878:9)
     Condition C2 --> (879:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      Register TmpReg =</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          MRI-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>              TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), TmpReg)</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          .add(MI.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MI.getOperand(1).setReg(TmpReg);</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    } else if (tryMoveVGPRConstToSGPR(MI.getOperand(1), DstReg, MI.getParent(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                      MI)) {</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      I = std::next(I);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  if (!SrcReg.isVirtual() || <div class='tooltip'>TRI-&gt;isAGPR(*MRI, SrcReg)<span class='tooltip-content'>35.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>35.7k</span>]
  Branch (<span class='line-number'><a name='L893' href='#L893'><span>893:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>35.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L893'><span>893:7</span></a></span>) to (<span class='line-number'><a href='#L893'><span>893:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (893:7)
     Condition C2 --> (893:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    SIInstrWorklist worklist;</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    worklist.insert(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    TII-&gt;moveToVALU(worklist, MDT);</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  unsigned SMovOp;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  int64_t Imm;</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we are just copying an immediate, we can replace the copy with</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // s_mov_b32.</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>  if (isSafeToFoldImmIntoCopy(&amp;MI, MRI-&gt;getVRegDef(SrcReg), TII, SMovOp, Imm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>35.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    MI.getOperand(1).ChangeToImmediate(Imm);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    MI.addImplicitDefUseOperands(*MI.getParent()-&gt;getParent());</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    MI.setDesc(TII-&gt;get(SMovOp));</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>35.6k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>35.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>void SIFixSGPRCopies::analyzeVGPRToSGPRCopy(MachineInstr* MI) {</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  Register DstReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  const TargetRegisterClass *DstRC = MRI-&gt;getRegClass(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  V2SCopyInfo Info(getNextVGPRToSGPRCopyId(), MI,</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>                      TRI-&gt;getRegSizeInBits(*DstRC));</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  SmallVector&lt;MachineInstr *, 8&gt; AnalysisWorklist;</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Needed because the SSA is not a tree but a graph and may have</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // forks and joins. We should not then go same way twice.</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  DenseSet&lt;MachineInstr *&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  AnalysisWorklist.push_back(Info.Copy);</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>759k</pre></td><td class='code'><pre>  while (!AnalysisWorklist.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>639k</span>, <span class='None'>False</span>: <span class='covered-line'>120k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>639k</pre></td><td class='code'><pre>    MachineInstr *Inst = AnalysisWorklist.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>639k</pre></td><td class='code'><pre>    if (!Visited.insert(Inst).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.8k</span>, <span class='None'>False</span>: <span class='covered-line'>586k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>52.8k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Copies and REG_SEQUENCE do not contribute to the final assembly</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // So, skip them but take care of the SGPR to VGPR copies bookkeeping.</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>586k</pre></td><td class='code'><pre>    if (Inst-&gt;isCopy() || <div class='tooltip'>Inst-&gt;isRegSequence()<span class='tooltip-content'>299k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>286k</span>, <span class='None'>False</span>: <span class='covered-line'>299k</span>]
  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127k</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L933'><span>933:9</span></a></span>) to (<span class='line-number'><a href='#L933'><span>933:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (933:9)
     Condition C2 --> (933:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>413k</pre></td><td class='code'><pre>      if (TRI-&gt;isVGPR(*MRI, Inst-&gt;getOperand(0).getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>118k</span>, <span class='None'>False</span>: <span class='covered-line'>295k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>        if (!Inst-&gt;isCopy() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>711</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>            <div class='tooltip'>!tryChangeVGPRtoSGPRinCopy(*Inst, TRI, TII)<span class='tooltip-content'>117k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116k</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L935'><span>935:13</span></a></span>) to (<span class='line-number'><a href='#L935'><span>936:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (935:13)
     Condition C2 --> (936:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>          Info.NumSVCopies++;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>413k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>469k</pre></td><td class='code'><pre>    SiblingPenalty[Inst].insert(Info.ID);</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>469k</pre></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 4&gt; Users;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>469k</pre></td><td class='code'><pre>    if ((TII-&gt;isSALU(*Inst) &amp;&amp; <div class='tooltip'>Inst-&gt;isCompare()<span class='tooltip-content'>127k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='None'>False</span>: <span class='covered-line'>454k</span>]
  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127k</span>, <span class='None'>False</span>: <span class='covered-line'>341k</span>]
  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>469k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>454k</span></div><div class='tooltip'>Inst-&gt;isCopy()<span class='tooltip-content'>454k</span></div> &amp;&amp; <div class='tooltip'>Inst-&gt;getOperand(0).getReg() == AMDGPU::SCC<span class='tooltip-content'>170k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170k</span>, <span class='None'>False</span>: <span class='covered-line'>283k</span>]
  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>170k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L946'><span>946:9</span></a></span>) to (<span class='line-number'><a href='#L946'><span>947:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (946:10)
     Condition C2 --> (946:32)
     Condition C3 --> (947:10)
     Condition C4 --> (947:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { F,  -,  T,  F  = F      }
  4 { T,  T,  -,  -  = T      }
  5 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      auto I = Inst-&gt;getIterator();</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      auto E = Inst-&gt;getParent()-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>56.1k</pre></td><td class='code'><pre>      while (++I != E &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>56.1k</pre></td><td class='code'><pre>             <div class='tooltip'>!I-&gt;findRegisterDefOperand(AMDGPU::SCC, /*TRI=*/nullptr)<span class='tooltip-content'>53.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L951' href='#L951'><span>951:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.9k</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L950'><span>950:14</span></a></span>) to (<span class='line-number'><a href='#L950'><span>951:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (950:14)
     Condition C2 --> (951:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>        if (I-&gt;readsRegister(AMDGPU::SCC, /*TRI=*/nullptr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.5k</span>, <span class='None'>False</span>: <span class='covered-line'>21.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>19.5k</pre></td><td class='code'><pre>          Users.push_back(&amp;*I);</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>454k</pre></td><td class='code'><pre>    } else if (Inst-&gt;getNumExplicitDefs() != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>452k</span>, <span class='None'>False</span>: <span class='covered-line'>2.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>452k</pre></td><td class='code'><pre>      Register Reg = Inst-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>452k</pre></td><td class='code'><pre>      if (TRI-&gt;isSGPRReg(*MRI, Reg) &amp;&amp; <div class='tooltip'>!TII-&gt;isVALU(*Inst)<span class='tooltip-content'>418k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>418k</span>, <span class='None'>False</span>: <span class='covered-line'>34.0k</span>]
  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409k</span>, <span class='None'>False</span>: <span class='covered-line'>8.17k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L957'><span>957:11</span></a></span>) to (<span class='line-number'><a href='#L957'><span>957:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (957:11)
     Condition C2 --> (957:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>409k</pre></td><td class='code'><pre>        for (auto &amp;U : MRI-&gt;use_instructions(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>499k</span>, <span class='None'>False</span>: <span class='covered-line'>409k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>499k</pre></td><td class='code'><pre>          Users.push_back(&amp;U);</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>452k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>518k</pre></td><td class='code'><pre>    for (auto U : Users) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>518k</span>, <span class='None'>False</span>: <span class='covered-line'>469k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>518k</pre></td><td class='code'><pre>      if (TII-&gt;isSALU(*U))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L962' href='#L962'><span>962:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160k</span>, <span class='None'>False</span>: <span class='covered-line'>358k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>160k</pre></td><td class='code'><pre>        Info.SChain.insert(U);</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>518k</pre></td><td class='code'><pre>      AnalysisWorklist.push_back(U);</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>518k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>469k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  V2SCopies[Info.ID] = Info;</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The main function that computes the VGPR to SGPR copy score</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and determines copy further lowering way: v_readfirstlane_b32 or moveToVALU</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>131k</pre></td><td class='code'><pre>bool SIFixSGPRCopies::needToBeConvertedToVALU(V2SCopyInfo *Info) {</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>131k</pre></td><td class='code'><pre>  if (Info-&gt;SChain.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101k</span>, <span class='None'>False</span>: <span class='covered-line'>29.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>    Info-&gt;Score = 0;</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  Info-&gt;Siblings = SiblingPenalty[*llvm::max_element(</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>870k</pre></td><td class='code'><pre>      Info-&gt;SChain, [&amp;](MachineInstr *A, MachineInstr *B) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>870k</pre></td><td class='code'><pre>        return SiblingPenalty[A].size() &lt; SiblingPenalty[B].size();</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>870k</pre></td><td class='code'><pre>      })];</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>  Info-&gt;Siblings.remove_if([&amp;](unsigned ID) { return ID == Info-&gt;ID; });</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The loop below computes the number of another VGPR to SGPR V2SCopies</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which contribute to the current copy SALU chain. We assume that all the</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // V2SCopies with the same source virtual register will be squashed to one</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by regalloc. Also we take care of the V2SCopies of the differnt subregs</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the same register.</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  SmallSet&lt;std::pair&lt;Register, unsigned&gt;, 4&gt; SrcRegs;</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>  for (auto J : Info-&gt;Siblings) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>373k</span>, <span class='None'>False</span>: <span class='covered-line'>29.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>    auto InfoIt = V2SCopies.find(J);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>    if (InfoIt != V2SCopies.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L990' href='#L990'><span>990:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372k</span>, <span class='None'>False</span>: <span class='covered-line'>544</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>372k</pre></td><td class='code'><pre>      MachineInstr *SiblingCopy = InfoIt-&gt;second.Copy;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>372k</pre></td><td class='code'><pre>      if (SiblingCopy-&gt;isImplicitDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>372k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the COPY has already been MoveToVALUed</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>372k</pre></td><td class='code'><pre>      SrcRegs.insert(std::pair(SiblingCopy-&gt;getOperand(1).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>372k</pre></td><td class='code'><pre>                               SiblingCopy-&gt;getOperand(1).getSubReg()));</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>372k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  Info-&gt;SiblingPenalty = SrcRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  unsigned Penalty =</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>      Info-&gt;NumSVCopies + Info-&gt;SiblingPenalty + Info-&gt;NumReadfirstlanes;</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  unsigned Profit = Info-&gt;SChain.size();</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  Info-&gt;Score = Penalty &gt; Profit ? <div class='tooltip'>0<span class='tooltip-content'>12.1k</span></div> : <div class='tooltip'>Profit - Penalty<span class='tooltip-content'>17.5k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1005' href='#L1005'><span>1005:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>17.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  Info-&gt;NeedToBeConvertedToVALU = Info-&gt;Score &lt; 3;</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  return Info-&gt;NeedToBeConvertedToVALU;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>131k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>void SIFixSGPRCopies::lowerVGPR2SGPRCopies(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; LoweringWorklist;</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  for (auto &amp;C : V2SCopies) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>    if (needToBeConvertedToVALU(&amp;C.second))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1014' href='#L1014'><span>1014:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>118k</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>      LoweringWorklist.push_back(C.second.ID);</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Store all the V2S copy instructions that need to be moved to VALU</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in the Copies worklist.</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  SIInstrWorklist Copies;</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>  while (!LoweringWorklist.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1022' href='#L1022'><span>1022:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    unsigned CurID = LoweringWorklist.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    auto CurInfoIt = V2SCopies.find(CurID);</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    if (CurInfoIt != V2SCopies.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>      V2SCopyInfo C = CurInfoIt-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Processing ...\n&quot;; C.dump());</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>315</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>118k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>313</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>      for (auto S : C.Siblings) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1028' href='#L1028'><span>1028:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.1k</span>, <span class='None'>False</span>: <span class='covered-line'>119k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>34.1k</pre></td><td class='code'><pre>        auto SibInfoIt = V2SCopies.find(S);</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>34.1k</pre></td><td class='code'><pre>        if (SibInfoIt != V2SCopies.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1030' href='#L1030'><span>1030:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>          V2SCopyInfo &amp;SI = SibInfoIt-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>          <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Sibling:\n&quot;; SI.dump());</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>          if (!SI.NeedToBeConvertedToVALU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1033' href='#L1033'><span>1033:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.0k</span>, <span class='None'>False</span>: <span class='covered-line'>17.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>            SI.SChain.set_subtract(C.SChain);</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>            if (needToBeConvertedToVALU(&amp;SI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1035' href='#L1035'><span>1035:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>9.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>              LoweringWorklist.push_back(SI.ID);</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>586k</pre></td><td class='code'><pre>          SI.Siblings.remove_if([&amp;](unsigned ID) { return ID == C.ID; });</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>34.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;V2S copy &quot; &lt;&lt; *C.Copy</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>315</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>118k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>313</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>                        &lt;&lt; &quot; is being turned to VALU\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: MapVector::erase is inefficient. Do bulk removal with remove_if</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instead.</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>      V2SCopies.erase(C.ID);</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>      Copies.insert(C.Copy);</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  TII-&gt;moveToVALU(Copies, MDT);</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  Copies.clear();</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now do actual lowering</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  for (auto C : V2SCopies) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    MachineInstr *MI = C.second.Copy;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We decide to turn V2S copy to v_readfirstlane_b32</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // remove it from the V2SCopies and remove it from all its siblings</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;V2S copy &quot; &lt;&lt; *MI</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>                      &lt;&lt; &quot; is being turned to v_readfirstlane_b32&quot;</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>                      &lt;&lt; &quot; Score: &quot; &lt;&lt; C.second.Score &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    Register DstReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    Register SrcReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    unsigned SubReg = MI-&gt;getOperand(1).getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    const TargetRegisterClass *SrcRC =</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>        TRI-&gt;getRegClassForOperandReg(*MRI, MI-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    size_t SrcSize = TRI-&gt;getRegSizeInBits(*SrcRC);</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    if (SrcSize == 16) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1068' href='#L1068'><span>1068:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // HACK to handle possible 16bit VGPR source<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      auto MIB = BuildMI(*MBB, MI, MI-&gt;getDebugLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                         TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), DstReg);</span></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MIB.addReg(SrcReg, 0, AMDGPU::NoSubRegister);</span></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre><span class='red'>    }</span> else if (SrcSize == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      auto MIB = BuildMI(*MBB, MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>                         TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      MIB.addReg(SrcReg, 0, SubReg);</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      auto Result = BuildMI(*MBB, MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                            TII-&gt;get(AMDGPU::REG_SEQUENCE), DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      int N = TRI-&gt;getRegSizeInBits(*SrcRC) / 32;</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      for (int i = 0; i &lt; N; <div class='tooltip'>i++<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1081' href='#L1081'><span>1081:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Register PartialSrc = TII-&gt;buildExtractSubReg(</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            Result, *MRI, MI-&gt;getOperand(1), SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            TRI-&gt;getSubRegFromChannel(i), &amp;AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Register PartialDst =</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            MRI-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        BuildMI(*MBB, *Result, Result-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), PartialDst)</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            .addReg(PartialSrc);</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Result.addReg(PartialDst).addImm(TRI-&gt;getSubRegFromChannel(i));</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>void SIFixSGPRCopies::fixSCCCopies(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  bool IsWave32 = MF.getSubtarget&lt;GCNSubtarget&gt;().isWave32();</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>172k</pre></td><td class='code'><pre>  for (MachineFunction::iterator BI = MF.begin(), BE = MF.end(); BI != BE;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:66</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93.9k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>93.9k</pre></td><td class='code'><pre>       ++BI) {</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>93.9k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = &amp;*BI;</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator I = MBB-&gt;begin(), E = MBB-&gt;end(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1102' href='#L1102'><span>1102:72</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78M</span>, <span class='None'>False</span>: <span class='covered-line'>93.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>         ++I) {</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>      MachineInstr &amp;MI = *I;</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // May already have been lowered.</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>      if (!MI.isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10M</span>, <span class='None'>False</span>: <span class='covered-line'>676k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>1.10M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>676k</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>676k</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>676k</pre></td><td class='code'><pre>      if (SrcReg == AMDGPU::SCC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>675k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>        Register SCCCopy = MRI-&gt;createVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>            TRI-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID));</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>        I = BuildMI(*MI.getParent(), std::next(MachineBasicBlock::iterator(MI)),</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                    MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                    TII-&gt;get(IsWave32 ? <div class='tooltip'>AMDGPU::S_CSELECT_B32<span class='tooltip-content'>198</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1115' href='#L1115'><span>1115:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>198</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                                      : <div class='tooltip'>AMDGPU::S_CSELECT_B64<span class='tooltip-content'>1.32k</span></div>),</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                    SCCCopy)</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                .addImm(-1)</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>        I = BuildMI(*MI.getParent(), std::next(I), I-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                    TII-&gt;get(AMDGPU::COPY), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                .addReg(SCCCopy);</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>        MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>675k</pre></td><td class='code'><pre>      if (DstReg == AMDGPU::SCC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1126' href='#L1126'><span>1126:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>829</span>, <span class='None'>False</span>: <span class='covered-line'>674k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>        unsigned Opcode = IsWave32 ? <div class='tooltip'>AMDGPU::S_AND_B32<span class='tooltip-content'>147</span></div> : <div class='tooltip'>AMDGPU::S_AND_B64<span class='tooltip-content'>682</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>682</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>        Register Exec = IsWave32 ? <div class='tooltip'>AMDGPU::EXEC_LO<span class='tooltip-content'>147</span></div> : <div class='tooltip'>AMDGPU::EXEC<span class='tooltip-content'>682</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>682</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>        Register Tmp = MRI-&gt;createVirtualRegister(TRI-&gt;getBoolRC());</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>        I = BuildMI(*MI.getParent(), std::next(MachineBasicBlock::iterator(MI)),</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>                    MI.getDebugLoc(), TII-&gt;get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>                .addReg(Tmp, getDefRegState(true))</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>                .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>                .addReg(Exec);</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>        MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>829</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>675k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>93.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>