

================================================================
== Vivado HLS Report for 'tx_pkg_arbiter_512_s'
================================================================
* Date:           Mon Mar  1 13:04:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.036|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     223|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     723|    -|
|Register         |        -|      -|    1211|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1211|     946|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_641_p2                     |     +    |      0|  0|  15|           8|           1|
    |grp_fu_657_p2                     |     +    |      0|  0|  36|          29|           6|
    |and_ln2558_fu_775_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln2580_fu_747_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_221                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_374                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_378                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_390                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_393                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_403                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_406                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_416                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_419                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_430                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_433                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_498                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_499                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_500                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_501                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_502                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_592                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op10_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op118_read_state1    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op153_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op155_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op161_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op87_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op98_read_state1     |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_116_p5           |    and   |      0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_138_p5           |    and   |      0|  0|   2|           1|           0|
    |io_acc_block_signal_op118         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op153         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op156         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op158         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_651_p2                     |   icmp   |      0|  0|  11|           8|           5|
    |grp_fu_668_p2                     |   icmp   |      0|  0|  20|          29|           5|
    |grp_fu_689_p2                     |   icmp   |      0|  0|  20|          29|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |currWord_last_V_1_fu_819_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln2471_fu_825_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln2512_fu_794_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln2558_fu_782_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln2580_fu_753_p2               |    or    |      0|  0|   2|           1|           1|
    |select_ln2434_fu_870_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln2445_fu_879_p3           |  select  |      0|  0|   4|           1|           3|
    |select_ln2471_fu_832_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln2488_fu_810_p3           |  select  |      0|  0|   8|           1|           1|
    |select_ln2516_fu_801_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln2580_fu_760_p3           |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln2558_fu_769_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln2580_fu_741_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 223|         158|          87|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln162_1_phi_fu_294_p4            |  15|          3|    3|          9|
    |ap_phi_mux_phi_ln162_phi_fu_324_p4              |  15|          3|    3|          9|
    |ap_phi_mux_state_flag_16_i_phi_fu_253_p4        |  15|          3|    1|          3|
    |ap_phi_mux_state_flag_20_i_phi_fu_224_p4        |  15|          3|    1|          3|
    |ap_phi_mux_state_flag_22_i_phi_fu_373_p32       |  44|          9|    1|          9|
    |ap_phi_mux_state_flag_3_i_phi_fu_344_p4         |  15|          3|    1|          3|
    |ap_phi_mux_state_flag_9_i_phi_fu_315_p4         |  15|          3|    1|          3|
    |ap_phi_mux_state_new_16_i_phi_fu_262_p4         |  15|          3|    1|          3|
    |ap_phi_mux_state_new_20_i_phi_fu_233_p4         |  15|          3|    3|          9|
    |ap_phi_mux_state_new_22_i_phi_fu_426_p32        |  44|          9|    3|         27|
    |ap_phi_mux_state_new_3_i_phi_fu_353_p4          |  15|          3|    2|          6|
    |ap_phi_mux_tmp_last_V_9_phi_fu_283_p4           |  15|          3|    1|          3|
    |ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32  |  15|          3|    1|          3|
    |ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4   |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32  |  41|          8|    8|         64|
    |ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4  |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4  |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4  |  15|          3|    8|         24|
    |ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4  |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590      |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578      |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602       |  15|          3|    1|          3|
    |info_words_V                                    |   9|          2|   29|         58|
    |s_axis_mem_read_data_TDATA_blk_n                |   9|          2|    1|          2|
    |s_axis_tx_data_TDATA_blk_n                      |   9|          2|    1|          2|
    |tmp_last_V_9_reg_279                            |  15|          3|    1|          3|
    |tx_pkgInfoFifo_V_sou_blk_n                      |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_typ_blk_n                      |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_wor_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_data_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_data_din                        |  15|          3|  512|       1536|
    |tx_rawPayFifo_V_keep_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_keep_din                        |  15|          3|   64|        192|
    |tx_rawPayFifo_V_last_blk_n                      |   9|          2|    1|          2|
    |tx_rawPayFifo_V_last_din                        |  15|          3|    1|          3|
    |tx_rethMerge2rethShi_3_blk_n                    |   9|          2|    1|          2|
    |tx_rethMerge2rethShi_3_din                      |  15|          3|  512|       1536|
    |tx_rethMerge2rethShi_5_blk_n                    |   9|          2|    1|          2|
    |tx_rethMerge2rethShi_5_din                      |  15|          3|   64|        192|
    |tx_rethMerge2rethShi_6_blk_n                    |   9|          2|    1|          2|
    |tx_rethMerge2rethShi_6_din                      |  15|          3|    1|          3|
    |tx_split2aethShift_V_1_blk_n                    |   9|          2|    1|          2|
    |tx_split2aethShift_V_1_din                      |  15|          3|  512|       1536|
    |tx_split2aethShift_V_2_blk_n                    |   9|          2|    1|          2|
    |tx_split2aethShift_V_2_din                      |  15|          3|   64|        192|
    |tx_split2aethShift_V_blk_n                      |   9|          2|    1|          2|
    |tx_split2aethShift_V_din                        |  15|          3|    1|          3|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 723|        148| 1850|       5570|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602   |    1|   0|    1|          0|
    |currWord_last_V_1_reg_951                   |    1|   0|    1|          0|
    |info_type                                   |    1|   0|    1|          0|
    |info_words_V                                |   29|   0|   29|          0|
    |reg_695                                     |  512|   0|  512|          0|
    |reg_702                                     |   64|   0|   64|          0|
    |reg_709                                     |  512|   0|  512|          0|
    |reg_716                                     |   64|   0|   64|          0|
    |state                                       |    3|   0|    3|          0|
    |state_load_reg_900                          |    3|   0|    3|          0|
    |tmp_1_reg_956                               |    1|   0|    1|          0|
    |tmp_2_reg_947                               |    1|   0|    1|          0|
    |tmp_3_reg_935                               |    1|   0|    1|          0|
    |tmp_4_reg_928                               |    1|   0|    1|          0|
    |tmp_5_reg_916                               |    1|   0|    1|          0|
    |tmp_6_reg_904                               |    1|   0|    1|          0|
    |tmp_last_V_9_reg_279                        |    1|   0|    1|          0|
    |wordCounter_V                               |    8|   0|    8|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1211|   0| 1211|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      tx_pkg_arbiter<512>      | return value |
|s_axis_tx_data_TVALID          |  in |    1|    axis    |    s_axis_tx_data_V_data_V    |    pointer   |
|s_axis_tx_data_TDATA           |  in |  512|    axis    |    s_axis_tx_data_V_data_V    |    pointer   |
|s_axis_mem_read_data_TVALID    |  in |    1|    axis    | s_axis_mem_read_data_V_data_V |    pointer   |
|s_axis_mem_read_data_TDATA     |  in |  512|    axis    | s_axis_mem_read_data_V_data_V |    pointer   |
|tx_pkgInfoFifo_V_typ_dout      |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_typ     |    pointer   |
|tx_pkgInfoFifo_V_typ_empty_n   |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_typ     |    pointer   |
|tx_pkgInfoFifo_V_typ_read      | out |    1|   ap_fifo  |      tx_pkgInfoFifo_V_typ     |    pointer   |
|tx_pkgInfoFifo_V_sou_dout      |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_sou     |    pointer   |
|tx_pkgInfoFifo_V_sou_empty_n   |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_sou     |    pointer   |
|tx_pkgInfoFifo_V_sou_read      | out |    1|   ap_fifo  |      tx_pkgInfoFifo_V_sou     |    pointer   |
|tx_pkgInfoFifo_V_wor_dout      |  in |   29|   ap_fifo  |      tx_pkgInfoFifo_V_wor     |    pointer   |
|tx_pkgInfoFifo_V_wor_empty_n   |  in |    1|   ap_fifo  |      tx_pkgInfoFifo_V_wor     |    pointer   |
|tx_pkgInfoFifo_V_wor_read      | out |    1|   ap_fifo  |      tx_pkgInfoFifo_V_wor     |    pointer   |
|tx_rawPayFifo_V_data_din       | out |  512|   ap_fifo  |      tx_rawPayFifo_V_data     |    pointer   |
|tx_rawPayFifo_V_data_full_n    |  in |    1|   ap_fifo  |      tx_rawPayFifo_V_data     |    pointer   |
|tx_rawPayFifo_V_data_write     | out |    1|   ap_fifo  |      tx_rawPayFifo_V_data     |    pointer   |
|tx_rawPayFifo_V_keep_din       | out |   64|   ap_fifo  |      tx_rawPayFifo_V_keep     |    pointer   |
|tx_rawPayFifo_V_keep_full_n    |  in |    1|   ap_fifo  |      tx_rawPayFifo_V_keep     |    pointer   |
|tx_rawPayFifo_V_keep_write     | out |    1|   ap_fifo  |      tx_rawPayFifo_V_keep     |    pointer   |
|tx_rawPayFifo_V_last_din       | out |    1|   ap_fifo  |      tx_rawPayFifo_V_last     |    pointer   |
|tx_rawPayFifo_V_last_full_n    |  in |    1|   ap_fifo  |      tx_rawPayFifo_V_last     |    pointer   |
|tx_rawPayFifo_V_last_write     | out |    1|   ap_fifo  |      tx_rawPayFifo_V_last     |    pointer   |
|tx_rethMerge2rethShi_3_din     | out |  512|   ap_fifo  |     tx_rethMerge2rethShi_3    |    pointer   |
|tx_rethMerge2rethShi_3_full_n  |  in |    1|   ap_fifo  |     tx_rethMerge2rethShi_3    |    pointer   |
|tx_rethMerge2rethShi_3_write   | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_3    |    pointer   |
|tx_rethMerge2rethShi_5_din     | out |   64|   ap_fifo  |     tx_rethMerge2rethShi_5    |    pointer   |
|tx_rethMerge2rethShi_5_full_n  |  in |    1|   ap_fifo  |     tx_rethMerge2rethShi_5    |    pointer   |
|tx_rethMerge2rethShi_5_write   | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_5    |    pointer   |
|tx_rethMerge2rethShi_6_din     | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_6    |    pointer   |
|tx_rethMerge2rethShi_6_full_n  |  in |    1|   ap_fifo  |     tx_rethMerge2rethShi_6    |    pointer   |
|tx_rethMerge2rethShi_6_write   | out |    1|   ap_fifo  |     tx_rethMerge2rethShi_6    |    pointer   |
|tx_split2aethShift_V_1_din     | out |  512|   ap_fifo  |     tx_split2aethShift_V_1    |    pointer   |
|tx_split2aethShift_V_1_full_n  |  in |    1|   ap_fifo  |     tx_split2aethShift_V_1    |    pointer   |
|tx_split2aethShift_V_1_write   | out |    1|   ap_fifo  |     tx_split2aethShift_V_1    |    pointer   |
|tx_split2aethShift_V_2_din     | out |   64|   ap_fifo  |     tx_split2aethShift_V_2    |    pointer   |
|tx_split2aethShift_V_2_full_n  |  in |    1|   ap_fifo  |     tx_split2aethShift_V_2    |    pointer   |
|tx_split2aethShift_V_2_write   | out |    1|   ap_fifo  |     tx_split2aethShift_V_2    |    pointer   |
|tx_split2aethShift_V_din       | out |    1|   ap_fifo  |      tx_split2aethShift_V     |    pointer   |
|tx_split2aethShift_V_full_n    |  in |    1|   ap_fifo  |      tx_split2aethShift_V     |    pointer   |
|tx_split2aethShift_V_write     | out |    1|   ap_fifo  |      tx_split2aethShift_V     |    pointer   |
|s_axis_tx_data_TREADY          | out |    1|    axis    |    s_axis_tx_data_V_last_V    |    pointer   |
|s_axis_tx_data_TLAST           |  in |    1|    axis    |    s_axis_tx_data_V_last_V    |    pointer   |
|s_axis_tx_data_TKEEP           |  in |   64|    axis    |    s_axis_tx_data_V_keep_V    |    pointer   |
|s_axis_mem_read_data_TREADY    | out |    1|    axis    | s_axis_mem_read_data_V_last_V |    pointer   |
|s_axis_mem_read_data_TLAST     |  in |    1|    axis    | s_axis_mem_read_data_V_last_V |    pointer   |
|s_axis_mem_read_data_TKEEP     |  in |   64|    axis    | s_axis_mem_read_data_V_keep_V |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+

