<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: -6 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>
time_elapsed: 0.004s
ram usage: 9588 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: p734.sv --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a> to parse list
WARNING (2)::ARG_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::4 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
logic [9:0] in_a, in_d;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::6 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
logic clk;
WARNING (5)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::15 there are no ports for the module (tb1), all logic will be dropped since it is not driving an output
endmodule
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::22 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;;&#39; or &#39;,&#39;)
clk;
PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::25 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
#delay out = in;
ERROR (8)::PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p734.sv</a>::16 No matching declaration for port clk
module vdff (out, in, clk);
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1584682126323/work/ODIN_II/SRC/parse_making_ast.cpp]resolve_ports::364 

</pre>
</body>