{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 20:30:34 2018 " "Info: Processing started: Thu Nov 22 20:30:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_COUNTER100 -c MY_COUNTER100 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_COUNTER100 -c MY_COUNTER100 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 288 56 224 304 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MY_COUNTER10:inst\|COUNTER\[0\] " "Info: Detected ripple clock \"MY_COUNTER10:inst\|COUNTER\[0\]\" as buffer" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_COUNTER10:inst\|COUNTER\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_COUNTER10:inst\|COUNTER\[3\] " "Info: Detected ripple clock \"MY_COUNTER10:inst\|COUNTER\[3\]\" as buffer" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_COUNTER10:inst\|COUNTER\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_COUNTER10:inst\|COUNTER\[2\] " "Info: Detected ripple clock \"MY_COUNTER10:inst\|COUNTER\[2\]\" as buffer" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_COUNTER10:inst\|COUNTER\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MY_COUNTER10:inst\|COUNTER\[1\] " "Info: Detected ripple clock \"MY_COUNTER10:inst\|COUNTER\[1\]\" as buffer" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_COUNTER10:inst\|COUNTER\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "MY_COUNTER10:inst\|Equal0 " "Info: Detected gated clock \"MY_COUNTER10:inst\|Equal0\" as buffer" {  } { { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_COUNTER10:inst\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register MY_COUNTER10:inst\|COUNTER\[1\] MY_COUNTER10:inst\|COUNTER\[3\] 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"MY_COUNTER10:inst\|COUNTER\[1\]\" and destination register \"MY_COUNTER10:inst\|COUNTER\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.825 ns + Longest register register " "Info: + Longest register to register delay is 1.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_COUNTER10:inst\|COUNTER\[1\] 1 REG LCFF_X32_Y35_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N17; Fanout = 6; REG Node = 'MY_COUNTER10:inst\|COUNTER\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.275 ns) 0.604 ns MY_COUNTER10:inst\|Equal0~31 2 COMB LCCOMB_X32_Y35_N28 2 " "Info: 2: + IC(0.329 ns) + CELL(0.275 ns) = 0.604 ns; Loc. = LCCOMB_X32_Y35_N28; Fanout = 2; COMB Node = 'MY_COUNTER10:inst\|Equal0~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0~31 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 1.014 ns MY_COUNTER10:inst\|COUNTER\[3\]~208 3 COMB LCCOMB_X32_Y35_N6 3 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 1.014 ns; Loc. = LCCOMB_X32_Y35_N6; Fanout = 3; COMB Node = 'MY_COUNTER10:inst\|COUNTER\[3\]~208'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_COUNTER10:inst|Equal0~31 MY_COUNTER10:inst|COUNTER[3]~208 } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.438 ns) 1.741 ns MY_COUNTER10:inst\|COUNTER~209 4 COMB LCCOMB_X32_Y35_N4 1 " "Info: 4: + IC(0.289 ns) + CELL(0.438 ns) = 1.741 ns; Loc. = LCCOMB_X32_Y35_N4; Fanout = 1; COMB Node = 'MY_COUNTER10:inst\|COUNTER~209'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { MY_COUNTER10:inst|COUNTER[3]~208 MY_COUNTER10:inst|COUNTER~209 } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.825 ns MY_COUNTER10:inst\|COUNTER\[3\] 5 REG LCFF_X32_Y35_N5 5 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.825 ns; Loc. = LCFF_X32_Y35_N5; Fanout = 5; REG Node = 'MY_COUNTER10:inst\|COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_COUNTER10:inst|COUNTER~209 MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.947 ns ( 51.89 % ) " "Info: Total cell delay = 0.947 ns ( 51.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 48.11 % ) " "Info: Total interconnect delay = 0.878 ns ( 48.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0~31 MY_COUNTER10:inst|COUNTER[3]~208 MY_COUNTER10:inst|COUNTER~209 MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.825 ns" { MY_COUNTER10:inst|COUNTER[1] {} MY_COUNTER10:inst|Equal0~31 {} MY_COUNTER10:inst|COUNTER[3]~208 {} MY_COUNTER10:inst|COUNTER~209 {} MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.329ns 0.260ns 0.289ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.458 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_D14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 288 56 224 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.537 ns) 2.458 ns MY_COUNTER10:inst\|COUNTER\[3\] 2 REG LCFF_X32_Y35_N5 5 " "Info: 2: + IC(1.091 ns) + CELL(0.537 ns) = 2.458 ns; Loc. = LCFF_X32_Y35_N5; Fanout = 5; REG Node = 'MY_COUNTER10:inst\|COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { CLK MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 55.61 % ) " "Info: Total cell delay = 1.367 ns ( 55.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 44.39 % ) " "Info: Total interconnect delay = 1.091 ns ( 44.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { CLK MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.458 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_D14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 288 56 224 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.537 ns) 2.458 ns MY_COUNTER10:inst\|COUNTER\[1\] 2 REG LCFF_X32_Y35_N17 6 " "Info: 2: + IC(1.091 ns) + CELL(0.537 ns) = 2.458 ns; Loc. = LCFF_X32_Y35_N17; Fanout = 6; REG Node = 'MY_COUNTER10:inst\|COUNTER\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { CLK MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 55.61 % ) " "Info: Total cell delay = 1.367 ns ( 55.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 44.39 % ) " "Info: Total interconnect delay = 1.091 ns ( 44.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { CLK MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { CLK MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.830ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { CLK MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0~31 MY_COUNTER10:inst|COUNTER[3]~208 MY_COUNTER10:inst|COUNTER~209 MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.825 ns" { MY_COUNTER10:inst|COUNTER[1] {} MY_COUNTER10:inst|Equal0~31 {} MY_COUNTER10:inst|COUNTER[3]~208 {} MY_COUNTER10:inst|COUNTER~209 {} MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.329ns 0.260ns 0.289ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { CLK MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.830ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { CLK MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { MY_COUNTER10:inst|COUNTER[3] {} } {  } {  } "" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MY_COUNTER10:inst\|COUNTER\[0\] RES CLK 0.595 ns register " "Info: tsu for register \"MY_COUNTER10:inst\|COUNTER\[0\]\" (data pin = \"RES\", clock pin = \"CLK\") is 0.595 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.950 ns + Longest pin register " "Info: + Longest pin to register delay is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RES 1 PIN PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 232 56 224 248 "RES" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.242 ns) 1.885 ns MY_COUNTER10:inst1\|COUNTER\[0\]~211 2 COMB LCCOMB_X32_Y35_N14 8 " "Info: 2: + IC(0.664 ns) + CELL(0.242 ns) = 1.885 ns; Loc. = LCCOMB_X32_Y35_N14; Fanout = 8; COMB Node = 'MY_COUNTER10:inst1\|COUNTER\[0\]~211'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { RES MY_COUNTER10:inst1|COUNTER[0]~211 } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.660 ns) 2.950 ns MY_COUNTER10:inst\|COUNTER\[0\] 3 REG LCFF_X33_Y35_N25 7 " "Info: 3: + IC(0.405 ns) + CELL(0.660 ns) = 2.950 ns; Loc. = LCFF_X33_Y35_N25; Fanout = 7; REG Node = 'MY_COUNTER10:inst\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { MY_COUNTER10:inst1|COUNTER[0]~211 MY_COUNTER10:inst|COUNTER[0] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 63.76 % ) " "Info: Total cell delay = 1.881 ns ( 63.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 36.24 % ) " "Info: Total interconnect delay = 1.069 ns ( 36.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { RES MY_COUNTER10:inst1|COUNTER[0]~211 MY_COUNTER10:inst|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { RES {} RES~combout {} MY_COUNTER10:inst1|COUNTER[0]~211 {} MY_COUNTER10:inst|COUNTER[0] {} } { 0.000ns 0.000ns 0.664ns 0.405ns } { 0.000ns 0.979ns 0.242ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.319 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_D14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 288 56 224 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.537 ns) 2.319 ns MY_COUNTER10:inst\|COUNTER\[0\] 2 REG LCFF_X33_Y35_N25 7 " "Info: 2: + IC(0.952 ns) + CELL(0.537 ns) = 2.319 ns; Loc. = LCFF_X33_Y35_N25; Fanout = 7; REG Node = 'MY_COUNTER10:inst\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { CLK MY_COUNTER10:inst|COUNTER[0] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 58.95 % ) " "Info: Total cell delay = 1.367 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 41.05 % ) " "Info: Total interconnect delay = 0.952 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK MY_COUNTER10:inst|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[0] {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { RES MY_COUNTER10:inst1|COUNTER[0]~211 MY_COUNTER10:inst|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { RES {} RES~combout {} MY_COUNTER10:inst1|COUNTER[0]~211 {} MY_COUNTER10:inst|COUNTER[0] {} } { 0.000ns 0.000ns 0.664ns 0.405ns } { 0.000ns 0.979ns 0.242ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK MY_COUNTER10:inst|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[0] {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK COUNT1\[3\] MY_COUNTER10:inst1\|COUNTER\[3\] 11.394 ns register " "Info: tco from clock \"CLK\" to destination pin \"COUNT1\[3\]\" through register \"MY_COUNTER10:inst1\|COUNTER\[3\]\" is 11.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.731 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_D14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 288 56 224 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.787 ns) 2.708 ns MY_COUNTER10:inst\|COUNTER\[1\] 2 REG LCFF_X32_Y35_N17 6 " "Info: 2: + IC(1.091 ns) + CELL(0.787 ns) = 2.708 ns; Loc. = LCFF_X32_Y35_N17; Fanout = 6; REG Node = 'MY_COUNTER10:inst\|COUNTER\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { CLK MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.398 ns) 3.447 ns MY_COUNTER10:inst\|Equal0 3 COMB LCCOMB_X32_Y35_N26 2 " "Info: 3: + IC(0.341 ns) + CELL(0.398 ns) = 3.447 ns; Loc. = LCCOMB_X32_Y35_N26; Fanout = 2; COMB Node = 'MY_COUNTER10:inst\|Equal0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.000 ns) 4.157 ns MY_COUNTER10:inst\|Equal0~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(0.710 ns) + CELL(0.000 ns) = 4.157 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'MY_COUNTER10:inst\|Equal0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { MY_COUNTER10:inst|Equal0 MY_COUNTER10:inst|Equal0~clkctrl } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 5.731 ns MY_COUNTER10:inst1\|COUNTER\[3\] 5 REG LCFF_X32_Y35_N1 7 " "Info: 5: + IC(1.037 ns) + CELL(0.537 ns) = 5.731 ns; Loc. = LCFF_X32_Y35_N1; Fanout = 7; REG Node = 'MY_COUNTER10:inst1\|COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { MY_COUNTER10:inst|Equal0~clkctrl MY_COUNTER10:inst1|COUNTER[3] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.552 ns ( 44.53 % ) " "Info: Total cell delay = 2.552 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.179 ns ( 55.47 % ) " "Info: Total interconnect delay = 3.179 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0 MY_COUNTER10:inst|Equal0~clkctrl MY_COUNTER10:inst1|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} MY_COUNTER10:inst|Equal0 {} MY_COUNTER10:inst|Equal0~clkctrl {} MY_COUNTER10:inst1|COUNTER[3] {} } { 0.000ns 0.000ns 1.091ns 0.341ns 0.710ns 1.037ns } { 0.000ns 0.830ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.413 ns + Longest register pin " "Info: + Longest register to pin delay is 5.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_COUNTER10:inst1\|COUNTER\[3\] 1 REG LCFF_X32_Y35_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N1; Fanout = 7; REG Node = 'MY_COUNTER10:inst1\|COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_COUNTER10:inst1|COUNTER[3] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.751 ns) + CELL(2.662 ns) 5.413 ns COUNT1\[3\] 2 PIN PIN_B2 0 " "Info: 2: + IC(2.751 ns) + CELL(2.662 ns) = 5.413 ns; Loc. = PIN_B2; Fanout = 0; PIN Node = 'COUNT1\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { MY_COUNTER10:inst1|COUNTER[3] COUNT1[3] } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 176 816 992 192 "COUNT1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 49.18 % ) " "Info: Total cell delay = 2.662 ns ( 49.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.751 ns ( 50.82 % ) " "Info: Total interconnect delay = 2.751 ns ( 50.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { MY_COUNTER10:inst1|COUNTER[3] COUNT1[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { MY_COUNTER10:inst1|COUNTER[3] {} COUNT1[3] {} } { 0.000ns 2.751ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0 MY_COUNTER10:inst|Equal0~clkctrl MY_COUNTER10:inst1|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} MY_COUNTER10:inst|Equal0 {} MY_COUNTER10:inst|Equal0~clkctrl {} MY_COUNTER10:inst1|COUNTER[3] {} } { 0.000ns 0.000ns 1.091ns 0.341ns 0.710ns 1.037ns } { 0.000ns 0.830ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { MY_COUNTER10:inst1|COUNTER[3] COUNT1[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { MY_COUNTER10:inst1|COUNTER[3] {} COUNT1[3] {} } { 0.000ns 2.751ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MY_COUNTER10:inst1\|COUNTER\[0\] RES CLK 3.918 ns register " "Info: th for register \"MY_COUNTER10:inst1\|COUNTER\[0\]\" (data pin = \"RES\", clock pin = \"CLK\") is 3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.731 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_D14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 288 56 224 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.787 ns) 2.708 ns MY_COUNTER10:inst\|COUNTER\[1\] 2 REG LCFF_X32_Y35_N17 6 " "Info: 2: + IC(1.091 ns) + CELL(0.787 ns) = 2.708 ns; Loc. = LCFF_X32_Y35_N17; Fanout = 6; REG Node = 'MY_COUNTER10:inst\|COUNTER\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { CLK MY_COUNTER10:inst|COUNTER[1] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.398 ns) 3.447 ns MY_COUNTER10:inst\|Equal0 3 COMB LCCOMB_X32_Y35_N26 2 " "Info: 3: + IC(0.341 ns) + CELL(0.398 ns) = 3.447 ns; Loc. = LCCOMB_X32_Y35_N26; Fanout = 2; COMB Node = 'MY_COUNTER10:inst\|Equal0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.000 ns) 4.157 ns MY_COUNTER10:inst\|Equal0~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(0.710 ns) + CELL(0.000 ns) = 4.157 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'MY_COUNTER10:inst\|Equal0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { MY_COUNTER10:inst|Equal0 MY_COUNTER10:inst|Equal0~clkctrl } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 5.731 ns MY_COUNTER10:inst1\|COUNTER\[0\] 5 REG LCFF_X32_Y35_N9 7 " "Info: 5: + IC(1.037 ns) + CELL(0.537 ns) = 5.731 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 7; REG Node = 'MY_COUNTER10:inst1\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { MY_COUNTER10:inst|Equal0~clkctrl MY_COUNTER10:inst1|COUNTER[0] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.552 ns ( 44.53 % ) " "Info: Total cell delay = 2.552 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.179 ns ( 55.47 % ) " "Info: Total interconnect delay = 3.179 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0 MY_COUNTER10:inst|Equal0~clkctrl MY_COUNTER10:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} MY_COUNTER10:inst|Equal0 {} MY_COUNTER10:inst|Equal0~clkctrl {} MY_COUNTER10:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 1.091ns 0.341ns 0.710ns 1.037ns } { 0.000ns 0.830ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.079 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RES 1 PIN PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "MY_COUNTER100.bdf" "" { Schematic "D:/LKW_108/MY_COUNTER100/MY_COUNTER100.bdf" { { 232 56 224 248 "RES" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.376 ns) 1.995 ns MY_COUNTER10:inst1\|COUNTER~214 2 COMB LCCOMB_X32_Y35_N8 1 " "Info: 2: + IC(0.640 ns) + CELL(0.376 ns) = 1.995 ns; Loc. = LCCOMB_X32_Y35_N8; Fanout = 1; COMB Node = 'MY_COUNTER10:inst1\|COUNTER~214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { RES MY_COUNTER10:inst1|COUNTER~214 } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.079 ns MY_COUNTER10:inst1\|COUNTER\[0\] 3 REG LCFF_X32_Y35_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.079 ns; Loc. = LCFF_X32_Y35_N9; Fanout = 7; REG Node = 'MY_COUNTER10:inst1\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_COUNTER10:inst1|COUNTER~214 MY_COUNTER10:inst1|COUNTER[0] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 69.22 % ) " "Info: Total cell delay = 1.439 ns ( 69.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 30.78 % ) " "Info: Total interconnect delay = 0.640 ns ( 30.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { RES MY_COUNTER10:inst1|COUNTER~214 MY_COUNTER10:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { RES {} RES~combout {} MY_COUNTER10:inst1|COUNTER~214 {} MY_COUNTER10:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 0.640ns 0.000ns } { 0.000ns 0.979ns 0.376ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK MY_COUNTER10:inst|COUNTER[1] MY_COUNTER10:inst|Equal0 MY_COUNTER10:inst|Equal0~clkctrl MY_COUNTER10:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} MY_COUNTER10:inst|COUNTER[1] {} MY_COUNTER10:inst|Equal0 {} MY_COUNTER10:inst|Equal0~clkctrl {} MY_COUNTER10:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 1.091ns 0.341ns 0.710ns 1.037ns } { 0.000ns 0.830ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { RES MY_COUNTER10:inst1|COUNTER~214 MY_COUNTER10:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { RES {} RES~combout {} MY_COUNTER10:inst1|COUNTER~214 {} MY_COUNTER10:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 0.640ns 0.000ns } { 0.000ns 0.979ns 0.376ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 20:30:35 2018 " "Info: Processing ended: Thu Nov 22 20:30:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
