
---------- Begin Simulation Statistics ----------
final_tick                                83678325500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 428349                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667280                       # Number of bytes of host memory used
host_op_rate                                   429190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   233.45                       # Real time elapsed on the host
host_tick_rate                              358435413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083678                       # Number of seconds simulated
sim_ticks                                 83678325500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673566                       # CPI: cycles per instruction
system.cpu.discardedOps                        189395                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34639259                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597526                       # IPC: instructions per cycle
system.cpu.numCycles                        167356651                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132717392                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            404                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485753                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735455                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103802                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101803                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904982                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51326695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51326695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51327205                       # number of overall hits
system.cpu.dcache.overall_hits::total        51327205                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737359                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737359                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745268                       # number of overall misses
system.cpu.dcache.overall_misses::total        745268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24709718500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24709718500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24709718500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24709718500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33511.109921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33511.109921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33155.480310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33155.480310                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       212468                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3234                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.698207                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606088                       # number of writebacks
system.cpu.dcache.writebacks::total            606088                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62478                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62478                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682786                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22418193500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22418193500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23109677999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23109677999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33217.994728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33217.994728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33846.150916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33846.150916                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40726281                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40726281                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9004727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9004727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23166.802164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23166.802164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8591436000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8591436000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22136.828598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22136.828598                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15704991000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15704991000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45042.822972                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45042.822972                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13826757500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13826757500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48214.654346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48214.654346                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    691484499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    691484499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87474.319924                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87474.319924                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.846423                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52010067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682786                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.173306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.846423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827884                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685746                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474962                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024874                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277808                       # number of overall hits
system.cpu.icache.overall_hits::total        10277808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57009000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57009000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57009000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57009000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278634                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69018.159806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69018.159806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69018.159806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69018.159806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          570                       # number of writebacks
system.cpu.icache.writebacks::total               570                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          826                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56183000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56183000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68018.159806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68018.159806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68018.159806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68018.159806                       # average overall mshr miss latency
system.cpu.icache.replacements                    570                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57009000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57009000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69018.159806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69018.159806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68018.159806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68018.159806                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.278128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12443.866828                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.278128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558094                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83678325500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481610                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481752                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 142                       # number of overall hits
system.l2.overall_hits::.cpu.data              481610                       # number of overall hits
system.l2.overall_hits::total                  481752                       # number of overall hits
system.l2.demand_misses::.cpu.inst                684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201176                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               684                       # number of overall misses
system.l2.overall_misses::.cpu.data            201176                       # number of overall misses
system.l2.overall_misses::total                201860                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17024174500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17077607000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53432500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17024174500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17077607000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.828087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.828087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78117.690058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84623.287569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84601.243436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78117.690058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84623.287569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84601.243436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111104                       # number of writebacks
system.l2.writebacks::total                    111104                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201854                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15011947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15058539500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15011947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15058539500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.828087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.828087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295276                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68117.690058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74623.189342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74601.144887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68117.690058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74623.189342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74601.144887                       # average overall mshr miss latency
system.l2.replacements                         169335                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          554                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              554                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          554                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          554                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150691                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11812644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11812644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86804.062197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86804.062197                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10451804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10451804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76804.062197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76804.062197                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53432500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53432500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.828087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.828087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78117.690058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78117.690058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.828087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.828087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68117.690058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68117.690058                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5211530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5211530500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80064.070854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80064.070854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4560143000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4560143000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70063.346956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70063.346956                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31894.421210                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.758247                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      74.993507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        93.793400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31725.634303                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15627                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11129047                       # Number of tag accesses
system.l2.tags.data_accesses                 11129047                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003622832500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6651                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111104                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201854                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111104                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201854                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.344459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.887218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.033457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6487     97.53%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.57%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          124      1.86%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6651                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4386     65.94%     65.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.59%     66.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2053     30.87%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.53%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12918656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83667854000                       # Total gap between requests
system.mem_ctrls.avgGap                     267345.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12872896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7109568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 523146.223809175077                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153837877.647300690413                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84963076.848376944661                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201170                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111104                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18563000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6719200750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1961459012000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27138.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33400.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17654260.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12874880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12918656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7110656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7110656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          684                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201170                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111104                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111104                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       523146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153861587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154384734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       523146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       523146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84976079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84976079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84976079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       523146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153861587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239360813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201823                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111087                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6924                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2953582500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009115000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6737763750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14634.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33384.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138883                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69963                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.441574                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.094540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.307945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68441     65.77%     65.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14402     13.84%     79.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2501      2.40%     82.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1482      1.42%     83.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9589      9.21%     92.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1028      0.99%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          448      0.43%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          466      0.45%     94.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5707      5.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12916672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7109568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.361024                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.963077                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       374707200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       199161600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721289940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     293134320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6604921440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21719907570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13842028800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43755150870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.897066                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35763433250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2793960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45120932250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       368309760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195761280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719726280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286739820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6604921440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21401548320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14110120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43687127700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.084153                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36463172750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2793960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44421192750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111104                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57827                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572639                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572639                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20029312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20029312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201854                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852838500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086953500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286775                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2222                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047334                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82487936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82577280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169335                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852465     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    482      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852947                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83678325500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1289630000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1239000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024181994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
