// Seed: 1717379766
module module_0 ();
  wire id_1;
  id_3(
      id_4
  );
  wire id_5, id_6;
endmodule
module module_1 ();
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1'b0;
  module_0();
  always id_4 <= id_3;
endmodule
module module_3 ();
  wire id_1;
  module_0();
  assign id_1.id_1 = id_1;
endmodule
