============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Wed May  8 09:19:34 2019

   Run on =     JSB-C
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(45)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(46)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(48)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(50)
HDL-8007 ERROR: syntax error near ')' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(55)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-8007 ERROR: port connections cannot be mixed ordered and named in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(52)
HDL-8007 ERROR: port connections cannot be mixed ordered and named in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(63)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(66)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-8007 ERROR: 'nRST' is not declared in Source/CLK_MOD.v(4)
HDL-5007 WARNING: empty port in module declaration in Source/CLK_MOD.v(8)
HDL-8007 ERROR: port 'RSTn' is not defined in Source/CLK_MOD.v(12)
HDL-8007 ERROR: ignore module module due to previous errors in Source/CLK_MOD.v(35)
HDL-1007 : Verilog file 'Source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'Data' is not permitted in Source/UARTSender.v(47)
HDL-5007 WARNING: assignment to input 'Data' in Source/UARTSender.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(71)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-8007 ERROR: 'nRST' is not declared in Source/CLK_MOD.v(4)
HDL-8007 ERROR: port 'RSTn' is not defined in Source/CLK_MOD.v(12)
HDL-8007 ERROR: ignore module module due to previous errors in Source/CLK_MOD.v(35)
HDL-1007 : Verilog file 'Source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'Data' is not permitted in Source/UARTSender.v(47)
HDL-5007 WARNING: assignment to input 'Data' in Source/UARTSender.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(71)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'Data' is not permitted in Source/UARTSender.v(47)
HDL-5007 WARNING: assignment to input 'Data' in Source/UARTSender.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(71)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: syntax error near 'UART_FSM' in Source/UARTSender.v(43)
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: procedural assignment to a non-register 'Data' is not permitted in Source/UARTSender.v(48)
HDL-5007 WARNING: assignment to input 'Data' in Source/UARTSender.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: syntax error near 'UART_FSM' in Source/UARTSender.v(43)
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-8007 ERROR: illegal character in binary number in Source/UARTSender.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UARTSender.v(72)
HDL-1007 : Verilog file 'Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(63)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: no support for synthesis of mixed edge and level triggers. Assume level triggers only. in Source/UARTSender.v(27)
HDL-5007 WARNING: 'UART_FSM' should be on the sensitivity list in Source/UARTSender.v(34)
HDL-5007 WARNING: 'Data' should be on the sensitivity list in Source/UARTSender.v(42)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(46)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(47)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(48)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(59)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(55)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(55) / pin "UATR_RX"
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 14 instances.
SYN-5015 WARNING: Found latch in "UARTSender", name: "SendBuff_reg[7]", d: "Data[7]", q: "SendBuff[7]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "UART_TX_reg_reg", d: "n8", q: "UART_TX" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b0", d: "n9[0]", q: "UART_FSM[0]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b1", d: "n9[1]", q: "UART_FSM[1]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b2", d: "n9[2]", q: "UART_FSM[2]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b3", d: "n9[3]", q: "UART_FSM[3]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b0", d: "n10[0]", q: "Count[0]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b0", d: "n11[0]", q: "SendBuff[0]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b1", d: "n11[1]", q: "SendBuff[1]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b2", d: "n11[2]", q: "SendBuff[2]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b3", d: "n11[3]", q: "SendBuff[3]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b4", d: "n11[4]", q: "SendBuff[4]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b5", d: "n11[5]", q: "SendBuff[5]" // Source/UARTSender.v(69)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b6", d: "n11[6]", q: "SendBuff[6]" // Source/UARTSender.v(69)
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 491/279 useful/useless nets, 337/166 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/SendBuff_reg[7]
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 425 better
SYN-1014 : Optimize round 2
SYN-1032 : 479/21 useful/useless nets, 325/3 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg1_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 24 better
SYN-1014 : Optimize round 3
SYN-1032 : 473/1 useful/useless nets, 319/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 472/1 useful/useless nets, 318/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          112
  #and                  4
  #nand                 0
  #or                  11
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 80
  #LATCH               11
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            176

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |21     |91     |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 481/0 useful/useless nets, 328/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 496/0 useful/useless nets, 343/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 23 better
SYN-2501 : Optimize round 2
SYN-1032 : 490/0 useful/useless nets, 337/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1039/80 useful/useless nets, 886/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 136 (2.74), #lev = 2 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 136 (2.74), #lev = 2 (1.20)
SYN-2581 : Mapping with K=4, #lut = 136 (2.74), #lev = 2 (1.20)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 214 instances into 141 LUTs, name keeping = 100%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 957/0 useful/useless nets, 804/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 90 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 312 adder to BLE ...
SYN-4008 : Packed 312 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 141 LUT to BLE ...
SYN-4008 : Packed 141 LUT and 83 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (7 nodes)...
SYN-4004 : #1: Packed 3 SEQ (51 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 55 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 145/382 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  591   out of  19600    3.02%
#reg                   90   out of  19600    0.46%
#le                   595
  #lut only           505   out of    595   84.87%
  #reg only             4   out of    595    0.67%
  #lut&reg             86   out of    595   14.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |595   |591   |90    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "U2/n20" drive clk pins.
SYN-4024 : Net "U2/n15" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net U2/n15 as clock net
SYN-4025 : Tag rtl::Net U2/n20 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/n20 to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n15 to drive 2 clock pins.
RUN-1001 : There are total 314 instances
RUN-1001 : 156 mslices, 144 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 442 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 312 instances, 300 slices, 21 macros(225 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 1831, tnet num: 539, tinst num: 312, tnode num: 2030, tedge num: 3167.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 110 clock pins, and constraint 199 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.052779s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (177.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112178
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 65268.4, overlap = 0
PHY-3002 : Step(2): len = 50869.7, overlap = 0
PHY-3002 : Step(3): len = 42036.5, overlap = 0
PHY-3002 : Step(4): len = 35597.9, overlap = 0
PHY-3002 : Step(5): len = 30976.9, overlap = 0
PHY-3002 : Step(6): len = 27225, overlap = 0
PHY-3002 : Step(7): len = 22105.2, overlap = 0
PHY-3002 : Step(8): len = 21111.5, overlap = 0.5
PHY-3002 : Step(9): len = 19968.5, overlap = 0
PHY-3002 : Step(10): len = 19426.6, overlap = 0
PHY-3002 : Step(11): len = 18846.6, overlap = 0
PHY-3002 : Step(12): len = 17684.3, overlap = 0
PHY-3002 : Step(13): len = 15965.5, overlap = 0
PHY-3002 : Step(14): len = 15753, overlap = 0
PHY-3002 : Step(15): len = 14924.4, overlap = 0
PHY-3002 : Step(16): len = 14621.5, overlap = 0
PHY-3002 : Step(17): len = 14195, overlap = 0
PHY-3002 : Step(18): len = 13325.8, overlap = 0
PHY-3002 : Step(19): len = 13153.1, overlap = 0
PHY-3002 : Step(20): len = 12308.9, overlap = 0
PHY-3002 : Step(21): len = 12274.8, overlap = 0
PHY-3002 : Step(22): len = 11564.4, overlap = 0
PHY-3002 : Step(23): len = 10876.5, overlap = 0
PHY-3002 : Step(24): len = 10384.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004703s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.36958e-05
PHY-3002 : Step(25): len = 9644.3, overlap = 1.5
PHY-3002 : Step(26): len = 9583.3, overlap = 1.5
PHY-3002 : Step(27): len = 9598.8, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73915e-05
PHY-3002 : Step(28): len = 9329.7, overlap = 2.25
PHY-3002 : Step(29): len = 9342.8, overlap = 2.25
PHY-3002 : Step(30): len = 9344.8, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.4783e-05
PHY-3002 : Step(31): len = 9572.1, overlap = 1
PHY-3002 : Step(32): len = 9680.9, overlap = 1
PHY-3002 : Step(33): len = 9870.9, overlap = 0.5
PHY-3002 : Step(34): len = 10262.7, overlap = 1
PHY-3002 : Step(35): len = 10239.4, overlap = 0.75
PHY-3002 : Step(36): len = 10032.4, overlap = 1
PHY-3002 : Step(37): len = 9947.4, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83374e-05
PHY-3002 : Step(38): len = 9837.5, overlap = 7
PHY-3002 : Step(39): len = 9837.5, overlap = 7
PHY-3002 : Step(40): len = 9668.6, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66748e-05
PHY-3002 : Step(41): len = 9816.5, overlap = 6.5
PHY-3002 : Step(42): len = 9948.3, overlap = 5.25
PHY-3002 : Step(43): len = 9969.5, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.33495e-05
PHY-3002 : Step(44): len = 10326, overlap = 6.75
PHY-3002 : Step(45): len = 10366.8, overlap = 6.75
PHY-3002 : Step(46): len = 10379.4, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025185s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (123.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00119174
PHY-3002 : Step(47): len = 14827.5, overlap = 3
PHY-3002 : Step(48): len = 14733.1, overlap = 4.5
PHY-3002 : Step(49): len = 14511.2, overlap = 5
PHY-3002 : Step(50): len = 14533.7, overlap = 5.25
PHY-3002 : Step(51): len = 14567.5, overlap = 6
PHY-3002 : Step(52): len = 14569.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00238348
PHY-3002 : Step(53): len = 14640.7, overlap = 5.75
PHY-3002 : Step(54): len = 14699.2, overlap = 6.25
PHY-3002 : Step(55): len = 14721.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00476695
PHY-3002 : Step(56): len = 14758.8, overlap = 6.75
PHY-3002 : Step(57): len = 14772.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15662.4, Over = 0
PHY-3001 : Final: Len = 15662.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.222977s wall, 1.575610s user + 0.296402s system = 1.872012s CPU (153.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 248 MB, peak memory is 474 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 197 to 193
PHY-1001 : Pin misalignment score is improved from 193 to 193
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 193 to 193
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.098298s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (111.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 314 instances
RUN-1001 : 156 mslices, 144 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 442 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18856, over cnt = 57(0%), over = 97, worst = 4
PHY-1002 : len = 19112, over cnt = 24(0%), over = 38, worst = 4
PHY-1002 : len = 19256, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 19632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 19648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 1831, tnet num: 539, tinst num: 312, tnode num: 2030, tedge num: 3167.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 110 clock pins, and constraint 199 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.198393s wall, 0.218401s user + 0.031200s system = 0.249602s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n15 will be routed on clock mesh
PHY-1001 : net U2/n20 will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.242276s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (109.5%)

PHY-1002 : len = 7816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.478995s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (97.7%)

PHY-1002 : len = 26424, over cnt = 62(0%), over = 65, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.442132s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (98.8%)

PHY-1002 : len = 25008, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.040567s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (76.9%)

PHY-1002 : len = 24920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.013161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 24920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.013621s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (114.5%)

PHY-1002 : len = 24920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.010747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 24920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.314176s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (144.0%)

PHY-1002 : len = 51760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51760
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n15 will be routed on clock mesh
PHY-1001 : net U2/n20 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.047072s wall, 8.018451s user + 0.312002s system = 8.330453s CPU (103.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.424558s wall, 8.439654s user + 0.358802s system = 8.798456s CPU (104.4%)

RUN-1004 : used memory is 408 MB, reserved memory is 388 MB, peak memory is 727 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  591   out of  19600    3.02%
#reg                   90   out of  19600    0.46%
#le                   595
  #lut only           505   out of    595   84.87%
  #reg only             4   out of    595    0.67%
  #lut&reg             86   out of    595   14.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 5   out of     16   31.25%
  #gclk                 3

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 314
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 541, pip num: 3932
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 489 valid insts, and 14963 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.008549s wall, 4.773631s user + 0.187201s system = 4.960832s CPU (247.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 400 MB, peak memory is 727 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  2.417154s wall, 2.137214s user + 0.296402s system = 2.433616s CPU (100.7%)

RUN-1004 : used memory is 721 MB, reserved memory is 700 MB, peak memory is 731 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  105.319385s wall, 6.052839s user + 1.092007s system = 7.144846s CPU (6.8%)

RUN-1004 : used memory is 723 MB, reserved memory is 702 MB, peak memory is 731 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  25.361966s wall, 0.546003s user + 0.312002s system = 0.858005s CPU (3.4%)

RUN-1004 : used memory is 538 MB, reserved memory is 515 MB, peak memory is 731 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  134.765136s wall, 9.765663s user + 2.028013s system = 11.793676s CPU (8.8%)

RUN-1004 : used memory is 443 MB, reserved memory is 422 MB, peak memory is 731 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(63)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: no support for synthesis of mixed edge and level triggers. Assume level triggers only. in Source/UARTSender.v(27)
HDL-5007 WARNING: 'UART_FSM' should be on the sensitivity list in Source/UARTSender.v(34)
HDL-5007 WARNING: 'Data' should be on the sensitivity list in Source/UARTSender.v(42)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(46)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(47)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(48)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(49)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(59)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(55)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(55) / pin "UATR_RX"
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5015 WARNING: Found latch in "UARTSender", name: "SendBuff_reg[7]", d: "Data[7]", q: "SendBuff[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "UART_TX_reg_reg", d: "n9", q: "UART_TX" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b0", d: "n10[0]", q: "UART_FSM[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b1", d: "n10[1]", q: "UART_FSM[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b2", d: "n10[2]", q: "UART_FSM[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b3", d: "n10[3]", q: "UART_FSM[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b0", d: "n11[0]", q: "Count[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b1", d: "n11[1]", q: "Count[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b2", d: "n11[2]", q: "Count[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b3", d: "n11[3]", q: "Count[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b4", d: "n11[4]", q: "Count[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b5", d: "n11[5]", q: "Count[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b6", d: "n11[6]", q: "Count[6]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b7", d: "n11[7]", q: "Count[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b0", d: "n12[0]", q: "SendBuff[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b1", d: "n12[1]", q: "SendBuff[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b2", d: "n12[2]", q: "SendBuff[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b3", d: "n12[3]", q: "SendBuff[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b4", d: "n12[4]", q: "SendBuff[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b5", d: "n12[5]", q: "SendBuff[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b6", d: "n12[6]", q: "SendBuff[6]" // Source/UARTSender.v(70)
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 513/279 useful/useless nets, 352/166 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/SendBuff_reg[7]
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 22 onehot mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 438 better
SYN-1014 : Optimize round 2
SYN-1032 : 501/21 useful/useless nets, 340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 22 better
SYN-1014 : Optimize round 3
SYN-1032 : 501/0 useful/useless nets, 340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          132
  #and                  5
  #nand                 0
  #or                  12
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                10
  #FADD                 0
  #DFF                 80
  #LATCH               19
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            176

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |33     |99     |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 510/0 useful/useless nets, 350/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 525/0 useful/useless nets, 365/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 23 better
SYN-2501 : Optimize round 2
SYN-1032 : 519/0 useful/useless nets, 359/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1086/80 useful/useless nets, 926/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 148 (2.77), #lev = 2 (1.25)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 148 (2.77), #lev = 2 (1.25)
SYN-2581 : Mapping with K=4, #lut = 148 (2.77), #lev = 2 (1.25)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 226 instances into 152 LUTs, name keeping = 99%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1002/0 useful/useless nets, 842/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 152 LUT to BLE ...
SYN-4008 : Packed 152 LUT and 91 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (7 nodes)...
SYN-4004 : #1: Packed 2 SEQ (47 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 157/402 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  618   out of  19600    3.15%
#reg                   98   out of  19600    0.50%
#le                   623
  #lut only           525   out of    623   84.27%
  #reg only             5   out of    623    0.80%
  #lut&reg             93   out of    623   14.93%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |623   |618   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "U2/n13" drive clk pins.
SYN-4024 : Net "U2/n21" drive clk pins.
SYN-4024 : Net "U2/n16" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net U2/n13 as clock net
SYN-4025 : Tag rtl::Net U2/n16 as clock net
SYN-4025 : Tag rtl::Net U2/n21 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/n13 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n21 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n16 to drive 2 clock pins.
RUN-1001 : There are total 328 instances
RUN-1001 : 161 mslices, 152 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 458 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 313 slices, 23 macros(233 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 1924, tnet num: 566, tinst num: 326, tnode num: 2137, tedge num: 3326.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 117 clock pins, and constraint 213 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.053036s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (88.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 122121
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(58): len = 74632.8, overlap = 0
PHY-3002 : Step(59): len = 57934.9, overlap = 0
PHY-3002 : Step(60): len = 45590.1, overlap = 0
PHY-3002 : Step(61): len = 38120.7, overlap = 0
PHY-3002 : Step(62): len = 34006.3, overlap = 0
PHY-3002 : Step(63): len = 27959.4, overlap = 0
PHY-3002 : Step(64): len = 23808.3, overlap = 0
PHY-3002 : Step(65): len = 22165, overlap = 0
PHY-3002 : Step(66): len = 21124.8, overlap = 0
PHY-3002 : Step(67): len = 20173.4, overlap = 0
PHY-3002 : Step(68): len = 19091.9, overlap = 0
PHY-3002 : Step(69): len = 18484.6, overlap = 0
PHY-3002 : Step(70): len = 17407.5, overlap = 0
PHY-3002 : Step(71): len = 16005.1, overlap = 0
PHY-3002 : Step(72): len = 15488, overlap = 0
PHY-3002 : Step(73): len = 14909.9, overlap = 0
PHY-3002 : Step(74): len = 14441.1, overlap = 0
PHY-3002 : Step(75): len = 14400.6, overlap = 0
PHY-3002 : Step(76): len = 13478.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004877s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74156e-06
PHY-3002 : Step(77): len = 13124.2, overlap = 1.75
PHY-3002 : Step(78): len = 13110, overlap = 1.75
PHY-3002 : Step(79): len = 12986, overlap = 2.75
PHY-3002 : Step(80): len = 12907.3, overlap = 2
PHY-3002 : Step(81): len = 12276.8, overlap = 1.75
PHY-3002 : Step(82): len = 12206.9, overlap = 1.75
PHY-3002 : Step(83): len = 11466, overlap = 1.25
PHY-3002 : Step(84): len = 11355.1, overlap = 1.75
PHY-3002 : Step(85): len = 11240.5, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14831e-05
PHY-3002 : Step(86): len = 10743.7, overlap = 3.5
PHY-3002 : Step(87): len = 10681.7, overlap = 3
PHY-3002 : Step(88): len = 10674.1, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29662e-05
PHY-3002 : Step(89): len = 10559.2, overlap = 2.25
PHY-3002 : Step(90): len = 10608.9, overlap = 2
PHY-3002 : Step(91): len = 10778.3, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01688e-05
PHY-3002 : Step(92): len = 10830.1, overlap = 8.75
PHY-3002 : Step(93): len = 10936.8, overlap = 8.75
PHY-3002 : Step(94): len = 11199.3, overlap = 7.25
PHY-3002 : Step(95): len = 10992.7, overlap = 7.25
PHY-3002 : Step(96): len = 10998.2, overlap = 7.25
PHY-3002 : Step(97): len = 10885.8, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.03377e-05
PHY-3002 : Step(98): len = 11144.3, overlap = 6.75
PHY-3002 : Step(99): len = 11335.2, overlap = 5.5
PHY-3002 : Step(100): len = 11405.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.06753e-05
PHY-3002 : Step(101): len = 11827.2, overlap = 6.75
PHY-3002 : Step(102): len = 11909.5, overlap = 6.5
PHY-3002 : Step(103): len = 11924.4, overlap = 7.5
PHY-3002 : Step(104): len = 11927.7, overlap = 7.25
PHY-3002 : Step(105): len = 11655.3, overlap = 6.25
PHY-3002 : Step(106): len = 11606.9, overlap = 6.5
PHY-3002 : Step(107): len = 11443.9, overlap = 6
PHY-3002 : Step(108): len = 11545.8, overlap = 6
PHY-3002 : Step(109): len = 11613.2, overlap = 6.5
PHY-3002 : Step(110): len = 11719.3, overlap = 7.5
PHY-3002 : Step(111): len = 11740.1, overlap = 7.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000161351
PHY-3002 : Step(112): len = 11986.1, overlap = 7.75
PHY-3002 : Step(113): len = 12035.2, overlap = 7.5
PHY-3002 : Step(114): len = 12076.3, overlap = 7.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000322701
PHY-3002 : Step(115): len = 12655.7, overlap = 5
PHY-3002 : Step(116): len = 12954.8, overlap = 6.25
PHY-3002 : Step(117): len = 13196.1, overlap = 5.25
PHY-3002 : Step(118): len = 12991.6, overlap = 6.5
PHY-3002 : Step(119): len = 12829.7, overlap = 6.5
PHY-3002 : Step(120): len = 12755.9, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000536109
PHY-3002 : Step(121): len = 13077.9, overlap = 6.5
PHY-3002 : Step(122): len = 13508.7, overlap = 6
PHY-3002 : Step(123): len = 13665.6, overlap = 6
PHY-3002 : Step(124): len = 13844.2, overlap = 5.75
PHY-3002 : Step(125): len = 13789.1, overlap = 6
PHY-3002 : Step(126): len = 13777.5, overlap = 6.25
PHY-3002 : Step(127): len = 13756.5, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00102367
PHY-3002 : Step(128): len = 14094.9, overlap = 7.5
PHY-3002 : Step(129): len = 14205.4, overlap = 7.25
PHY-3002 : Step(130): len = 14253, overlap = 7.25
PHY-3002 : Step(131): len = 14312.1, overlap = 7.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00182622
PHY-3002 : Step(132): len = 14466.3, overlap = 6.25
PHY-3002 : Step(133): len = 14564.3, overlap = 6.25
PHY-3002 : Step(134): len = 14838, overlap = 6.25
PHY-3002 : Step(135): len = 14941.2, overlap = 6.25
PHY-3002 : Step(136): len = 14950.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025932s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (120.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.152333
PHY-3002 : Step(137): len = 18203.9, overlap = 0
PHY-3002 : Step(138): len = 17589.6, overlap = 1.5
PHY-3002 : Step(139): len = 16965.9, overlap = 3
PHY-3002 : Step(140): len = 16641.8, overlap = 3.75
PHY-3002 : Step(141): len = 16638.8, overlap = 3.75
PHY-3002 : Step(142): len = 16466.3, overlap = 4
PHY-3002 : Step(143): len = 16466.3, overlap = 4
PHY-3002 : Step(144): len = 16461.3, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17109, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 17147, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.866486s wall, 2.386815s user + 0.748805s system = 3.135620s CPU (168.0%)

RUN-1004 : used memory is 411 MB, reserved memory is 395 MB, peak memory is 731 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.111737s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (125.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 161 mslices, 152 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 458 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21744, over cnt = 61(0%), over = 87, worst = 3
PHY-1002 : len = 22016, over cnt = 20(0%), over = 22, worst = 3
PHY-1002 : len = 22072, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 22360, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 1924, tnet num: 566, tinst num: 326, tnode num: 2137, tedge num: 3326.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 117 clock pins, and constraint 213 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.214572s wall, 0.202801s user + 0.031200s system = 0.234002s CPU (109.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n13 will be routed on clock mesh
PHY-1001 : net U2/n16 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.328732s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.7%)

PHY-1002 : len = 9008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.460436s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (105.0%)

PHY-1002 : len = 26976, over cnt = 58(0%), over = 62, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.400561s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (101.3%)

PHY-1002 : len = 26152, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.190450s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (98.3%)

PHY-1002 : len = 25960, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.075608s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (103.2%)

PHY-1002 : len = 25920, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.070529s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (88.5%)

PHY-1002 : len = 25920, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.060228s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (103.6%)

PHY-1002 : len = 25920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.024306s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.4%)

PHY-1002 : len = 25920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.024732s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.2%)

PHY-1002 : len = 25920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.021835s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.4%)

PHY-1002 : len = 25920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.025719s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (60.7%)

PHY-1002 : len = 25920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.019006s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.1%)

PHY-1002 : len = 25960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.353615s wall, 0.483603s user + 0.031200s system = 0.514803s CPU (145.6%)

PHY-1002 : len = 56936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56936
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n13 will be routed on clock mesh
PHY-1001 : net U2/n16 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.635188s wall, 4.305628s user + 0.577204s system = 4.882831s CPU (105.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.048897s wall, 4.711230s user + 0.639604s system = 5.350834s CPU (106.0%)

RUN-1004 : used memory is 416 MB, reserved memory is 400 MB, peak memory is 737 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  618   out of  19600    3.15%
#reg                   98   out of  19600    0.50%
#le                   623
  #lut only           525   out of    623   84.27%
  #reg only             5   out of    623    0.80%
  #lut&reg             93   out of    623   14.93%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 6   out of     16   37.50%
  #gclk                 4

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 568, pip num: 4263
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 505 valid insts, and 15956 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.058562s wall, 4.820431s user + 0.046800s system = 4.867231s CPU (236.4%)

RUN-1004 : used memory is 426 MB, reserved memory is 410 MB, peak memory is 737 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.795412s wall, 1.762811s user + 0.062400s system = 1.825212s CPU (101.7%)

RUN-1004 : used memory is 517 MB, reserved memory is 498 MB, peak memory is 737 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.902206s wall, 0.670804s user + 0.156001s system = 0.826805s CPU (12.0%)

RUN-1004 : used memory is 540 MB, reserved memory is 518 MB, peak memory is 737 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.445858s wall, 2.527216s user + 0.280802s system = 2.808018s CPU (29.7%)

RUN-1004 : used memory is 445 MB, reserved memory is 427 MB, peak memory is 737 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(63)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: no support for synthesis of mixed edge and level triggers. Assume level triggers only. in Source/UARTSender.v(27)
HDL-5007 WARNING: 'UART_FSM' should be on the sensitivity list in Source/UARTSender.v(34)
HDL-5007 WARNING: 'Data' should be on the sensitivity list in Source/UARTSender.v(42)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(46)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(47)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(48)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(49)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(59)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(55)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(55) / pin "UATR_RX"
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5015 WARNING: Found latch in "UARTSender", name: "SendBuff_reg[7]", d: "Data[7]", q: "SendBuff[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "UART_TX_reg_reg", d: "n9", q: "UART_TX" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b0", d: "n10[0]", q: "UART_FSM[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b1", d: "n10[1]", q: "UART_FSM[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b2", d: "n10[2]", q: "UART_FSM[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b3", d: "n10[3]", q: "UART_FSM[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b0", d: "n11[0]", q: "Count[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b1", d: "n11[1]", q: "Count[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b2", d: "n11[2]", q: "Count[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b3", d: "n11[3]", q: "Count[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b4", d: "n11[4]", q: "Count[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b5", d: "n11[5]", q: "Count[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b6", d: "n11[6]", q: "Count[6]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b7", d: "n11[7]", q: "Count[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b0", d: "n12[0]", q: "SendBuff[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b1", d: "n12[1]", q: "SendBuff[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b2", d: "n12[2]", q: "SendBuff[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b3", d: "n12[3]", q: "SendBuff[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b4", d: "n12[4]", q: "SendBuff[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b5", d: "n12[5]", q: "SendBuff[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b6", d: "n12[6]", q: "SendBuff[6]" // Source/UARTSender.v(70)
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 513/279 useful/useless nets, 352/166 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/SendBuff_reg[7]
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 22 onehot mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 438 better
SYN-1014 : Optimize round 2
SYN-1032 : 501/21 useful/useless nets, 340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 22 better
SYN-1014 : Optimize round 3
SYN-1032 : 501/0 useful/useless nets, 340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          132
  #and                  5
  #nand                 0
  #or                  12
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                10
  #FADD                 0
  #DFF                 80
  #LATCH               19
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            176

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |33     |99     |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 510/0 useful/useless nets, 350/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 525/0 useful/useless nets, 365/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 23 better
SYN-2501 : Optimize round 2
SYN-1032 : 519/0 useful/useless nets, 359/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1086/80 useful/useless nets, 926/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 148 (2.77), #lev = 2 (1.25)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 148 (2.77), #lev = 2 (1.25)
SYN-2581 : Mapping with K=4, #lut = 148 (2.77), #lev = 2 (1.25)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 226 instances into 152 LUTs, name keeping = 99%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1002/0 useful/useless nets, 842/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 152 LUT to BLE ...
SYN-4008 : Packed 152 LUT and 91 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (7 nodes)...
SYN-4004 : #1: Packed 2 SEQ (47 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 157/402 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  618   out of  19600    3.15%
#reg                   98   out of  19600    0.50%
#le                   623
  #lut only           525   out of    623   84.27%
  #reg only             5   out of    623    0.80%
  #lut&reg             93   out of    623   14.93%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |623   |618   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "U2/n13" drive clk pins.
SYN-4024 : Net "U2/n21" drive clk pins.
SYN-4024 : Net "U2/n16" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net U2/n13 as clock net
SYN-4025 : Tag rtl::Net U2/n16 as clock net
SYN-4025 : Tag rtl::Net U2/n21 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/n13 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n21 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n16 to drive 2 clock pins.
RUN-1001 : There are total 328 instances
RUN-1001 : 161 mslices, 152 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 458 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 313 slices, 23 macros(233 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 1924, tnet num: 566, tinst num: 326, tnode num: 2137, tedge num: 3326.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 117 clock pins, and constraint 213 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057599s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (135.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 122246
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(145): len = 74797.7, overlap = 0
PHY-3002 : Step(146): len = 58242.3, overlap = 0
PHY-3002 : Step(147): len = 46044.4, overlap = 0
PHY-3002 : Step(148): len = 38477.3, overlap = 0
PHY-3002 : Step(149): len = 33818.6, overlap = 0
PHY-3002 : Step(150): len = 28347.7, overlap = 0
PHY-3002 : Step(151): len = 23478.8, overlap = 0
PHY-3002 : Step(152): len = 22405.4, overlap = 0
PHY-3002 : Step(153): len = 20921.4, overlap = 0
PHY-3002 : Step(154): len = 20218.9, overlap = 0
PHY-3002 : Step(155): len = 19025.2, overlap = 0
PHY-3002 : Step(156): len = 18453.2, overlap = 0
PHY-3002 : Step(157): len = 17481.2, overlap = 0
PHY-3002 : Step(158): len = 16426.1, overlap = 0
PHY-3002 : Step(159): len = 15925.7, overlap = 0
PHY-3002 : Step(160): len = 15689, overlap = 0
PHY-3002 : Step(161): len = 15192.5, overlap = 0
PHY-3002 : Step(162): len = 15210.5, overlap = 0
PHY-3002 : Step(163): len = 15091.4, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004873s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.57554e-06
PHY-3002 : Step(164): len = 14671.6, overlap = 3.75
PHY-3002 : Step(165): len = 14556.6, overlap = 3
PHY-3002 : Step(166): len = 14525.7, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71511e-05
PHY-3002 : Step(167): len = 14405.5, overlap = 1
PHY-3002 : Step(168): len = 14450.3, overlap = 1.25
PHY-3002 : Step(169): len = 14481, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43022e-05
PHY-3002 : Step(170): len = 14359.7, overlap = 1.5
PHY-3002 : Step(171): len = 14421.7, overlap = 1.25
PHY-3002 : Step(172): len = 14554.2, overlap = 0.75
PHY-3002 : Step(173): len = 14640.5, overlap = 0.5
PHY-3002 : Step(174): len = 14439.3, overlap = 0.25
PHY-3002 : Step(175): len = 14423, overlap = 0
PHY-3002 : Step(176): len = 14428.7, overlap = 0
PHY-3002 : Step(177): len = 13841.8, overlap = 0
PHY-3002 : Step(178): len = 13599.4, overlap = 0
PHY-3002 : Step(179): len = 13551.5, overlap = 0
PHY-3002 : Step(180): len = 12732.3, overlap = 0.75
PHY-3002 : Step(181): len = 12580.6, overlap = 1.75
PHY-3002 : Step(182): len = 12231.4, overlap = 1.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.86043e-05
PHY-3002 : Step(183): len = 11971.4, overlap = 1.25
PHY-3002 : Step(184): len = 12139.2, overlap = 1.25
PHY-3002 : Step(185): len = 12281.9, overlap = 1.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000137209
PHY-3002 : Step(186): len = 12826.3, overlap = 0
PHY-3002 : Step(187): len = 13054.8, overlap = 0
PHY-3002 : Step(188): len = 13427.4, overlap = 0
PHY-3002 : Step(189): len = 13589, overlap = 0
PHY-3002 : Step(190): len = 13231.5, overlap = 0
PHY-3002 : Step(191): len = 12993, overlap = 0
PHY-3002 : Step(192): len = 12672.5, overlap = 0
PHY-3002 : Step(193): len = 12522, overlap = 0
PHY-3002 : Step(194): len = 12530.6, overlap = 0.5
PHY-3002 : Step(195): len = 12371.5, overlap = 0.25
PHY-3002 : Step(196): len = 12332.5, overlap = 0.75
PHY-3002 : Step(197): len = 12032.8, overlap = 1
PHY-3002 : Step(198): len = 11969.3, overlap = 1
PHY-3002 : Step(199): len = 11969.3, overlap = 1
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000274417
PHY-3002 : Step(200): len = 12363.9, overlap = 0.75
PHY-3002 : Step(201): len = 12463.7, overlap = 0.75
PHY-3002 : Step(202): len = 12580.6, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.95182e-05
PHY-3002 : Step(203): len = 12362.9, overlap = 6
PHY-3002 : Step(204): len = 12362.9, overlap = 6
PHY-3002 : Step(205): len = 12358.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000119036
PHY-3002 : Step(206): len = 13304.1, overlap = 5.75
PHY-3002 : Step(207): len = 13546, overlap = 6
PHY-3002 : Step(208): len = 13672.1, overlap = 7
PHY-3002 : Step(209): len = 13680.1, overlap = 7.5
PHY-3002 : Step(210): len = 13234.9, overlap = 7
PHY-3002 : Step(211): len = 13049.1, overlap = 7.25
PHY-3002 : Step(212): len = 12896, overlap = 7.5
PHY-3002 : Step(213): len = 12869.1, overlap = 7.5
PHY-3002 : Step(214): len = 12685.8, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000238073
PHY-3002 : Step(215): len = 12965.7, overlap = 8
PHY-3002 : Step(216): len = 13096.6, overlap = 8
PHY-3002 : Step(217): len = 13063.3, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000476146
PHY-3002 : Step(218): len = 13286.8, overlap = 8
PHY-3002 : Step(219): len = 13454.8, overlap = 8.5
PHY-3002 : Step(220): len = 13489.8, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024422s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (63.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0076592
PHY-3002 : Step(221): len = 16853.8, overlap = 4.5
PHY-3002 : Step(222): len = 16657.4, overlap = 4.25
PHY-3002 : Step(223): len = 16482.9, overlap = 4.25
PHY-3002 : Step(224): len = 16378.3, overlap = 5
PHY-3002 : Step(225): len = 16199.2, overlap = 6.5
PHY-3002 : Step(226): len = 16139.4, overlap = 6.25
PHY-3002 : Step(227): len = 16111.2, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0153184
PHY-3002 : Step(228): len = 16132.2, overlap = 6.25
PHY-3002 : Step(229): len = 16134.5, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0306368
PHY-3002 : Step(230): len = 16129.5, overlap = 6.25
PHY-3002 : Step(231): len = 16129.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007989s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (195.3%)

PHY-3001 : Legalized: Len = 17098, Over = 0
PHY-3001 : Final: Len = 17098, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.840329s wall, 1.903212s user + 0.998406s system = 2.901619s CPU (157.7%)

RUN-1004 : used memory is 413 MB, reserved memory is 396 MB, peak memory is 737 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.120640s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 161 mslices, 152 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 458 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20888, over cnt = 59(0%), over = 91, worst = 4
PHY-1002 : len = 21168, over cnt = 33(0%), over = 46, worst = 4
PHY-1002 : len = 21280, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 21736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21736, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 1924, tnet num: 566, tinst num: 326, tnode num: 2137, tedge num: 3326.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 117 clock pins, and constraint 213 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.365145s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (102.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n13 will be routed on clock mesh
PHY-1001 : net U2/n16 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.372037s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (104.8%)

PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.469627s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (99.7%)

PHY-1002 : len = 26808, over cnt = 54(0%), over = 61, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.339591s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (96.5%)

PHY-1002 : len = 25872, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.135042s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (92.4%)

PHY-1002 : len = 25712, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.083156s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (93.8%)

PHY-1002 : len = 25632, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.060033s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (103.9%)

PHY-1002 : len = 25608, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.036079s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.5%)

PHY-1002 : len = 25616, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.031224s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.9%)

PHY-1002 : len = 25616, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015391s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.4%)

PHY-1002 : len = 25624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.369325s wall, 0.546003s user + 0.031200s system = 0.577204s CPU (156.3%)

PHY-1002 : len = 54104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n13 will be routed on clock mesh
PHY-1001 : net U2/n16 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.483777s wall, 4.102826s user + 0.655204s system = 4.758031s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.068965s wall, 4.695630s user + 0.686404s system = 5.382034s CPU (106.2%)

RUN-1004 : used memory is 418 MB, reserved memory is 401 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  618   out of  19600    3.15%
#reg                   98   out of  19600    0.50%
#le                   623
  #lut only           525   out of    623   84.27%
  #reg only             5   out of    623    0.80%
  #lut&reg             93   out of    623   14.93%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 6   out of     16   37.50%
  #gclk                 4

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 568, pip num: 4141
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 496 valid insts, and 15714 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.682977s wall, 4.274427s user + 0.046800s system = 4.321228s CPU (256.8%)

RUN-1004 : used memory is 426 MB, reserved memory is 408 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.763173s wall, 1.762811s user + 0.015600s system = 1.778411s CPU (100.9%)

RUN-1004 : used memory is 518 MB, reserved memory is 500 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.927618s wall, 0.499203s user + 0.109201s system = 0.608404s CPU (8.8%)

RUN-1004 : used memory is 541 MB, reserved memory is 521 MB, peak memory is 738 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.443016s wall, 2.355615s user + 0.171601s system = 2.527216s CPU (26.8%)

RUN-1004 : used memory is 447 MB, reserved memory is 427 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(64)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: no support for synthesis of mixed edge and level triggers. Assume level triggers only. in Source/UARTSender.v(27)
HDL-5007 WARNING: 'UART_FSM' should be on the sensitivity list in Source/UARTSender.v(34)
HDL-5007 WARNING: 'Data' should be on the sensitivity list in Source/UARTSender.v(42)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(46)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(47)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(48)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(49)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(60)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(56)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(56) / pin "UATR_RX"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5015 WARNING: Found latch in "UARTSender", name: "SendBuff_reg[7]", d: "Data[7]", q: "SendBuff[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "UART_TX_reg_reg", d: "n9", q: "UART_TX" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b0", d: "n10[0]", q: "UART_FSM[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b1", d: "n10[1]", q: "UART_FSM[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b2", d: "n10[2]", q: "UART_FSM[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b3", d: "n10[3]", q: "UART_FSM[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b0", d: "n11[0]", q: "Count[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b1", d: "n11[1]", q: "Count[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b2", d: "n11[2]", q: "Count[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b3", d: "n11[3]", q: "Count[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b4", d: "n11[4]", q: "Count[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b5", d: "n11[5]", q: "Count[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b6", d: "n11[6]", q: "Count[6]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b7", d: "n11[7]", q: "Count[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b0", d: "n12[0]", q: "SendBuff[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b1", d: "n12[1]", q: "SendBuff[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b2", d: "n12[2]", q: "SendBuff[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b3", d: "n12[3]", q: "SendBuff[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b4", d: "n12[4]", q: "SendBuff[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b5", d: "n12[5]", q: "SendBuff[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b6", d: "n12[6]", q: "SendBuff[6]" // Source/UARTSender.v(70)
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 613/179 useful/useless nets, 421/97 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/SendBuff_reg[7]
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 22 onehot mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1032 : 600/22 useful/useless nets, 408/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 22 better
SYN-1014 : Optimize round 3
SYN-1032 : 600/0 useful/useless nets, 408/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          166
  #and                  5
  #nand                 0
  #or                  12
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                10
  #FADD                 0
  #DFF                113
  #LATCH               19
#MACRO_ADD             24
#MACRO_EQ               6
#MACRO_MUX            208

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |34     |132    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 609/0 useful/useless nets, 418/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 660/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 654/0 useful/useless nets, 463/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1254/80 useful/useless nets, 1063/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 191 (2.82), #lev = 3 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 191 (2.82), #lev = 3 (1.61)
SYN-2581 : Mapping with K=4, #lut = 191 (2.82), #lev = 3 (1.61)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 296 instances into 196 LUTs, name keeping = 94%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1143/0 useful/useless nets, 952/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 131 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 196 LUT to BLE ...
SYN-4008 : Packed 196 LUT and 124 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (7 nodes)...
SYN-4004 : #1: Packed 4 SEQ (78 nodes)...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 199/453 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  680   out of  19600    3.47%
#reg                  131   out of  19600    0.67%
#le                   683
  #lut only           552   out of    683   80.82%
  #reg only             3   out of    683    0.44%
  #lut&reg            128   out of    683   18.74%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |683   |680   |131   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "U2/n13" drive clk pins.
SYN-4024 : Net "U2/n21" drive clk pins.
SYN-4024 : Net "U2/n16" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net U2/n13 as clock net
SYN-4025 : Tag rtl::Net U2/n16 as clock net
SYN-4025 : Tag rtl::Net U2/n21 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/n13 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n21 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n16 to drive 2 clock pins.
RUN-1001 : There are total 358 instances
RUN-1001 : 171 mslices, 172 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 356 instances, 343 slices, 24 macros(242 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2219, tnet num: 650, tinst num: 356, tnode num: 2506, tedge num: 3880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 157 clock pins, and constraint 287 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064861s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (120.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 147861
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(232): len = 110225, overlap = 0
PHY-3002 : Step(233): len = 88739.4, overlap = 0
PHY-3002 : Step(234): len = 74364.9, overlap = 0
PHY-3002 : Step(235): len = 60432.6, overlap = 0
PHY-3002 : Step(236): len = 48637.3, overlap = 0
PHY-3002 : Step(237): len = 41016.3, overlap = 0
PHY-3002 : Step(238): len = 33630.7, overlap = 0
PHY-3002 : Step(239): len = 28155.9, overlap = 0
PHY-3002 : Step(240): len = 24681.7, overlap = 0
PHY-3002 : Step(241): len = 22556.8, overlap = 0
PHY-3002 : Step(242): len = 21223.1, overlap = 0
PHY-3002 : Step(243): len = 20331.5, overlap = 0
PHY-3002 : Step(244): len = 19015.3, overlap = 0
PHY-3002 : Step(245): len = 18895.8, overlap = 0
PHY-3002 : Step(246): len = 18157.9, overlap = 0
PHY-3002 : Step(247): len = 18060.2, overlap = 0
PHY-3002 : Step(248): len = 17483.6, overlap = 0
PHY-3002 : Step(249): len = 17203.7, overlap = 0
PHY-3002 : Step(250): len = 16708, overlap = 0
PHY-3002 : Step(251): len = 16514.2, overlap = 0
PHY-3002 : Step(252): len = 16087.8, overlap = 0
PHY-3002 : Step(253): len = 15541.5, overlap = 0
PHY-3002 : Step(254): len = 15245.5, overlap = 0
PHY-3002 : Step(255): len = 15160.7, overlap = 0
PHY-3002 : Step(256): len = 14587, overlap = 0
PHY-3002 : Step(257): len = 14326.8, overlap = 0
PHY-3002 : Step(258): len = 13823.8, overlap = 0
PHY-3002 : Step(259): len = 13347, overlap = 0
PHY-3002 : Step(260): len = 12671.5, overlap = 0
PHY-3002 : Step(261): len = 11758.3, overlap = 0
PHY-3002 : Step(262): len = 11142.2, overlap = 0
PHY-3002 : Step(263): len = 10985.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005220s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (298.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35294e-06
PHY-3002 : Step(264): len = 10736.5, overlap = 2.75
PHY-3002 : Step(265): len = 10730.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67059e-05
PHY-3002 : Step(266): len = 10609.9, overlap = 2.75
PHY-3002 : Step(267): len = 10639, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34117e-05
PHY-3002 : Step(268): len = 10696.7, overlap = 2.25
PHY-3002 : Step(269): len = 10696.7, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73191e-05
PHY-3002 : Step(270): len = 10701, overlap = 8
PHY-3002 : Step(271): len = 10747.5, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46383e-05
PHY-3002 : Step(272): len = 11189, overlap = 7.5
PHY-3002 : Step(273): len = 11475.9, overlap = 7.25
PHY-3002 : Step(274): len = 11789.5, overlap = 8.25
PHY-3002 : Step(275): len = 12496.9, overlap = 7.25
PHY-3002 : Step(276): len = 13070.1, overlap = 7
PHY-3002 : Step(277): len = 12929, overlap = 7.5
PHY-3002 : Step(278): len = 12974.9, overlap = 7.75
PHY-3002 : Step(279): len = 12997.7, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92766e-05
PHY-3002 : Step(280): len = 12963.9, overlap = 8
PHY-3002 : Step(281): len = 13165.5, overlap = 8.25
PHY-3002 : Step(282): len = 13345.4, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138553
PHY-3002 : Step(283): len = 13849.9, overlap = 7.75
PHY-3002 : Step(284): len = 14228.3, overlap = 7.5
PHY-3002 : Step(285): len = 14369, overlap = 7.25
PHY-3002 : Step(286): len = 14105.7, overlap = 7.5
PHY-3002 : Step(287): len = 14072.8, overlap = 7.5
PHY-3002 : Step(288): len = 13883.3, overlap = 8.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000277106
PHY-3002 : Step(289): len = 14439.1, overlap = 6.75
PHY-3002 : Step(290): len = 16165.3, overlap = 6.25
PHY-3002 : Step(291): len = 16390.1, overlap = 6.25
PHY-3002 : Step(292): len = 15839.9, overlap = 5.5
PHY-3002 : Step(293): len = 15561.3, overlap = 5.75
PHY-3002 : Step(294): len = 15482.4, overlap = 6.5
PHY-3002 : Step(295): len = 15061.7, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000554213
PHY-3002 : Step(296): len = 15476.5, overlap = 5.75
PHY-3002 : Step(297): len = 15803.2, overlap = 5.75
PHY-3002 : Step(298): len = 15785.5, overlap = 5.75
PHY-3002 : Step(299): len = 15785.5, overlap = 5.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00106624
PHY-3002 : Step(300): len = 16203.5, overlap = 5
PHY-3002 : Step(301): len = 16485.6, overlap = 4.75
PHY-3002 : Step(302): len = 16663.6, overlap = 4.75
PHY-3002 : Step(303): len = 16701.3, overlap = 5.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00213248
PHY-3002 : Step(304): len = 17008.4, overlap = 4.75
PHY-3002 : Step(305): len = 17240.7, overlap = 4.75
PHY-3002 : Step(306): len = 17355.2, overlap = 5
PHY-3002 : Step(307): len = 17289.3, overlap = 4.5
PHY-3002 : Step(308): len = 17254.7, overlap = 5
PHY-3002 : Step(309): len = 17224.1, overlap = 4.75
PHY-3002 : Step(310): len = 17175.9, overlap = 4.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00426496
PHY-3002 : Step(311): len = 17271.6, overlap = 4.75
PHY-3002 : Step(312): len = 17424.5, overlap = 5
PHY-3002 : Step(313): len = 17442.7, overlap = 5
PHY-3002 : Step(314): len = 17440.6, overlap = 5.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00780507
PHY-3002 : Step(315): len = 17508.8, overlap = 5.25
PHY-3002 : Step(316): len = 17553.1, overlap = 5.25
PHY-3002 : Step(317): len = 17712.7, overlap = 5.25
PHY-3002 : Step(318): len = 17796.1, overlap = 5.25
PHY-3002 : Step(319): len = 17702.6, overlap = 5.25
PHY-3002 : Step(320): len = 17644, overlap = 5.25
PHY-3002 : Step(321): len = 17611.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036665s wall, 0.015600s user + 0.046800s system = 0.062400s CPU (170.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.447967
PHY-3002 : Step(322): len = 22222.8, overlap = 1.5
PHY-3002 : Step(323): len = 21788.2, overlap = 1.25
PHY-3002 : Step(324): len = 21547.7, overlap = 1.75
PHY-3002 : Step(325): len = 21527, overlap = 2
PHY-3002 : Step(326): len = 21450.5, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010303s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (151.4%)

PHY-3001 : Legalized: Len = 22328, Over = 0
PHY-3001 : Final: Len = 22328, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.138575s wall, 2.870418s user + 0.842405s system = 3.712824s CPU (173.6%)

RUN-1004 : used memory is 414 MB, reserved memory is 394 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 247 to 235
PHY-1001 : Pin misalignment score is improved from 235 to 234
PHY-1001 : Pin misalignment score is improved from 234 to 234
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 234 to 234
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.180377s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (95.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 358 instances
RUN-1001 : 171 mslices, 172 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 27264, over cnt = 71(0%), over = 85, worst = 3
PHY-1002 : len = 27464, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 27640, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 27904, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2219, tnet num: 650, tinst num: 356, tnode num: 2506, tedge num: 3880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 157 clock pins, and constraint 287 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.272441s wall, 0.280802s user + 0.046800s system = 0.327602s CPU (120.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n13 will be routed on clock mesh
PHY-1001 : net U2/n16 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.481911s wall, 0.483603s user + 0.015600s system = 0.499203s CPU (103.6%)

PHY-1002 : len = 9160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.616486s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (101.2%)

PHY-1002 : len = 29816, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.319638s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (107.4%)

PHY-1002 : len = 28904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.067893s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (91.9%)

PHY-1002 : len = 28896, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.054019s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (86.6%)

PHY-1002 : len = 28864, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.046911s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.8%)

PHY-1002 : len = 28880, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.033754s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.4%)

PHY-1002 : len = 28864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.566402s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (140.5%)

PHY-1002 : len = 68552, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 68552
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n13 will be routed on clock mesh
PHY-1001 : net U2/n16 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.742122s wall, 4.602030s user + 0.483603s system = 5.085633s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.290838s wall, 5.148033s user + 0.530403s system = 5.678436s CPU (107.3%)

RUN-1004 : used memory is 421 MB, reserved memory is 404 MB, peak memory is 742 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  680   out of  19600    3.47%
#reg                  131   out of  19600    0.67%
#le                   683
  #lut only           552   out of    683   80.82%
  #reg only             3   out of    683    0.44%
  #lut&reg            128   out of    683   18.74%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 6   out of     16   37.50%
  #gclk                 4

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 358
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 652, pip num: 5021
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 640 valid insts, and 18271 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.167757s wall, 5.803237s user + 0.046800s system = 5.850038s CPU (269.9%)

RUN-1004 : used memory is 430 MB, reserved memory is 412 MB, peak memory is 742 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.817616s wall, 1.731611s user + 0.124801s system = 1.856412s CPU (102.1%)

RUN-1004 : used memory is 523 MB, reserved memory is 506 MB, peak memory is 742 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.916072s wall, 0.655204s user + 0.187201s system = 0.842405s CPU (12.2%)

RUN-1004 : used memory is 544 MB, reserved memory is 524 MB, peak memory is 742 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.483824s wall, 2.511616s user + 0.327602s system = 2.839218s CPU (29.9%)

RUN-1004 : used memory is 449 MB, reserved memory is 430 MB, peak memory is 742 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(64)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: no support for synthesis of mixed edge and level triggers. Assume level triggers only. in Source/UARTSender.v(27)
HDL-5007 WARNING: 'UART_FSM' should be on the sensitivity list in Source/UARTSender.v(34)
HDL-5007 WARNING: 'Data' should be on the sensitivity list in Source/UARTSender.v(42)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(46)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(47)
HDL-5007 WARNING: 'SendBuff' should be on the sensitivity list in Source/UARTSender.v(48)
HDL-5007 WARNING: 'Count' should be on the sensitivity list in Source/UARTSender.v(49)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(60)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(56)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(56) / pin "UATR_RX"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5015 WARNING: Found latch in "UARTSender", name: "SendBuff_reg[7]", d: "Data[7]", q: "SendBuff[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "UART_TX_reg_reg", d: "n10", q: "UART_TX" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b0", d: "n11[0]", q: "UART_FSM[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b1", d: "n11[1]", q: "UART_FSM[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b2", d: "n11[2]", q: "UART_FSM[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg0_b3", d: "n11[3]", q: "UART_FSM[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b0", d: "n12[0]", q: "Count[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b1", d: "n12[1]", q: "Count[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b2", d: "n12[2]", q: "Count[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b3", d: "n12[3]", q: "Count[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b4", d: "n12[4]", q: "Count[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b5", d: "n12[5]", q: "Count[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b6", d: "n12[6]", q: "Count[6]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg1_b7", d: "n12[7]", q: "Count[7]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b0", d: "n13[0]", q: "SendBuff[0]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b1", d: "n13[1]", q: "SendBuff[1]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b2", d: "n13[2]", q: "SendBuff[2]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b3", d: "n13[3]", q: "SendBuff[3]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b4", d: "n13[4]", q: "SendBuff[4]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b5", d: "n13[5]", q: "SendBuff[5]" // Source/UARTSender.v(70)
SYN-5015 WARNING: Found latch in "UARTSender", name: "reg2_b6", d: "n13[6]", q: "SendBuff[6]" // Source/UARTSender.v(70)
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 613/179 useful/useless nets, 421/97 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/SendBuff_reg[7]
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 22 onehot mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1032 : 600/22 useful/useless nets, 408/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 22 better
SYN-1014 : Optimize round 3
SYN-1032 : 600/0 useful/useless nets, 408/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          166
  #and                  5
  #nand                 0
  #or                  12
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                10
  #FADD                 0
  #DFF                113
  #LATCH               19
#MACRO_ADD             24
#MACRO_EQ               6
#MACRO_MUX            208

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |34     |132    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 609/0 useful/useless nets, 418/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 660/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 654/0 useful/useless nets, 463/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1254/80 useful/useless nets, 1063/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 191 (2.82), #lev = 3 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 191 (2.82), #lev = 3 (1.61)
SYN-2581 : Mapping with K=4, #lut = 191 (2.82), #lev = 3 (1.61)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 296 instances into 196 LUTs, name keeping = 94%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1143/0 useful/useless nets, 952/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 131 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 196 LUT to BLE ...
SYN-4008 : Packed 196 LUT and 124 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (7 nodes)...
SYN-4004 : #1: Packed 4 SEQ (78 nodes)...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 199/453 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  680   out of  19600    3.47%
#reg                  131   out of  19600    0.67%
#le                   683
  #lut only           552   out of    683   80.82%
  #reg only             3   out of    683    0.44%
  #lut&reg            128   out of    683   18.74%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |683   |680   |131   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "U2/n14" drive clk pins.
SYN-4024 : Net "U2/n21" drive clk pins.
SYN-4024 : Net "U2/n17" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net U2/n14 as clock net
SYN-4025 : Tag rtl::Net U2/n17 as clock net
SYN-4025 : Tag rtl::Net U2/n21 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/n14 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n21 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/n17 to drive 2 clock pins.
RUN-1001 : There are total 358 instances
RUN-1001 : 171 mslices, 172 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 356 instances, 343 slices, 24 macros(242 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2219, tnet num: 650, tinst num: 356, tnode num: 2506, tedge num: 3880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 157 clock pins, and constraint 287 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068054s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (137.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 147787
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(327): len = 110047, overlap = 0
PHY-3002 : Step(328): len = 88525.6, overlap = 0
PHY-3002 : Step(329): len = 74161.5, overlap = 0
PHY-3002 : Step(330): len = 60393, overlap = 0
PHY-3002 : Step(331): len = 48993, overlap = 0
PHY-3002 : Step(332): len = 40491.9, overlap = 0
PHY-3002 : Step(333): len = 33637.9, overlap = 0
PHY-3002 : Step(334): len = 28217.3, overlap = 0
PHY-3002 : Step(335): len = 24242.4, overlap = 0
PHY-3002 : Step(336): len = 22523, overlap = 0
PHY-3002 : Step(337): len = 20847.8, overlap = 0
PHY-3002 : Step(338): len = 19788.9, overlap = 0
PHY-3002 : Step(339): len = 19265.1, overlap = 0
PHY-3002 : Step(340): len = 18393.7, overlap = 0
PHY-3002 : Step(341): len = 17657.3, overlap = 0
PHY-3002 : Step(342): len = 17173.3, overlap = 0
PHY-3002 : Step(343): len = 16470.9, overlap = 0
PHY-3002 : Step(344): len = 16417.2, overlap = 0
PHY-3002 : Step(345): len = 16252.7, overlap = 0
PHY-3002 : Step(346): len = 16000.4, overlap = 0
PHY-3002 : Step(347): len = 15689.1, overlap = 0
PHY-3002 : Step(348): len = 15316.5, overlap = 0
PHY-3002 : Step(349): len = 15151.3, overlap = 0
PHY-3002 : Step(350): len = 14915.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004694s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (332.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(351): len = 14581.7, overlap = 1.5
PHY-3002 : Step(352): len = 14560.5, overlap = 1.75
PHY-3002 : Step(353): len = 14539.1, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61236e-05
PHY-3002 : Step(354): len = 14411.9, overlap = 1.75
PHY-3002 : Step(355): len = 14411.9, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.22472e-05
PHY-3002 : Step(356): len = 14501, overlap = 2
PHY-3002 : Step(357): len = 14578.7, overlap = 1.5
PHY-3002 : Step(358): len = 14821.9, overlap = 1.25
PHY-3002 : Step(359): len = 15053.5, overlap = 1.5
PHY-3002 : Step(360): len = 14811.5, overlap = 1.25
PHY-3002 : Step(361): len = 14695.8, overlap = 1.5
PHY-3002 : Step(362): len = 14610.7, overlap = 2
PHY-3002 : Step(363): len = 14298.7, overlap = 2
PHY-3002 : Step(364): len = 14182.9, overlap = 2.25
PHY-3002 : Step(365): len = 14109.3, overlap = 1.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144494
PHY-3002 : Step(366): len = 14080.2, overlap = 1.25
PHY-3002 : Step(367): len = 14108.4, overlap = 1.25
PHY-3002 : Step(368): len = 14249.7, overlap = 1.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000288989
PHY-3002 : Step(369): len = 14293.6, overlap = 1.25
PHY-3002 : Step(370): len = 14390.4, overlap = 1.75
PHY-3002 : Step(371): len = 14671.8, overlap = 1.5
PHY-3002 : Step(372): len = 14878.4, overlap = 1.75
PHY-3002 : Step(373): len = 14780, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.60523e-05
PHY-3002 : Step(374): len = 14661.9, overlap = 11
PHY-3002 : Step(375): len = 14660.2, overlap = 11
PHY-3002 : Step(376): len = 14417.5, overlap = 10.5
PHY-3002 : Step(377): len = 14280.8, overlap = 11.75
PHY-3002 : Step(378): len = 14246.7, overlap = 12.75
PHY-3002 : Step(379): len = 14030.2, overlap = 13.25
PHY-3002 : Step(380): len = 14010.1, overlap = 13
PHY-3002 : Step(381): len = 13998.6, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132105
PHY-3002 : Step(382): len = 14249.7, overlap = 11.5
PHY-3002 : Step(383): len = 14540.6, overlap = 11.25
PHY-3002 : Step(384): len = 14788.1, overlap = 10.5
PHY-3002 : Step(385): len = 14597.4, overlap = 11
PHY-3002 : Step(386): len = 14685.7, overlap = 11
PHY-3002 : Step(387): len = 14531.3, overlap = 10.75
PHY-3002 : Step(388): len = 14423.9, overlap = 11.5
PHY-3002 : Step(389): len = 14412.9, overlap = 11.5
PHY-3002 : Step(390): len = 14294.6, overlap = 11.75
PHY-3002 : Step(391): len = 14307.9, overlap = 11.75
PHY-3002 : Step(392): len = 14307.9, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000264209
PHY-3002 : Step(393): len = 14646.6, overlap = 10.25
PHY-3002 : Step(394): len = 14816.1, overlap = 10.25
PHY-3002 : Step(395): len = 14921.6, overlap = 10.5
PHY-3002 : Step(396): len = 14946.6, overlap = 10.75
PHY-3002 : Step(397): len = 15005.7, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513722
PHY-3002 : Step(398): len = 15332.2, overlap = 9.25
PHY-3002 : Step(399): len = 15693.7, overlap = 9.25
PHY-3002 : Step(400): len = 15865.3, overlap = 8.25
PHY-3002 : Step(401): len = 15987.1, overlap = 7.75
PHY-3002 : Step(402): len = 15743.1, overlap = 6.5
PHY-3002 : Step(403): len = 15708.4, overlap = 6.5
PHY-3002 : Step(404): len = 15611.9, overlap = 6.5
PHY-3002 : Step(405): len = 15593.3, overlap = 6.25
PHY-3002 : Step(406): len = 15511.7, overlap = 6.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102744
PHY-3002 : Step(407): len = 15749, overlap = 6.75
PHY-3002 : Step(408): len = 16064.5, overlap = 6.25
PHY-3002 : Step(409): len = 16168.2, overlap = 6.5
PHY-3002 : Step(410): len = 16051, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205489
PHY-3002 : Step(411): len = 16221.5, overlap = 6
PHY-3002 : Step(412): len = 16410.7, overlap = 6
PHY-3002 : Step(413): len = 16436.9, overlap = 6
PHY-3002 : Step(414): len = 16398, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033092s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (94.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0193798
PHY-3002 : Step(415): len = 21465, overlap = 1
PHY-3002 : Step(416): len = 20821, overlap = 1.25
PHY-3002 : Step(417): len = 20349.8, overlap = 1
PHY-3002 : Step(418): len = 20341.1, overlap = 1
PHY-3002 : Step(419): len = 19703.5, overlap = 1.5
PHY-3002 : Step(420): len = 19397.9, overlap = 2
PHY-3002 : Step(421): len = 19367.8, overlap = 2
PHY-3002 : Step(422): len = 19225.3, overlap = 2.5
PHY-3002 : Step(423): len = 19128.7, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014515s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.5%)

PHY-3001 : Legalized: Len = 20204.1, Over = 0
PHY-3001 : Final: Len = 20204.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.240485s wall, 2.776818s user + 0.920406s system = 3.697224s CPU (165.0%)

RUN-1004 : used memory is 453 MB, reserved memory is 437 MB, peak memory is 742 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 243 to 233
PHY-1001 : Pin misalignment score is improved from 233 to 233
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 233 to 233
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.122099s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 358 instances
RUN-1001 : 171 mslices, 172 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 3 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 24504, over cnt = 60(0%), over = 76, worst = 3
PHY-1002 : len = 24656, over cnt = 30(0%), over = 37, worst = 3
PHY-1002 : len = 24688, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 25120, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25120, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25120, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2219, tnet num: 650, tinst num: 356, tnode num: 2506, tedge num: 3880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 157 clock pins, and constraint 287 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.230581s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (108.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n14 will be routed on clock mesh
PHY-1001 : net U2/n17 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.503446s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (105.4%)

PHY-1002 : len = 9088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.476991s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (101.4%)

PHY-1002 : len = 27352, over cnt = 66(0%), over = 71, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.483599s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (100.0%)

PHY-1002 : len = 26264, over cnt = 11(0%), over = 12, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.083017s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (112.7%)

PHY-1002 : len = 26192, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040808s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (114.7%)

PHY-1002 : len = 26144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.035498s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.9%)

PHY-1002 : len = 26136, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017760s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.8%)

PHY-1002 : len = 26136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.013216s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.0%)

PHY-1002 : len = 26136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.011416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 26136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.011957s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 26136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.014171s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.1%)

PHY-1002 : len = 26136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.013495s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (115.6%)

PHY-1002 : len = 26152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.435500s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (157.6%)

PHY-1002 : len = 58832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58832
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net U2/n14 will be routed on clock mesh
PHY-1001 : net U2/n17 will be routed on clock mesh
PHY-1001 : net U2/n21 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.782728s wall, 4.570829s user + 0.608404s system = 5.179233s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.217521s wall, 5.023232s user + 0.624004s system = 5.647236s CPU (108.2%)

RUN-1004 : used memory is 425 MB, reserved memory is 408 MB, peak memory is 751 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  680   out of  19600    3.47%
#reg                  131   out of  19600    0.67%
#le                   683
  #lut only           552   out of    683   80.82%
  #reg only             3   out of    683    0.44%
  #lut&reg            128   out of    683   18.74%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 6   out of     16   37.50%
  #gclk                 4

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 358
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 652, pip num: 4784
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 519 valid insts, and 17806 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.575662s wall, 4.368028s user + 0.031200s system = 4.399228s CPU (279.2%)

RUN-1004 : used memory is 435 MB, reserved memory is 417 MB, peak memory is 751 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.825398s wall, 1.762811s user + 0.062400s system = 1.825212s CPU (100.0%)

RUN-1004 : used memory is 528 MB, reserved memory is 510 MB, peak memory is 751 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.897738s wall, 0.561604s user + 0.187201s system = 0.748805s CPU (10.9%)

RUN-1004 : used memory is 548 MB, reserved memory is 529 MB, peak memory is 751 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.479088s wall, 2.433616s user + 0.280802s system = 2.714417s CPU (28.6%)

RUN-1004 : used memory is 452 MB, reserved memory is 432 MB, peak memory is 751 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(64)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(60)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(56)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(56) / pin "UATR_RX"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 633/178 useful/useless nets, 441/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 1, 269 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 740/38 useful/useless nets, 548/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg0_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 734/0 useful/useless nets, 542/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 734/0 useful/useless nets, 542/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          282
  #and                 73
  #nand                 0
  #or                  70
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                132
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ               6
#MACRO_MUX            226

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |149    |132    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 741/0 useful/useless nets, 550/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 794/0 useful/useless nets, 603/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 53 better
SYN-2501 : Optimize round 2
SYN-1032 : 788/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1388/80 useful/useless nets, 1197/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.60)
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 429 instances into 206 LUTs, name keeping = 92%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1154/0 useful/useless nets, 963/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 132 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 206 LUT to BLE ...
SYN-4008 : Packed 206 LUT and 132 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 206/460 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  132   out of  19600    0.67%
#le                   690
  #lut only           558   out of    690   80.87%
  #reg only             0   out of    690    0.00%
  #lut&reg            132   out of    690   19.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |132   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "GPIO_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net GPIO_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net GPIO_pad to drive 12 clock pins.
RUN-1001 : There are total 360 instances
RUN-1001 : 173 mslices, 174 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 347 slices, 24 macros(242 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2269, tnet num: 650, tinst num: 358, tnode num: 2562, tedge num: 3980.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 293 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.063575s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161341
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(424): len = 113069, overlap = 0
PHY-3002 : Step(425): len = 84943.7, overlap = 0
PHY-3002 : Step(426): len = 65440.6, overlap = 0
PHY-3002 : Step(427): len = 51608, overlap = 0
PHY-3002 : Step(428): len = 43250.3, overlap = 0
PHY-3002 : Step(429): len = 34341.1, overlap = 0
PHY-3002 : Step(430): len = 28740.5, overlap = 0
PHY-3002 : Step(431): len = 25984.2, overlap = 0
PHY-3002 : Step(432): len = 23332.3, overlap = 0
PHY-3002 : Step(433): len = 21132.3, overlap = 0
PHY-3002 : Step(434): len = 20099, overlap = 0
PHY-3002 : Step(435): len = 18934.1, overlap = 0
PHY-3002 : Step(436): len = 17952.7, overlap = 0
PHY-3002 : Step(437): len = 17263.2, overlap = 0
PHY-3002 : Step(438): len = 16268.6, overlap = 0
PHY-3002 : Step(439): len = 15837.3, overlap = 0
PHY-3002 : Step(440): len = 15425.7, overlap = 0
PHY-3002 : Step(441): len = 15123.2, overlap = 0
PHY-3002 : Step(442): len = 15156.3, overlap = 0
PHY-3002 : Step(443): len = 14622.3, overlap = 0
PHY-3002 : Step(444): len = 14592.5, overlap = 0
PHY-3002 : Step(445): len = 14193.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87472e-05
PHY-3002 : Step(446): len = 13881, overlap = 3.25
PHY-3002 : Step(447): len = 13857.2, overlap = 3.25
PHY-3002 : Step(448): len = 13838.6, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.74943e-05
PHY-3002 : Step(449): len = 13750.3, overlap = 3.25
PHY-3002 : Step(450): len = 13822.8, overlap = 3
PHY-3002 : Step(451): len = 13930.5, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114989
PHY-3002 : Step(452): len = 13754.8, overlap = 2.25
PHY-3002 : Step(453): len = 13802.5, overlap = 2.25
PHY-3002 : Step(454): len = 14045.8, overlap = 0
PHY-3002 : Step(455): len = 14317.8, overlap = 0
PHY-3002 : Step(456): len = 14392.1, overlap = 0
PHY-3002 : Step(457): len = 14680.7, overlap = 0
PHY-3002 : Step(458): len = 14993.4, overlap = 0
PHY-3002 : Step(459): len = 14876, overlap = 0
PHY-3002 : Step(460): len = 14798.7, overlap = 0
PHY-3002 : Step(461): len = 14790.4, overlap = 0
PHY-3002 : Step(462): len = 14335, overlap = 1.75
PHY-3002 : Step(463): len = 13962, overlap = 4
PHY-3002 : Step(464): len = 13676.1, overlap = 4
PHY-3002 : Step(465): len = 13335.4, overlap = 3
PHY-3002 : Step(466): len = 13121.6, overlap = 2.75
PHY-3002 : Step(467): len = 12920.6, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000229977
PHY-3002 : Step(468): len = 12983.5, overlap = 3
PHY-3002 : Step(469): len = 13041, overlap = 3
PHY-3002 : Step(470): len = 13466.8, overlap = 3
PHY-3002 : Step(471): len = 13603.1, overlap = 3.25
PHY-3002 : Step(472): len = 13699, overlap = 3.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000459954
PHY-3002 : Step(473): len = 13722.1, overlap = 3.25
PHY-3002 : Step(474): len = 13722.1, overlap = 3.25
PHY-3002 : Step(475): len = 13691.9, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.92801e-05
PHY-3002 : Step(476): len = 13272.8, overlap = 14
PHY-3002 : Step(477): len = 13255.1, overlap = 14
PHY-3002 : Step(478): len = 13003.2, overlap = 14
PHY-3002 : Step(479): len = 12966, overlap = 13.25
PHY-3002 : Step(480): len = 12954.1, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85601e-05
PHY-3002 : Step(481): len = 12959.3, overlap = 13.25
PHY-3002 : Step(482): len = 13101.9, overlap = 13.5
PHY-3002 : Step(483): len = 13263.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011712
PHY-3002 : Step(484): len = 13552.5, overlap = 13.25
PHY-3002 : Step(485): len = 13937.2, overlap = 12.5
PHY-3002 : Step(486): len = 14549.5, overlap = 12.75
PHY-3002 : Step(487): len = 14344.7, overlap = 12
PHY-3002 : Step(488): len = 14369.6, overlap = 11.75
PHY-3002 : Step(489): len = 14528.1, overlap = 10.25
PHY-3002 : Step(490): len = 14243.1, overlap = 10.5
PHY-3002 : Step(491): len = 14312.7, overlap = 10.25
PHY-3002 : Step(492): len = 14279.2, overlap = 10.75
PHY-3002 : Step(493): len = 14148.3, overlap = 11
PHY-3002 : Step(494): len = 14255.2, overlap = 10.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00023424
PHY-3002 : Step(495): len = 14658.7, overlap = 10.25
PHY-3002 : Step(496): len = 14733.5, overlap = 10.25
PHY-3002 : Step(497): len = 14796.2, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000468481
PHY-3002 : Step(498): len = 15280.9, overlap = 9.75
PHY-3002 : Step(499): len = 15549.2, overlap = 8.25
PHY-3002 : Step(500): len = 15728.6, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031298s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (99.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(501): len = 17793.5, overlap = 6.25
PHY-3002 : Step(502): len = 16533.5, overlap = 9
PHY-3002 : Step(503): len = 15759.9, overlap = 12.5
PHY-3002 : Step(504): len = 15194.1, overlap = 14.5
PHY-3002 : Step(505): len = 15053.3, overlap = 15
PHY-3002 : Step(506): len = 14841.4, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.52809e-05
PHY-3002 : Step(507): len = 14758.4, overlap = 15.25
PHY-3002 : Step(508): len = 14825, overlap = 15
PHY-3002 : Step(509): len = 14754.4, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000170562
PHY-3002 : Step(510): len = 14866.6, overlap = 16
PHY-3002 : Step(511): len = 14926.3, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17842.8, Over = 0
PHY-3001 : Final: Len = 17842.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.902561s wall, 2.433616s user + 0.795605s system = 3.229221s CPU (169.7%)

RUN-1004 : used memory is 458 MB, reserved memory is 442 MB, peak memory is 751 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 259 to 242
PHY-1001 : Pin misalignment score is improved from 242 to 241
PHY-1001 : Pin misalignment score is improved from 241 to 241
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 244 to 242
PHY-1001 : Pin misalignment score is improved from 242 to 242
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : End pin swap;  0.212016s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (117.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 360 instances
RUN-1001 : 173 mslices, 174 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21840, over cnt = 81(0%), over = 111, worst = 4
PHY-1002 : len = 22328, over cnt = 32(0%), over = 44, worst = 3
PHY-1002 : len = 22464, over cnt = 29(0%), over = 35, worst = 2
PHY-1002 : len = 23096, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2269, tnet num: 650, tinst num: 358, tnode num: 2562, tedge num: 3980.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 293 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.266194s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net GPIO_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.242029s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (116.0%)

PHY-1002 : len = 8624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.487116s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (99.3%)

PHY-1002 : len = 26784, over cnt = 65(0%), over = 68, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.364945s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (106.9%)

PHY-1002 : len = 25672, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.092735s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.9%)

PHY-1002 : len = 25608, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.045952s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.8%)

PHY-1002 : len = 25552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.033841s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.2%)

PHY-1002 : len = 25552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.026358s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (177.6%)

PHY-1002 : len = 25552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.020981s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (223.1%)

PHY-1002 : len = 25552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015752s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.0%)

PHY-1002 : len = 25560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.366969s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (136.0%)

PHY-1002 : len = 56648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56648
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net GPIO_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.167653s wall, 4.009226s user + 0.452403s system = 4.461629s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.726387s wall, 4.617630s user + 0.468003s system = 5.085633s CPU (107.6%)

RUN-1004 : used memory is 428 MB, reserved memory is 411 MB, peak memory is 752 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  132   out of  19600    0.67%
#le                   690
  #lut only           558   out of    690   80.87%
  #reg only             0   out of    690    0.00%
  #lut&reg            132   out of    690   19.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 360
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 652, pip num: 4715
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 544 valid insts, and 17790 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.872878s wall, 4.992032s user + 0.015600s system = 5.007632s CPU (267.4%)

RUN-1004 : used memory is 439 MB, reserved memory is 422 MB, peak memory is 752 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.805662s wall, 1.731611s user + 0.078001s system = 1.809612s CPU (100.2%)

RUN-1004 : used memory is 531 MB, reserved memory is 514 MB, peak memory is 752 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.878893s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (7.3%)

RUN-1004 : used memory is 551 MB, reserved memory is 532 MB, peak memory is 752 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.456192s wall, 2.277615s user + 0.202801s system = 2.480416s CPU (26.2%)

RUN-1004 : used memory is 453 MB, reserved memory is 436 MB, peak memory is 752 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'UATR_RX' is not connected on this instance in Source/TOP.v(64)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(60)
HDL-5007 WARNING: input port 'UATR_RX' is not connected on this instance in Source/TOP.v(56)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(56) / pin "UATR_RX"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 633/178 useful/useless nets, 441/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 1, 269 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 740/38 useful/useless nets, 548/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg0_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 734/0 useful/useless nets, 542/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 734/0 useful/useless nets, 542/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          282
  #and                 73
  #nand                 0
  #or                  70
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                132
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ               6
#MACRO_MUX            226

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |149    |132    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 741/0 useful/useless nets, 550/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 794/0 useful/useless nets, 603/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 53 better
SYN-2501 : Optimize round 2
SYN-1032 : 788/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1388/80 useful/useless nets, 1197/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.60)
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 429 instances into 206 LUTs, name keeping = 92%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1154/0 useful/useless nets, 963/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 132 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 206 LUT to BLE ...
SYN-4008 : Packed 206 LUT and 132 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 206/460 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  132   out of  19600    0.67%
#le                   690
  #lut only           558   out of    690   80.87%
  #reg only             0   out of    690    0.00%
  #lut&reg            132   out of    690   19.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |132   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "GPIO_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net GPIO_pad as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net GPIO_pad to drive 12 clock pins.
RUN-1001 : There are total 360 instances
RUN-1001 : 173 mslices, 174 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 347 slices, 24 macros(242 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2269, tnet num: 650, tinst num: 358, tnode num: 2562, tedge num: 3980.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 293 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065716s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (118.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161341
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(512): len = 113069, overlap = 0
PHY-3002 : Step(513): len = 84943.7, overlap = 0
PHY-3002 : Step(514): len = 65440.6, overlap = 0
PHY-3002 : Step(515): len = 51608, overlap = 0
PHY-3002 : Step(516): len = 43250.3, overlap = 0
PHY-3002 : Step(517): len = 34341.1, overlap = 0
PHY-3002 : Step(518): len = 28740.5, overlap = 0
PHY-3002 : Step(519): len = 25984.2, overlap = 0
PHY-3002 : Step(520): len = 23332.3, overlap = 0
PHY-3002 : Step(521): len = 21132.3, overlap = 0
PHY-3002 : Step(522): len = 20099, overlap = 0
PHY-3002 : Step(523): len = 18934.1, overlap = 0
PHY-3002 : Step(524): len = 17952.7, overlap = 0
PHY-3002 : Step(525): len = 17263.2, overlap = 0
PHY-3002 : Step(526): len = 16268.6, overlap = 0
PHY-3002 : Step(527): len = 15837.3, overlap = 0
PHY-3002 : Step(528): len = 15425.7, overlap = 0
PHY-3002 : Step(529): len = 15123.2, overlap = 0
PHY-3002 : Step(530): len = 15156.3, overlap = 0
PHY-3002 : Step(531): len = 14622.3, overlap = 0
PHY-3002 : Step(532): len = 14592.5, overlap = 0
PHY-3002 : Step(533): len = 14193.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004831s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (322.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87472e-05
PHY-3002 : Step(534): len = 13881, overlap = 3.25
PHY-3002 : Step(535): len = 13857.2, overlap = 3.25
PHY-3002 : Step(536): len = 13838.6, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.74943e-05
PHY-3002 : Step(537): len = 13750.3, overlap = 3.25
PHY-3002 : Step(538): len = 13822.8, overlap = 3
PHY-3002 : Step(539): len = 13930.5, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114989
PHY-3002 : Step(540): len = 13754.8, overlap = 2.25
PHY-3002 : Step(541): len = 13802.5, overlap = 2.25
PHY-3002 : Step(542): len = 14045.8, overlap = 0
PHY-3002 : Step(543): len = 14317.8, overlap = 0
PHY-3002 : Step(544): len = 14392.1, overlap = 0
PHY-3002 : Step(545): len = 14680.7, overlap = 0
PHY-3002 : Step(546): len = 14993.4, overlap = 0
PHY-3002 : Step(547): len = 14876, overlap = 0
PHY-3002 : Step(548): len = 14798.7, overlap = 0
PHY-3002 : Step(549): len = 14790.4, overlap = 0
PHY-3002 : Step(550): len = 14335, overlap = 1.75
PHY-3002 : Step(551): len = 13962, overlap = 4
PHY-3002 : Step(552): len = 13676.1, overlap = 4
PHY-3002 : Step(553): len = 13335.4, overlap = 3
PHY-3002 : Step(554): len = 13121.6, overlap = 2.75
PHY-3002 : Step(555): len = 12920.6, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000229977
PHY-3002 : Step(556): len = 12983.5, overlap = 3
PHY-3002 : Step(557): len = 13041, overlap = 3
PHY-3002 : Step(558): len = 13466.8, overlap = 3
PHY-3002 : Step(559): len = 13603.1, overlap = 3.25
PHY-3002 : Step(560): len = 13699, overlap = 3.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000459954
PHY-3002 : Step(561): len = 13722.1, overlap = 3.25
PHY-3002 : Step(562): len = 13722.1, overlap = 3.25
PHY-3002 : Step(563): len = 13691.9, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.92801e-05
PHY-3002 : Step(564): len = 13272.8, overlap = 14
PHY-3002 : Step(565): len = 13255.1, overlap = 14
PHY-3002 : Step(566): len = 13003.2, overlap = 14
PHY-3002 : Step(567): len = 12966, overlap = 13.25
PHY-3002 : Step(568): len = 12954.1, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85601e-05
PHY-3002 : Step(569): len = 12959.3, overlap = 13.25
PHY-3002 : Step(570): len = 13101.9, overlap = 13.5
PHY-3002 : Step(571): len = 13263.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011712
PHY-3002 : Step(572): len = 13552.5, overlap = 13.25
PHY-3002 : Step(573): len = 13937.2, overlap = 12.5
PHY-3002 : Step(574): len = 14549.5, overlap = 12.75
PHY-3002 : Step(575): len = 14344.7, overlap = 12
PHY-3002 : Step(576): len = 14369.6, overlap = 11.75
PHY-3002 : Step(577): len = 14528.1, overlap = 10.25
PHY-3002 : Step(578): len = 14243.1, overlap = 10.5
PHY-3002 : Step(579): len = 14312.7, overlap = 10.25
PHY-3002 : Step(580): len = 14279.2, overlap = 10.75
PHY-3002 : Step(581): len = 14148.3, overlap = 11
PHY-3002 : Step(582): len = 14255.2, overlap = 10.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00023424
PHY-3002 : Step(583): len = 14658.7, overlap = 10.25
PHY-3002 : Step(584): len = 14733.5, overlap = 10.25
PHY-3002 : Step(585): len = 14796.2, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000468481
PHY-3002 : Step(586): len = 15280.9, overlap = 9.75
PHY-3002 : Step(587): len = 15549.2, overlap = 8.25
PHY-3002 : Step(588): len = 15728.6, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030875s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (101.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(589): len = 17793.5, overlap = 6.25
PHY-3002 : Step(590): len = 16533.5, overlap = 9
PHY-3002 : Step(591): len = 15759.9, overlap = 12.5
PHY-3002 : Step(592): len = 15194.1, overlap = 14.5
PHY-3002 : Step(593): len = 15053.3, overlap = 15
PHY-3002 : Step(594): len = 14841.4, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.52809e-05
PHY-3002 : Step(595): len = 14758.4, overlap = 15.25
PHY-3002 : Step(596): len = 14825, overlap = 15
PHY-3002 : Step(597): len = 14754.4, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000170562
PHY-3002 : Step(598): len = 14866.6, overlap = 16
PHY-3002 : Step(599): len = 14926.3, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17842.8, Over = 0
PHY-3001 : Final: Len = 17842.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.885282s wall, 2.121614s user + 0.826805s system = 2.948419s CPU (156.4%)

RUN-1004 : used memory is 459 MB, reserved memory is 444 MB, peak memory is 752 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 259 to 242
PHY-1001 : Pin misalignment score is improved from 242 to 241
PHY-1001 : Pin misalignment score is improved from 241 to 241
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 244 to 242
PHY-1001 : Pin misalignment score is improved from 242 to 242
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : End pin swap;  0.190449s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (106.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 360 instances
RUN-1001 : 173 mslices, 174 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21840, over cnt = 81(0%), over = 111, worst = 4
PHY-1002 : len = 22328, over cnt = 32(0%), over = 44, worst = 3
PHY-1002 : len = 22464, over cnt = 29(0%), over = 35, worst = 2
PHY-1002 : len = 23096, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2269, tnet num: 650, tinst num: 358, tnode num: 2562, tedge num: 3980.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 293 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.253487s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (123.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net GPIO_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.222553s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (112.2%)

PHY-1002 : len = 8624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.473373s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (102.2%)

PHY-1002 : len = 26784, over cnt = 65(0%), over = 68, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.361995s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (103.4%)

PHY-1002 : len = 25672, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.092431s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (101.3%)

PHY-1002 : len = 25608, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040844s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (114.6%)

PHY-1002 : len = 25552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.029468s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.9%)

PHY-1002 : len = 25552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.026075s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (179.5%)

PHY-1002 : len = 25552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.020687s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (75.4%)

PHY-1002 : len = 25552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.016346s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.4%)

PHY-1002 : len = 25560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.366771s wall, 0.483603s user + 0.015600s system = 0.499203s CPU (136.1%)

PHY-1002 : len = 56648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56648
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net GPIO_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.187893s wall, 3.946825s user + 0.483603s system = 4.430428s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.712277s wall, 4.539629s user + 0.499203s system = 5.038832s CPU (106.9%)

RUN-1004 : used memory is 429 MB, reserved memory is 412 MB, peak memory is 758 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  132   out of  19600    0.67%
#le                   690
  #lut only           558   out of    690   80.87%
  #reg only             0   out of    690    0.00%
  #lut&reg            132   out of    690   19.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 360
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 652, pip num: 4713
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 544 valid insts, and 17786 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.892309s wall, 4.804831s user + 0.093601s system = 4.898431s CPU (258.9%)

RUN-1004 : used memory is 440 MB, reserved memory is 423 MB, peak memory is 758 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.796452s wall, 1.731611s user + 0.109201s system = 1.840812s CPU (102.5%)

RUN-1004 : used memory is 533 MB, reserved memory is 516 MB, peak memory is 758 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.719699s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (6.5%)

RUN-1004 : used memory is 553 MB, reserved memory is 534 MB, peak memory is 758 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.249874s wall, 2.230814s user + 0.218401s system = 2.449216s CPU (26.5%)

RUN-1004 : used memory is 455 MB, reserved memory is 436 MB, peak memory is 758 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/al_ip/DCFIFO.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'FIFO_CLK' remains unconnected for this instance in Source/TOP.v(64)
HDL-5007 WARNING: port 'FIFO_Data' is not connected on this instance in Source/TOP.v(64)
HDL-1007 : elaborate module TOP in Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTSender in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in Source/TOP.v(60)
HDL-5007 WARNING: input port 'FIFO_Empty' remains unconnected for this instance in Source/TOP.v(56)
HDL-5007 WARNING: input port 'FIFO_Data' is not connected on this instance in Source/TOP.v(56)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(56) / pin "FIFO_Data"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U2" in Source/TOP.v(56) / pin "FIFO_Empty"
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 636/180 useful/useless nets, 444/98 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 33 instances.
SYN-1015 : Optimize round 1, 283 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 740/43 useful/useless nets, 548/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg0_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 733/0 useful/useless nets, 541/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 733/0 useful/useless nets, 541/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          281
  #and                 73
  #nand                 0
  #or                  69
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                132
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ               6
#MACRO_MUX            226

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |148    |132    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 740/0 useful/useless nets, 549/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 795/0 useful/useless nets, 604/0 useful/useless insts
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 787/0 useful/useless nets, 596/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1387/80 useful/useless nets, 1196/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 201 (2.97), #lev = 3 (1.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.66)
SYN-2581 : Mapping with K=4, #lut = 201 (2.96), #lev = 3 (1.66)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 428 instances into 206 LUTs, name keeping = 91%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1154/0 useful/useless nets, 963/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 132 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 322 adder to BLE ...
SYN-4008 : Packed 322 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 206 LUT to BLE ...
SYN-4008 : Packed 206 LUT and 132 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 206/460 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  132   out of  19600    0.67%
#le                   690
  #lut only           558   out of    690   80.87%
  #reg only             0   out of    690    0.00%
  #lut&reg            132   out of    690   19.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |132   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "UART_CLK" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net UART_CLK as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_CLK to drive 12 clock pins.
RUN-1001 : There are total 360 instances
RUN-1001 : 173 mslices, 174 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 347 slices, 24 macros(242 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2269, tnet num: 650, tinst num: 358, tnode num: 2562, tedge num: 3980.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 293 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062548s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (124.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 155671
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(600): len = 106819, overlap = 0
PHY-3002 : Step(601): len = 83296.8, overlap = 0
PHY-3002 : Step(602): len = 68937.7, overlap = 0
PHY-3002 : Step(603): len = 58132.6, overlap = 0
PHY-3002 : Step(604): len = 47957.8, overlap = 0
PHY-3002 : Step(605): len = 39006.7, overlap = 0
PHY-3002 : Step(606): len = 31930, overlap = 0
PHY-3002 : Step(607): len = 27859.2, overlap = 0
PHY-3002 : Step(608): len = 25192.8, overlap = 0
PHY-3002 : Step(609): len = 22919.8, overlap = 0
PHY-3002 : Step(610): len = 21190.8, overlap = 0
PHY-3002 : Step(611): len = 20590.6, overlap = 0
PHY-3002 : Step(612): len = 19610.4, overlap = 0
PHY-3002 : Step(613): len = 18899, overlap = 0
PHY-3002 : Step(614): len = 18639.5, overlap = 0
PHY-3002 : Step(615): len = 17696.4, overlap = 0
PHY-3002 : Step(616): len = 17503.2, overlap = 0
PHY-3002 : Step(617): len = 17503.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003594s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (434.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.56351e-05
PHY-3002 : Step(618): len = 17143.3, overlap = 0
PHY-3002 : Step(619): len = 17157.8, overlap = 0
PHY-3002 : Step(620): len = 17156.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82224e-05
PHY-3002 : Step(621): len = 17135.8, overlap = 8.75
PHY-3002 : Step(622): len = 17483.8, overlap = 8
PHY-3002 : Step(623): len = 17513.4, overlap = 9
PHY-3002 : Step(624): len = 17288.4, overlap = 9
PHY-3002 : Step(625): len = 17269.2, overlap = 9.25
PHY-3002 : Step(626): len = 16921.1, overlap = 10.75
PHY-3002 : Step(627): len = 16418.4, overlap = 11
PHY-3002 : Step(628): len = 16048.3, overlap = 9.75
PHY-3002 : Step(629): len = 15799.4, overlap = 8.5
PHY-3002 : Step(630): len = 15248.9, overlap = 8
PHY-3002 : Step(631): len = 14702, overlap = 9
PHY-3002 : Step(632): len = 14751.9, overlap = 8
PHY-3002 : Step(633): len = 14742.9, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64448e-05
PHY-3002 : Step(634): len = 15030, overlap = 10.25
PHY-3002 : Step(635): len = 15303.4, overlap = 9
PHY-3002 : Step(636): len = 15383.7, overlap = 9.5
PHY-3002 : Step(637): len = 15545.4, overlap = 9.75
PHY-3002 : Step(638): len = 15726.7, overlap = 9
PHY-3002 : Step(639): len = 15299.6, overlap = 10.25
PHY-3002 : Step(640): len = 14974.3, overlap = 10.25
PHY-3002 : Step(641): len = 14963.2, overlap = 10
PHY-3002 : Step(642): len = 14651.3, overlap = 9.5
PHY-3002 : Step(643): len = 14453.7, overlap = 9.5
PHY-3002 : Step(644): len = 14192.6, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015289
PHY-3002 : Step(645): len = 14429.9, overlap = 10.75
PHY-3002 : Step(646): len = 14481.4, overlap = 10.5
PHY-3002 : Step(647): len = 14453.3, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000298523
PHY-3002 : Step(648): len = 14741.4, overlap = 9.75
PHY-3002 : Step(649): len = 14808.8, overlap = 9.5
PHY-3002 : Step(650): len = 15068.6, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029583s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (158.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00586299
PHY-3002 : Step(651): len = 20915.4, overlap = 1.25
PHY-3002 : Step(652): len = 20411.6, overlap = 2
PHY-3002 : Step(653): len = 19454.5, overlap = 2.5
PHY-3002 : Step(654): len = 18982, overlap = 3.25
PHY-3002 : Step(655): len = 18560.2, overlap = 6
PHY-3002 : Step(656): len = 18508.8, overlap = 7.25
PHY-3002 : Step(657): len = 18331.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.011726
PHY-3002 : Step(658): len = 18376.4, overlap = 7.25
PHY-3002 : Step(659): len = 18350.3, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.023452
PHY-3002 : Step(660): len = 18376.2, overlap = 7.5
PHY-3002 : Step(661): len = 18379.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006175s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20075.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 20037.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.413313s wall, 1.419609s user + 0.577204s system = 1.996813s CPU (141.3%)

RUN-1004 : used memory is 487 MB, reserved memory is 458 MB, peak memory is 758 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 260 to 244
PHY-1001 : Pin misalignment score is improved from 244 to 243
PHY-1001 : Pin misalignment score is improved from 243 to 243
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : Pin misalignment score is improved from 243 to 240
PHY-1001 : Pin misalignment score is improved from 240 to 240
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : End pin swap;  0.182864s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (110.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 360 instances
RUN-1001 : 173 mslices, 174 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 652 nets
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 24264, over cnt = 66(0%), over = 88, worst = 4
PHY-1002 : len = 24392, over cnt = 31(0%), over = 36, worst = 2
PHY-1002 : len = 24400, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 24960, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2269, tnet num: 650, tinst num: 358, tnode num: 2562, tedge num: 3980.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 650 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 293 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.220733s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.154866s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (100.7%)

PHY-1002 : len = 7216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.391061s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (107.7%)

PHY-1002 : len = 22920, over cnt = 58(0%), over = 62, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.387435s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.7%)

PHY-1002 : len = 22128, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.065660s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.0%)

PHY-1002 : len = 22032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.010985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 22032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.012441s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (125.4%)

PHY-1002 : len = 22032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013896s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.3%)

PHY-1002 : len = 22032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.012393s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (125.9%)

PHY-1002 : len = 22032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.012647s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (246.7%)

PHY-1002 : len = 22032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.444996s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (126.2%)

PHY-1002 : len = 58200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58200
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.712028s wall, 3.588023s user + 0.280802s system = 3.868825s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.196101s wall, 4.071626s user + 0.312002s system = 4.383628s CPU (104.5%)

RUN-1004 : used memory is 461 MB, reserved memory is 431 MB, peak memory is 791 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  132   out of  19600    0.67%
#le                   690
  #lut only           558   out of    690   80.87%
  #reg only             0   out of    690    0.00%
  #lut&reg            132   out of    690   19.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 360
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 652, pip num: 4802
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 565 valid insts, and 17961 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.816606s wall, 4.945232s user + 0.046800s system = 4.992032s CPU (274.8%)

RUN-1004 : used memory is 471 MB, reserved memory is 442 MB, peak memory is 791 MB
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
