info x 33 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 dlatch
term mark 29 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 11 0 257 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 11 0 257 100 50 50 10 10 0 0 0 0 RESETInstd_logicRISING_EDGECLK
var add 3 31 0 100 12 0 257 100 50 50 10 10 0 0 0 0 DINInstd_logic_vectorRISING_EDGECLK
var add 4 31 0 100 13 0 257 100 50 50 10 10 0 0 0 0 OUTPUTOutstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 131 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000000001111
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000011111111
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000111111111111
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000001111111111111111
cell fill 3 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000011111111111111111111
cell fill 3 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000111111111111111111111111
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00001111111111111111111111111111
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11111111111111111111111111111111
time info 1 1 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 196136704 29679126 0 0 0 0 0 0 0 0 0 0 0 0 0 dlatch.vhdl
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 164 6 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = dlatch.vhdl
Thu Dec 09 17:31:29 2004
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
