
009GUPIK_ROV_ETH_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019bd0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bcc  08019e70  08019e70  00029e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ca3c  0801ca3c  0002ca3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ca44  0801ca44  0002ca44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801ca48  0801ca48  0002ca48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000098  20000000  0801ca4c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001008c  20000098  0801cae4  00030098  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20010124  0801cae4  00030124  2**0
                  ALLOC
  9 .lwip_sec     00041a00  30000000  0801cae4  00040000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY
 11 .debug_info   0005c746  00000000  00000000  000300c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000098c6  00000000  00000000  0008c80c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000028c0  00000000  00000000  000960d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002608  00000000  00000000  00098998  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0004cb46  00000000  00000000  0009afa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0003560c  00000000  00000000  000e7ae6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    001a567e  00000000  00000000  0011d0f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  002c2770  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000ad28  00000000  00000000  002c27ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000098 	.word	0x20000098
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08019e58 	.word	0x08019e58

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2000009c 	.word	0x2000009c
 80002dc:	08019e58 	.word	0x08019e58

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b972 	b.w	800067c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9e08      	ldr	r6, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	4688      	mov	r8, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14b      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4615      	mov	r5, r2
 80003c2:	d967      	bls.n	8000494 <__udivmoddi4+0xe4>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0720 	rsb	r7, r2, #32
 80003ce:	fa01 f302 	lsl.w	r3, r1, r2
 80003d2:	fa20 f707 	lsr.w	r7, r0, r7
 80003d6:	4095      	lsls	r5, r2
 80003d8:	ea47 0803 	orr.w	r8, r7, r3
 80003dc:	4094      	lsls	r4, r2
 80003de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003e8:	fa1f fc85 	uxth.w	ip, r5
 80003ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80003f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f4:	fb07 f10c 	mul.w	r1, r7, ip
 80003f8:	4299      	cmp	r1, r3
 80003fa:	d909      	bls.n	8000410 <__udivmoddi4+0x60>
 80003fc:	18eb      	adds	r3, r5, r3
 80003fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000402:	f080 811b 	bcs.w	800063c <__udivmoddi4+0x28c>
 8000406:	4299      	cmp	r1, r3
 8000408:	f240 8118 	bls.w	800063c <__udivmoddi4+0x28c>
 800040c:	3f02      	subs	r7, #2
 800040e:	442b      	add	r3, r5
 8000410:	1a5b      	subs	r3, r3, r1
 8000412:	b2a4      	uxth	r4, r4
 8000414:	fbb3 f0fe 	udiv	r0, r3, lr
 8000418:	fb0e 3310 	mls	r3, lr, r0, r3
 800041c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000420:	fb00 fc0c 	mul.w	ip, r0, ip
 8000424:	45a4      	cmp	ip, r4
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x8c>
 8000428:	192c      	adds	r4, r5, r4
 800042a:	f100 33ff 	add.w	r3, r0, #4294967295
 800042e:	f080 8107 	bcs.w	8000640 <__udivmoddi4+0x290>
 8000432:	45a4      	cmp	ip, r4
 8000434:	f240 8104 	bls.w	8000640 <__udivmoddi4+0x290>
 8000438:	3802      	subs	r0, #2
 800043a:	442c      	add	r4, r5
 800043c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000440:	eba4 040c 	sub.w	r4, r4, ip
 8000444:	2700      	movs	r7, #0
 8000446:	b11e      	cbz	r6, 8000450 <__udivmoddi4+0xa0>
 8000448:	40d4      	lsrs	r4, r2
 800044a:	2300      	movs	r3, #0
 800044c:	e9c6 4300 	strd	r4, r3, [r6]
 8000450:	4639      	mov	r1, r7
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0xbe>
 800045a:	2e00      	cmp	r6, #0
 800045c:	f000 80eb 	beq.w	8000636 <__udivmoddi4+0x286>
 8000460:	2700      	movs	r7, #0
 8000462:	e9c6 0100 	strd	r0, r1, [r6]
 8000466:	4638      	mov	r0, r7
 8000468:	4639      	mov	r1, r7
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f783 	clz	r7, r3
 8000472:	2f00      	cmp	r7, #0
 8000474:	d147      	bne.n	8000506 <__udivmoddi4+0x156>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0xd0>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80fa 	bhi.w	8000674 <__udivmoddi4+0x2c4>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0303 	sbc.w	r3, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	4698      	mov	r8, r3
 800048a:	2e00      	cmp	r6, #0
 800048c:	d0e0      	beq.n	8000450 <__udivmoddi4+0xa0>
 800048e:	e9c6 4800 	strd	r4, r8, [r6]
 8000492:	e7dd      	b.n	8000450 <__udivmoddi4+0xa0>
 8000494:	b902      	cbnz	r2, 8000498 <__udivmoddi4+0xe8>
 8000496:	deff      	udf	#255	; 0xff
 8000498:	fab2 f282 	clz	r2, r2
 800049c:	2a00      	cmp	r2, #0
 800049e:	f040 808f 	bne.w	80005c0 <__udivmoddi4+0x210>
 80004a2:	1b49      	subs	r1, r1, r5
 80004a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004a8:	fa1f f885 	uxth.w	r8, r5
 80004ac:	2701      	movs	r7, #1
 80004ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80004b2:	0c23      	lsrs	r3, r4, #16
 80004b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb08 f10c 	mul.w	r1, r8, ip
 80004c0:	4299      	cmp	r1, r3
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x124>
 80004c4:	18eb      	adds	r3, r5, r3
 80004c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ca:	d202      	bcs.n	80004d2 <__udivmoddi4+0x122>
 80004cc:	4299      	cmp	r1, r3
 80004ce:	f200 80cd 	bhi.w	800066c <__udivmoddi4+0x2bc>
 80004d2:	4684      	mov	ip, r0
 80004d4:	1a59      	subs	r1, r3, r1
 80004d6:	b2a3      	uxth	r3, r4
 80004d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80004e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004e4:	fb08 f800 	mul.w	r8, r8, r0
 80004e8:	45a0      	cmp	r8, r4
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x14c>
 80004ec:	192c      	adds	r4, r5, r4
 80004ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x14a>
 80004f4:	45a0      	cmp	r8, r4
 80004f6:	f200 80b6 	bhi.w	8000666 <__udivmoddi4+0x2b6>
 80004fa:	4618      	mov	r0, r3
 80004fc:	eba4 0408 	sub.w	r4, r4, r8
 8000500:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000504:	e79f      	b.n	8000446 <__udivmoddi4+0x96>
 8000506:	f1c7 0c20 	rsb	ip, r7, #32
 800050a:	40bb      	lsls	r3, r7
 800050c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000510:	ea4e 0e03 	orr.w	lr, lr, r3
 8000514:	fa01 f407 	lsl.w	r4, r1, r7
 8000518:	fa20 f50c 	lsr.w	r5, r0, ip
 800051c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000520:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000524:	4325      	orrs	r5, r4
 8000526:	fbb3 f9f8 	udiv	r9, r3, r8
 800052a:	0c2c      	lsrs	r4, r5, #16
 800052c:	fb08 3319 	mls	r3, r8, r9, r3
 8000530:	fa1f fa8e 	uxth.w	sl, lr
 8000534:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000538:	fb09 f40a 	mul.w	r4, r9, sl
 800053c:	429c      	cmp	r4, r3
 800053e:	fa02 f207 	lsl.w	r2, r2, r7
 8000542:	fa00 f107 	lsl.w	r1, r0, r7
 8000546:	d90b      	bls.n	8000560 <__udivmoddi4+0x1b0>
 8000548:	eb1e 0303 	adds.w	r3, lr, r3
 800054c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000550:	f080 8087 	bcs.w	8000662 <__udivmoddi4+0x2b2>
 8000554:	429c      	cmp	r4, r3
 8000556:	f240 8084 	bls.w	8000662 <__udivmoddi4+0x2b2>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4473      	add	r3, lr
 8000560:	1b1b      	subs	r3, r3, r4
 8000562:	b2ad      	uxth	r5, r5
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3310 	mls	r3, r8, r0, r3
 800056c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000570:	fb00 fa0a 	mul.w	sl, r0, sl
 8000574:	45a2      	cmp	sl, r4
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x1da>
 8000578:	eb1e 0404 	adds.w	r4, lr, r4
 800057c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000580:	d26b      	bcs.n	800065a <__udivmoddi4+0x2aa>
 8000582:	45a2      	cmp	sl, r4
 8000584:	d969      	bls.n	800065a <__udivmoddi4+0x2aa>
 8000586:	3802      	subs	r0, #2
 8000588:	4474      	add	r4, lr
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	fba0 8902 	umull	r8, r9, r0, r2
 8000592:	eba4 040a 	sub.w	r4, r4, sl
 8000596:	454c      	cmp	r4, r9
 8000598:	46c2      	mov	sl, r8
 800059a:	464b      	mov	r3, r9
 800059c:	d354      	bcc.n	8000648 <__udivmoddi4+0x298>
 800059e:	d051      	beq.n	8000644 <__udivmoddi4+0x294>
 80005a0:	2e00      	cmp	r6, #0
 80005a2:	d069      	beq.n	8000678 <__udivmoddi4+0x2c8>
 80005a4:	ebb1 050a 	subs.w	r5, r1, sl
 80005a8:	eb64 0403 	sbc.w	r4, r4, r3
 80005ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005b0:	40fd      	lsrs	r5, r7
 80005b2:	40fc      	lsrs	r4, r7
 80005b4:	ea4c 0505 	orr.w	r5, ip, r5
 80005b8:	e9c6 5400 	strd	r5, r4, [r6]
 80005bc:	2700      	movs	r7, #0
 80005be:	e747      	b.n	8000450 <__udivmoddi4+0xa0>
 80005c0:	f1c2 0320 	rsb	r3, r2, #32
 80005c4:	fa20 f703 	lsr.w	r7, r0, r3
 80005c8:	4095      	lsls	r5, r2
 80005ca:	fa01 f002 	lsl.w	r0, r1, r2
 80005ce:	fa21 f303 	lsr.w	r3, r1, r3
 80005d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005d6:	4338      	orrs	r0, r7
 80005d8:	0c01      	lsrs	r1, r0, #16
 80005da:	fbb3 f7fe 	udiv	r7, r3, lr
 80005de:	fa1f f885 	uxth.w	r8, r5
 80005e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005ea:	fb07 f308 	mul.w	r3, r7, r8
 80005ee:	428b      	cmp	r3, r1
 80005f0:	fa04 f402 	lsl.w	r4, r4, r2
 80005f4:	d907      	bls.n	8000606 <__udivmoddi4+0x256>
 80005f6:	1869      	adds	r1, r5, r1
 80005f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80005fc:	d22f      	bcs.n	800065e <__udivmoddi4+0x2ae>
 80005fe:	428b      	cmp	r3, r1
 8000600:	d92d      	bls.n	800065e <__udivmoddi4+0x2ae>
 8000602:	3f02      	subs	r7, #2
 8000604:	4429      	add	r1, r5
 8000606:	1acb      	subs	r3, r1, r3
 8000608:	b281      	uxth	r1, r0
 800060a:	fbb3 f0fe 	udiv	r0, r3, lr
 800060e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000612:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000616:	fb00 f308 	mul.w	r3, r0, r8
 800061a:	428b      	cmp	r3, r1
 800061c:	d907      	bls.n	800062e <__udivmoddi4+0x27e>
 800061e:	1869      	adds	r1, r5, r1
 8000620:	f100 3cff 	add.w	ip, r0, #4294967295
 8000624:	d217      	bcs.n	8000656 <__udivmoddi4+0x2a6>
 8000626:	428b      	cmp	r3, r1
 8000628:	d915      	bls.n	8000656 <__udivmoddi4+0x2a6>
 800062a:	3802      	subs	r0, #2
 800062c:	4429      	add	r1, r5
 800062e:	1ac9      	subs	r1, r1, r3
 8000630:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000634:	e73b      	b.n	80004ae <__udivmoddi4+0xfe>
 8000636:	4637      	mov	r7, r6
 8000638:	4630      	mov	r0, r6
 800063a:	e709      	b.n	8000450 <__udivmoddi4+0xa0>
 800063c:	4607      	mov	r7, r0
 800063e:	e6e7      	b.n	8000410 <__udivmoddi4+0x60>
 8000640:	4618      	mov	r0, r3
 8000642:	e6fb      	b.n	800043c <__udivmoddi4+0x8c>
 8000644:	4541      	cmp	r1, r8
 8000646:	d2ab      	bcs.n	80005a0 <__udivmoddi4+0x1f0>
 8000648:	ebb8 0a02 	subs.w	sl, r8, r2
 800064c:	eb69 020e 	sbc.w	r2, r9, lr
 8000650:	3801      	subs	r0, #1
 8000652:	4613      	mov	r3, r2
 8000654:	e7a4      	b.n	80005a0 <__udivmoddi4+0x1f0>
 8000656:	4660      	mov	r0, ip
 8000658:	e7e9      	b.n	800062e <__udivmoddi4+0x27e>
 800065a:	4618      	mov	r0, r3
 800065c:	e795      	b.n	800058a <__udivmoddi4+0x1da>
 800065e:	4667      	mov	r7, ip
 8000660:	e7d1      	b.n	8000606 <__udivmoddi4+0x256>
 8000662:	4681      	mov	r9, r0
 8000664:	e77c      	b.n	8000560 <__udivmoddi4+0x1b0>
 8000666:	3802      	subs	r0, #2
 8000668:	442c      	add	r4, r5
 800066a:	e747      	b.n	80004fc <__udivmoddi4+0x14c>
 800066c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000670:	442b      	add	r3, r5
 8000672:	e72f      	b.n	80004d4 <__udivmoddi4+0x124>
 8000674:	4638      	mov	r0, r7
 8000676:	e708      	b.n	800048a <__udivmoddi4+0xda>
 8000678:	4637      	mov	r7, r6
 800067a:	e6e9      	b.n	8000450 <__udivmoddi4+0xa0>

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b2f      	ldr	r3, [pc, #188]	; (8000744 <SystemInit+0xc4>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800068a:	4a2e      	ldr	r2, [pc, #184]	; (8000744 <SystemInit+0xc4>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Pos;
 8000694:	4b2b      	ldr	r3, [pc, #172]	; (8000744 <SystemInit+0xc4>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a2a      	ldr	r2, [pc, #168]	; (8000744 <SystemInit+0xc4>)
 800069a:	f043 0304 	orr.w	r3, r3, #4
 800069e:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006a0:	4b29      	ldr	r3, [pc, #164]	; (8000748 <SystemInit+0xc8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a28      	ldr	r2, [pc, #160]	; (8000748 <SystemInit+0xc8>)
 80006a6:	f043 0301 	orr.w	r3, r3, #1
 80006aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006ac:	4b26      	ldr	r3, [pc, #152]	; (8000748 <SystemInit+0xc8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006b2:	4b25      	ldr	r3, [pc, #148]	; (8000748 <SystemInit+0xc8>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4924      	ldr	r1, [pc, #144]	; (8000748 <SystemInit+0xc8>)
 80006b8:	4b24      	ldr	r3, [pc, #144]	; (800074c <SystemInit+0xcc>)
 80006ba:	4013      	ands	r3, r2
 80006bc:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006be:	4b22      	ldr	r3, [pc, #136]	; (8000748 <SystemInit+0xc8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006c4:	4b20      	ldr	r3, [pc, #128]	; (8000748 <SystemInit+0xc8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006ca:	4b1f      	ldr	r3, [pc, #124]	; (8000748 <SystemInit+0xc8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80006d0:	4b1d      	ldr	r3, [pc, #116]	; (8000748 <SystemInit+0xc8>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80006d6:	4b1c      	ldr	r3, [pc, #112]	; (8000748 <SystemInit+0xc8>)
 80006d8:	2200      	movs	r2, #0
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80006dc:	4b1a      	ldr	r3, [pc, #104]	; (8000748 <SystemInit+0xc8>)
 80006de:	2200      	movs	r2, #0
 80006e0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006e2:	4b19      	ldr	r3, [pc, #100]	; (8000748 <SystemInit+0xc8>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80006e8:	4b17      	ldr	r3, [pc, #92]	; (8000748 <SystemInit+0xc8>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ee:	4b16      	ldr	r3, [pc, #88]	; (8000748 <SystemInit+0xc8>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 80006f4:	4b14      	ldr	r3, [pc, #80]	; (8000748 <SystemInit+0xc8>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006fa:	4b13      	ldr	r3, [pc, #76]	; (8000748 <SystemInit+0xc8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <SystemInit+0xc8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a10      	ldr	r2, [pc, #64]	; (8000748 <SystemInit+0xc8>)
 8000706:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800070a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800070c:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <SystemInit+0xc8>)
 800070e:	2200      	movs	r2, #0
 8000710:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000712:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <SystemInit+0xd0>)
 8000714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000716:	4a0e      	ldr	r2, [pc, #56]	; (8000750 <SystemInit+0xd0>)
 8000718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071c:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800071e:	4b0d      	ldr	r3, [pc, #52]	; (8000754 <SystemInit+0xd4>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	4b0d      	ldr	r3, [pc, #52]	; (8000758 <SystemInit+0xd8>)
 8000724:	4013      	ands	r3, r2
 8000726:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800072a:	d202      	bcs.n	8000732 <SystemInit+0xb2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800072c:	4b0b      	ldr	r3, [pc, #44]	; (800075c <SystemInit+0xdc>)
 800072e:	2201      	movs	r2, #1
 8000730:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000732:	4b04      	ldr	r3, [pc, #16]	; (8000744 <SystemInit+0xc4>)
 8000734:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000738:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800073a:	bf00      	nop
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	580000c0 	.word	0x580000c0
 8000754:	5c001000 	.word	0x5c001000
 8000758:	ffff0000 	.word	0xffff0000
 800075c:	51008108 	.word	0x51008108

08000760 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	4a07      	ldr	r2, [pc, #28]	; (800078c <vApplicationGetIdleTaskMemory+0x2c>)
 8000770:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	4a06      	ldr	r2, [pc, #24]	; (8000790 <vApplicationGetIdleTaskMemory+0x30>)
 8000776:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2280      	movs	r2, #128	; 0x80
 800077c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800077e:	bf00      	nop
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	200000b4 	.word	0x200000b4
 8000790:	20000108 	.word	0x20000108

08000794 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000794:	b5b0      	push	{r4, r5, r7, lr}
 8000796:	b08a      	sub	sp, #40	; 0x28
 8000798:	af02      	add	r7, sp, #8
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800079a:	4b10      	ldr	r3, [pc, #64]	; (80007dc <MX_FREERTOS_Init+0x48>)
 800079c:	1d3c      	adds	r4, r7, #4
 800079e:	461d      	mov	r5, r3
 80007a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f009 fc45 	bl	800a040 <osThreadCreate>
 80007b6:	4602      	mov	r2, r0
 80007b8:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <MX_FREERTOS_Init+0x4c>)
 80007ba:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xTaskCreate(vTaskEthTCPCommunication, "vTaskEthTCPCommunication", 5000, NULL, 1, NULL);
 80007bc:	2300      	movs	r3, #0
 80007be:	9301      	str	r3, [sp, #4]
 80007c0:	2301      	movs	r3, #1
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2300      	movs	r3, #0
 80007c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80007ca:	4906      	ldr	r1, [pc, #24]	; (80007e4 <MX_FREERTOS_Init+0x50>)
 80007cc:	4806      	ldr	r0, [pc, #24]	; (80007e8 <MX_FREERTOS_Init+0x54>)
 80007ce:	f00a ffc1 	bl	800b754 <xTaskCreate>

//  xTaskCreate(vTaskControlTask, "vTaskControlTask", 3000, NULL, 1, NULL);

  /* USER CODE END RTOS_THREADS */

}
 80007d2:	bf00      	nop
 80007d4:	3720      	adds	r7, #32
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bdb0      	pop	{r4, r5, r7, pc}
 80007da:	bf00      	nop
 80007dc:	08019e98 	.word	0x08019e98
 80007e0:	2000c948 	.word	0x2000c948
 80007e4:	08019e70 	.word	0x08019e70
 80007e8:	08000801 	.word	0x08000801

080007ec <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {

	  osDelay(1000);
 80007f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007f8:	f009 fc6e 	bl	800a0d8 <osDelay>
 80007fc:	e7fa      	b.n	80007f4 <StartDefaultTask+0x8>
	...

08000800 <vTaskEthTCPCommunication>:

	}
}

/* task to hold tcp communication */
void vTaskEthTCPCommunication(void * argument){
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af02      	add	r7, sp, #8
 8000806:	6078      	str	r0, [r7, #4]

		// hej zaczynamy implementacje komunikacji

		/* Infinite loop */
		/* Create a new connection identifier. */
		conn = netconn_new(NETCONN_TCP);
 8000808:	2200      	movs	r2, #0
 800080a:	2100      	movs	r1, #0
 800080c:	2010      	movs	r0, #16
 800080e:	f00c fb8b 	bl	800cf28 <netconn_new_with_proto_and_callback>
 8000812:	61f8      	str	r0, [r7, #28]
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000814:	2101      	movs	r1, #1
 8000816:	482f      	ldr	r0, [pc, #188]	; (80008d4 <vTaskEthTCPCommunication+0xd4>)
 8000818:	f003 f8dd 	bl	80039d6 <HAL_GPIO_TogglePin>

		if (conn != NULL) {
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0f2      	beq.n	8000808 <vTaskEthTCPCommunication+0x8>

			/* Bind connection to well known port number. */
			err = netconn_bind(conn, NULL, 80);
 8000822:	2250      	movs	r2, #80	; 0x50
 8000824:	2100      	movs	r1, #0
 8000826:	69f8      	ldr	r0, [r7, #28]
 8000828:	f00c fc1e 	bl	800d068 <netconn_bind>
 800082c:	4603      	mov	r3, r0
 800082e:	76fb      	strb	r3, [r7, #27]

			if (err == ERR_OK) {
 8000830:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d147      	bne.n	80008c8 <vTaskEthTCPCommunication+0xc8>

				/* Tell connection to go into listening mode. */
				netconn_listen(conn);
 8000838:	21ff      	movs	r1, #255	; 0xff
 800083a:	69f8      	ldr	r0, [r7, #28]
 800083c:	f00c fc4c 	bl	800d0d8 <netconn_listen_with_backlog>

				while (1) {

					/* Grab new connection. */
					accept_err = netconn_accept(conn, &newconn);
 8000840:	f107 0314 	add.w	r3, r7, #20
 8000844:	4619      	mov	r1, r3
 8000846:	69f8      	ldr	r0, [r7, #28]
 8000848:	f00c fc72 	bl	800d130 <netconn_accept>
 800084c:	4603      	mov	r3, r0
 800084e:	76bb      	strb	r3, [r7, #26]
					HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000850:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000854:	481f      	ldr	r0, [pc, #124]	; (80008d4 <vTaskEthTCPCommunication+0xd4>)
 8000856:	f003 f8be 	bl	80039d6 <HAL_GPIO_TogglePin>



					/* Process the new connection. */
					if (accept_err == ERR_OK) {
 800085a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d1ee      	bne.n	8000840 <vTaskEthTCPCommunication+0x40>

						while ((recv_err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8000862:	e01b      	b.n	800089c <vTaskEthTCPCommunication+0x9c>

							do {
								netbuf_data(buf, &data, &len);
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	f107 020a 	add.w	r2, r7, #10
 800086a:	f107 010c 	add.w	r1, r7, #12
 800086e:	4618      	mov	r0, r3
 8000870:	f00e fb28 	bl	800eec4 <netbuf_data>
								netconn_write(newconn, data, len, NETCONN_COPY);
 8000874:	6978      	ldr	r0, [r7, #20]
 8000876:	68f9      	ldr	r1, [r7, #12]
 8000878:	897b      	ldrh	r3, [r7, #10]
 800087a:	461a      	mov	r2, r3
 800087c:	2300      	movs	r3, #0
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	2301      	movs	r3, #1
 8000882:	f00c fe1b 	bl	800d4bc <netconn_write_partly>
							} while (netbuf_next(buf) >= 0);
 8000886:	693b      	ldr	r3, [r7, #16]
 8000888:	4618      	mov	r0, r3
 800088a:	f00e fb65 	bl	800ef58 <netbuf_next>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	dae7      	bge.n	8000864 <vTaskEthTCPCommunication+0x64>

							netbuf_delete(buf);
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	4618      	mov	r0, r3
 8000898:	f00e faf4 	bl	800ee84 <netbuf_delete>
						while ((recv_err = netconn_recv(newconn, &buf)) == ERR_OK) {
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	f107 0210 	add.w	r2, r7, #16
 80008a2:	4611      	mov	r1, r2
 80008a4:	4618      	mov	r0, r3
 80008a6:	f00c fd91 	bl	800d3cc <netconn_recv>
 80008aa:	4603      	mov	r3, r0
 80008ac:	767b      	strb	r3, [r7, #25]
 80008ae:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d0d6      	beq.n	8000864 <vTaskEthTCPCommunication+0x64>

						}

						/* Close connection and discard connection identifier. */
						netconn_close(newconn);
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f00c fea7 	bl	800d60c <netconn_close>
						netconn_delete(newconn);
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00c fbab 	bl	800d01c <netconn_delete>
					accept_err = netconn_accept(conn, &newconn);
 80008c6:	e7bb      	b.n	8000840 <vTaskEthTCPCommunication+0x40>
					}
				}

			} else {
				netconn_delete(newconn);
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f00c fba6 	bl	800d01c <netconn_delete>
		conn = netconn_new(NETCONN_TCP);
 80008d0:	e79a      	b.n	8000808 <vTaskEthTCPCommunication+0x8>
 80008d2:	bf00      	nop
 80008d4:	58020400 	.word	0x58020400

080008d8 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08c      	sub	sp, #48	; 0x30
 80008dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	4b4a      	ldr	r3, [pc, #296]	; (8000a18 <MX_GPIO_Init+0x140>)
 80008f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008f4:	4a48      	ldr	r2, [pc, #288]	; (8000a18 <MX_GPIO_Init+0x140>)
 80008f6:	f043 0304 	orr.w	r3, r3, #4
 80008fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008fe:	4b46      	ldr	r3, [pc, #280]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	61bb      	str	r3, [r7, #24]
 800090a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090c:	4b42      	ldr	r3, [pc, #264]	; (8000a18 <MX_GPIO_Init+0x140>)
 800090e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000912:	4a41      	ldr	r2, [pc, #260]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000918:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800091c:	4b3e      	ldr	r3, [pc, #248]	; (8000a18 <MX_GPIO_Init+0x140>)
 800091e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000926:	617b      	str	r3, [r7, #20]
 8000928:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	4b3b      	ldr	r3, [pc, #236]	; (8000a18 <MX_GPIO_Init+0x140>)
 800092c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000930:	4a39      	ldr	r2, [pc, #228]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000932:	f043 0301 	orr.w	r3, r3, #1
 8000936:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800093a:	4b37      	ldr	r3, [pc, #220]	; (8000a18 <MX_GPIO_Init+0x140>)
 800093c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000948:	4b33      	ldr	r3, [pc, #204]	; (8000a18 <MX_GPIO_Init+0x140>)
 800094a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800094e:	4a32      	ldr	r2, [pc, #200]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000950:	f043 0302 	orr.w	r3, r3, #2
 8000954:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000958:	4b2f      	ldr	r3, [pc, #188]	; (8000a18 <MX_GPIO_Init+0x140>)
 800095a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000966:	4b2c      	ldr	r3, [pc, #176]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800096c:	4a2a      	ldr	r2, [pc, #168]	; (8000a18 <MX_GPIO_Init+0x140>)
 800096e:	f043 0308 	orr.w	r3, r3, #8
 8000972:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000976:	4b28      	ldr	r3, [pc, #160]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800097c:	f003 0308 	and.w	r3, r3, #8
 8000980:	60bb      	str	r3, [r7, #8]
 8000982:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000984:	4b24      	ldr	r3, [pc, #144]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800098a:	4a23      	ldr	r2, [pc, #140]	; (8000a18 <MX_GPIO_Init+0x140>)
 800098c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000990:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000994:	4b20      	ldr	r3, [pc, #128]	; (8000a18 <MX_GPIO_Init+0x140>)
 8000996:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800099a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009a2:	4b1d      	ldr	r3, [pc, #116]	; (8000a18 <MX_GPIO_Init+0x140>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a8:	4a1b      	ldr	r2, [pc, #108]	; (8000a18 <MX_GPIO_Init+0x140>)
 80009aa:	f043 0310 	orr.w	r3, r3, #16
 80009ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <MX_GPIO_Init+0x140>)
 80009b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b8:	f003 0310 	and.w	r3, r3, #16
 80009bc:	603b      	str	r3, [r7, #0]
 80009be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f244 0101 	movw	r1, #16385	; 0x4001
 80009c6:	4815      	ldr	r0, [pc, #84]	; (8000a1c <MX_GPIO_Init+0x144>)
 80009c8:	f002 ffec 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2102      	movs	r1, #2
 80009d0:	4813      	ldr	r0, [pc, #76]	; (8000a20 <MX_GPIO_Init+0x148>)
 80009d2:	f002 ffe7 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80009d6:	f244 0301 	movw	r3, #16385	; 0x4001
 80009da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	2301      	movs	r3, #1
 80009de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	4619      	mov	r1, r3
 80009ee:	480b      	ldr	r0, [pc, #44]	; (8000a1c <MX_GPIO_Init+0x144>)
 80009f0:	f002 fe28 	bl	8003644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009f4:	2302      	movs	r3, #2
 80009f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f8:	2301      	movs	r3, #1
 80009fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a00:	2300      	movs	r3, #0
 8000a02:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a04:	f107 031c 	add.w	r3, r7, #28
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4805      	ldr	r0, [pc, #20]	; (8000a20 <MX_GPIO_Init+0x148>)
 8000a0c:	f002 fe1a 	bl	8003644 <HAL_GPIO_Init>

}
 8000a10:	bf00      	nop
 8000a12:	3730      	adds	r7, #48	; 0x30
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	58024400 	.word	0x58024400
 8000a1c:	58020400 	.word	0x58020400
 8000a20:	58021000 	.word	0x58021000

08000a24 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a2c:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000a30:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <SCB_EnableICache+0x3c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000a38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a3c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000a40:	4b07      	ldr	r3, [pc, #28]	; (8000a60 <SCB_EnableICache+0x3c>)
 8000a42:	695b      	ldr	r3, [r3, #20]
 8000a44:	4a06      	ldr	r2, [pc, #24]	; (8000a60 <SCB_EnableICache+0x3c>)
 8000a46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a4a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a50:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <SCB_EnableDCache+0x7c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000a72:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <SCB_EnableDCache+0x7c>)
 8000a78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000a7c:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	0b5b      	lsrs	r3, r3, #13
 8000a82:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000a86:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	08db      	lsrs	r3, r3, #3
 8000a8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000a90:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	015a      	lsls	r2, r3, #5
 8000a96:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000a9a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000a9c:	68ba      	ldr	r2, [r7, #8]
 8000a9e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000aa0:	490f      	ldr	r1, [pc, #60]	; (8000ae0 <SCB_EnableDCache+0x7c>)
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	1e5a      	subs	r2, r3, #1
 8000aac:	60ba      	str	r2, [r7, #8]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d1ef      	bne.n	8000a92 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	1e5a      	subs	r2, r3, #1
 8000ab6:	60fa      	str	r2, [r7, #12]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d1e5      	bne.n	8000a88 <SCB_EnableDCache+0x24>
 8000abc:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000ac0:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <SCB_EnableDCache+0x7c>)
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	4a06      	ldr	r2, [pc, #24]	; (8000ae0 <SCB_EnableDCache+0x7c>)
 8000ac6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aca:	6153      	str	r3, [r2, #20]
 8000acc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ad0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000ad4:	bf00      	nop
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0

	MPU_Region_InitTypeDef MPU_InitStruct;

	/* Disable the MPU */
	HAL_MPU_Disable();
 8000aea:	f000 ff07 	bl	80018fc <HAL_MPU_Disable>

	/* Configure the MPU attributes as Device not cacheable
	 for ETH DMA descriptors */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000aee:	2301      	movs	r3, #1
 8000af0:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x30040000;
 8000af2:	4b1c      	ldr	r3, [pc, #112]	; (8000b64 <MPU_Config+0x80>)
 8000af4:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8000af6:	2307      	movs	r3, #7
 8000af8:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000afa:	2303      	movs	r3, #3
 8000afc:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000afe:	2301      	movs	r3, #1
 8000b00:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b02:	2300      	movs	r3, #0
 8000b04:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000b06:	2300      	movs	r3, #0
 8000b08:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8000b12:	2300      	movs	r3, #0
 8000b14:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	733b      	strb	r3, [r7, #12]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f000 ff21 	bl	8001964 <HAL_MPU_ConfigRegion>

	/* Configure the MPU attributes as Normal Non Cacheable
	 for LwIP RAM heap which contains the Tx buffers */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b22:	2301      	movs	r3, #1
 8000b24:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x30044000;
 8000b26:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <MPU_Config+0x84>)
 8000b28:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8000b2a:	230d      	movs	r3, #13
 8000b2c:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b32:	2300      	movs	r3, #0
 8000b34:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000b42:	2301      	movs	r3, #1
 8000b44:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8000b46:	2300      	movs	r3, #0
 8000b48:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	733b      	strb	r3, [r7, #12]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b4e:	463b      	mov	r3, r7
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 ff07 	bl	8001964 <HAL_MPU_ConfigRegion>

	/* Enable the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b56:	2004      	movs	r0, #4
 8000b58:	f000 fee6 	bl	8001928 <HAL_MPU_Enable>

}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	30040000 	.word	0x30040000
 8000b68:	30044000 	.word	0x30044000

08000b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	MPU_Config();
 8000b72:	f7ff ffb7 	bl	8000ae4 <MPU_Config>
  /* USER CODE BEGIN Boot_Mode_Sequence_0 */
    int32_t timeout; 
  /* USER CODE END Boot_Mode_Sequence_0 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000b76:	f7ff ff55 	bl	8000a24 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000b7a:	f7ff ff73 	bl	8000a64 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000b7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b82:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000b84:	bf00      	nop
 8000b86:	4b27      	ldr	r3, [pc, #156]	; (8000c24 <main+0xb8>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d004      	beq.n	8000b9c <main+0x30>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	1e5a      	subs	r2, r3, #1
 8000b96:	607a      	str	r2, [r7, #4]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	dcf4      	bgt.n	8000b86 <main+0x1a>
  if ( timeout < 0 )
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	da01      	bge.n	8000ba6 <main+0x3a>
  {
  Error_Handler();
 8000ba2:	f000 f937 	bl	8000e14 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba6:	f000 fd2b 	bl	8001600 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000baa:	f000 f83d 	bl	8000c28 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000bae:	4b1d      	ldr	r3, [pc, #116]	; (8000c24 <main+0xb8>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bb4:	4a1b      	ldr	r2, [pc, #108]	; (8000c24 <main+0xb8>)
 8000bb6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bbe:	4b19      	ldr	r3, [pc, #100]	; (8000c24 <main+0xb8>)
 8000bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f002 ff1d 	bl	8003a0c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	f002 ff33 	bl	8003a40 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000bda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bde:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000be0:	bf00      	nop
 8000be2:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <main+0xb8>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d104      	bne.n	8000bf8 <main+0x8c>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	1e5a      	subs	r2, r3, #1
 8000bf2:	607a      	str	r2, [r7, #4]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	dcf4      	bgt.n	8000be2 <main+0x76>
if ( timeout < 0 )
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	da01      	bge.n	8000c02 <main+0x96>
{
Error_Handler();
 8000bfe:	f000 f909 	bl	8000e14 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c02:	f7ff fe69 	bl	80008d8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c06:	f000 fa51 	bl	80010ac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000c0a:	f000 fae5 	bl	80011d8 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10000);
 8000c0e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c12:	f000 fd51 	bl	80016b8 <HAL_Delay>

  MX_LWIP_Init();
 8000c16:	f008 fcc7 	bl	80095a8 <MX_LWIP_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8000c1a:	f7ff fdbb 	bl	8000794 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000c1e:	f009 f9f8 	bl	800a012 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c22:	e7fe      	b.n	8000c22 <main+0xb6>
 8000c24:	58024400 	.word	0x58024400

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b0cc      	sub	sp, #304	; 0x130
 8000c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000c32:	224c      	movs	r2, #76	; 0x4c
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f018 fa22 	bl	8019080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c3c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000c40:	2220      	movs	r2, #32
 8000c42:	2100      	movs	r1, #0
 8000c44:	4618      	mov	r0, r3
 8000c46:	f018 fa1b 	bl	8019080 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c4a:	f107 0308 	add.w	r3, r7, #8
 8000c4e:	4618      	mov	r0, r3
 8000c50:	23bc      	movs	r3, #188	; 0xbc
 8000c52:	461a      	mov	r2, r3
 8000c54:	2100      	movs	r1, #0
 8000c56:	f018 fa13 	bl	8019080 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c5a:	2004      	movs	r0, #4
 8000c5c:	f003 f84c 	bl	8003cf8 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	4b5e      	ldr	r3, [pc, #376]	; (8000de0 <SystemClock_Config+0x1b8>)
 8000c68:	699b      	ldr	r3, [r3, #24]
 8000c6a:	4a5d      	ldr	r2, [pc, #372]	; (8000de0 <SystemClock_Config+0x1b8>)
 8000c6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c70:	6193      	str	r3, [r2, #24]
 8000c72:	4b5b      	ldr	r3, [pc, #364]	; (8000de0 <SystemClock_Config+0x1b8>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	4b59      	ldr	r3, [pc, #356]	; (8000de4 <SystemClock_Config+0x1bc>)
 8000c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c82:	4a58      	ldr	r2, [pc, #352]	; (8000de4 <SystemClock_Config+0x1bc>)
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000c8a:	4b56      	ldr	r3, [pc, #344]	; (8000de4 <SystemClock_Config+0x1bc>)
 8000c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c8e:	f003 0201 	and.w	r2, r3, #1
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c9a:	bf00      	nop
 8000c9c:	4b50      	ldr	r3, [pc, #320]	; (8000de0 <SystemClock_Config+0x1b8>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ca4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ca8:	d1f8      	bne.n	8000c9c <SystemClock_Config+0x74>
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000caa:	4b4f      	ldr	r3, [pc, #316]	; (8000de8 <SystemClock_Config+0x1c0>)
 8000cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cae:	f023 0303 	bic.w	r3, r3, #3
 8000cb2:	4a4d      	ldr	r2, [pc, #308]	; (8000de8 <SystemClock_Config+0x1c0>)
 8000cb4:	f043 0302 	orr.w	r3, r3, #2
 8000cb8:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cc0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000cc4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000cda:	2378      	movs	r3, #120	; 0x78
 8000cdc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cec:	2302      	movs	r3, #2
 8000cee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cf2:	230c      	movs	r3, #12
 8000cf4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d04:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f003 f85f 	bl	8003dcc <HAL_RCC_OscConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000d14:	f000 f87e 	bl	8000e14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d18:	233f      	movs	r3, #63	; 0x3f
 8000d1a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d30:	2340      	movs	r3, #64	; 0x40
 8000d32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d36:	2340      	movs	r3, #64	; 0x40
 8000d38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d40:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d44:	2340      	movs	r3, #64	; 0x40
 8000d46:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d4a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000d4e:	2104      	movs	r1, #4
 8000d50:	4618      	mov	r0, r3
 8000d52:	f003 fc13 	bl	800457c <HAL_RCC_ClockConfig>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <SystemClock_Config+0x138>
  {
    Error_Handler();
 8000d5c:	f000 f85a 	bl	8000e14 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 8000d60:	f107 0308 	add.w	r3, r7, #8
 8000d64:	4a21      	ldr	r2, [pc, #132]	; (8000dec <SystemClock_Config+0x1c4>)
 8000d66:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	625a      	str	r2, [r3, #36]	; 0x24
  PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000d70:	f107 0308 	add.w	r3, r7, #8
 8000d74:	2218      	movs	r2, #24
 8000d76:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000d78:	f107 0308 	add.w	r3, r7, #8
 8000d7c:	2202      	movs	r2, #2
 8000d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000d80:	f107 0308 	add.w	r3, r7, #8
 8000d84:	2204      	movs	r2, #4
 8000d86:	631a      	str	r2, [r3, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000d88:	f107 0308 	add.w	r3, r7, #8
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	635a      	str	r2, [r3, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000d90:	f107 0308 	add.w	r3, r7, #8
 8000d94:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000d98:	639a      	str	r2, [r3, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000d9a:	f107 0308 	add.w	r3, r7, #8
 8000d9e:	2200      	movs	r2, #0
 8000da0:	63da      	str	r2, [r3, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000da2:	f107 0308 	add.w	r3, r7, #8
 8000da6:	2200      	movs	r2, #0
 8000da8:	641a      	str	r2, [r3, #64]	; 0x40
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000daa:	f107 0308 	add.w	r3, r7, #8
 8000dae:	2200      	movs	r2, #0
 8000db0:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000db2:	f107 0308 	add.w	r3, r7, #8
 8000db6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000dba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dbe:	f107 0308 	add.w	r3, r7, #8
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f003 ffa0 	bl	8004d08 <HAL_RCCEx_PeriphCLKConfig>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <SystemClock_Config+0x1aa>
  {
    Error_Handler();
 8000dce:	f000 f821 	bl	8000e14 <Error_Handler>
  }
  /** Enable USB Voltage detector 
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000dd2:	f002 ffeb 	bl	8003dac <HAL_PWREx_EnableUSBVoltageDetector>
}
 8000dd6:	bf00      	nop
 8000dd8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	58024800 	.word	0x58024800
 8000de4:	58000400 	.word	0x58000400
 8000de8:	58024400 	.word	0x58024400
 8000dec:	00040002 	.word	0x00040002

08000df0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a04      	ldr	r2, [pc, #16]	; (8000e10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d101      	bne.n	8000e06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e02:	f000 fc39 	bl	8001678 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40010000 	.word	0x40010000

08000e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
	...

08000e24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <HAL_MspInit+0x38>)
 8000e2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e30:	4a0a      	ldr	r2, [pc, #40]	; (8000e5c <HAL_MspInit+0x38>)
 8000e32:	f043 0302 	orr.w	r3, r3, #2
 8000e36:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e3a:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <HAL_MspInit+0x38>)
 8000e3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e40:	f003 0302 	and.w	r3, r3, #2
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f06f 0001 	mvn.w	r0, #1
 8000e50:	f000 fd2c 	bl	80018ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e54:	bf00      	nop
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	58024400 	.word	0x58024400

08000e60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08e      	sub	sp, #56	; 0x38
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t              uwPrescalerValue = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8000e70:	2200      	movs	r2, #0
 8000e72:	6879      	ldr	r1, [r7, #4]
 8000e74:	2019      	movs	r0, #25
 8000e76:	f000 fd19 	bl	80018ac <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8000e7a:	2019      	movs	r0, #25
 8000e7c:	f000 fd30 	bl	80018e0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e80:	4b21      	ldr	r3, [pc, #132]	; (8000f08 <HAL_InitTick+0xa8>)
 8000e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e86:	4a20      	ldr	r2, [pc, #128]	; (8000f08 <HAL_InitTick+0xa8>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000e90:	4b1d      	ldr	r3, [pc, #116]	; (8000f08 <HAL_InitTick+0xa8>)
 8000e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e9e:	f107 020c 	add.w	r2, r7, #12
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	4611      	mov	r1, r2
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f003 feeb 	bl	8004c84 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000eae:	f003 fed3 	bl	8004c58 <HAL_RCC_GetPCLK2Freq>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	637b      	str	r3, [r7, #52]	; 0x34
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eba:	4a14      	ldr	r2, [pc, #80]	; (8000f0c <HAL_InitTick+0xac>)
 8000ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec0:	0c9b      	lsrs	r3, r3, #18
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	633b      	str	r3, [r7, #48]	; 0x30
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ec6:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_InitTick+0xb0>)
 8000ec8:	4a12      	ldr	r2, [pc, #72]	; (8000f14 <HAL_InitTick+0xb4>)
 8000eca:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000ecc:	4b10      	ldr	r3, [pc, #64]	; (8000f10 <HAL_InitTick+0xb0>)
 8000ece:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ed2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ed4:	4a0e      	ldr	r2, [pc, #56]	; (8000f10 <HAL_InitTick+0xb0>)
 8000ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ed8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000eda:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <HAL_InitTick+0xb0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <HAL_InitTick+0xb0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000ee6:	480a      	ldr	r0, [pc, #40]	; (8000f10 <HAL_InitTick+0xb0>)
 8000ee8:	f005 f9fe 	bl	80062e8 <HAL_TIM_Base_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d104      	bne.n	8000efc <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000ef2:	4807      	ldr	r0, [pc, #28]	; (8000f10 <HAL_InitTick+0xb0>)
 8000ef4:	f005 fa2e 	bl	8006354 <HAL_TIM_Base_Start_IT>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	e000      	b.n	8000efe <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000efc:	2301      	movs	r3, #1
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3738      	adds	r7, #56	; 0x38
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	58024400 	.word	0x58024400
 8000f0c:	431bde83 	.word	0x431bde83
 8000f10:	2000c94c 	.word	0x2000c94c
 8000f14:	40010000 	.word	0x40010000

08000f18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2a:	e7fe      	b.n	8000f2a <HardFault_Handler+0x4>

08000f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <MemManage_Handler+0x4>

08000f32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f36:	e7fe      	b.n	8000f36 <BusFault_Handler+0x4>

08000f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <UsageFault_Handler+0x4>

08000f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000f50:	4802      	ldr	r0, [pc, #8]	; (8000f5c <ETH_IRQHandler+0x10>)
 8000f52:	f001 f9bf 	bl	80022d4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	2000cf58 	.word	0x2000cf58

08000f60 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f64:	4802      	ldr	r0, [pc, #8]	; (8000f70 <TIM1_UP_IRQHandler+0x10>)
 8000f66:	f005 fa1f 	bl	80063a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	2000c94c 	.word	0x2000c94c

08000f74 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	e00a      	b.n	8000f9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f86:	f3af 8000 	nop.w
 8000f8a:	4601      	mov	r1, r0
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	60ba      	str	r2, [r7, #8]
 8000f92:	b2ca      	uxtb	r2, r1
 8000f94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	697a      	ldr	r2, [r7, #20]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	dbf0      	blt.n	8000f86 <_read+0x12>
	}

return len;
 8000fa4:	687b      	ldr	r3, [r7, #4]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	60f8      	str	r0, [r7, #12]
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	e009      	b.n	8000fd4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	1c5a      	adds	r2, r3, #1
 8000fc4:	60ba      	str	r2, [r7, #8]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	697a      	ldr	r2, [r7, #20]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dbf1      	blt.n	8000fc0 <_write+0x12>
	}
	return len;
 8000fdc:	687b      	ldr	r3, [r7, #4]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <_close>:

int _close(int file)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
	return -1;
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800100e:	605a      	str	r2, [r3, #4]
	return 0;
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <_isatty>:

int _isatty(int file)
{
 800101e:	b480      	push	{r7}
 8001020:	b083      	sub	sp, #12
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
	return 1;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
	return 0;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001058:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <_sbrk+0x50>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d102      	bne.n	8001066 <_sbrk+0x16>
		heap_end = &end;
 8001060:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <_sbrk+0x50>)
 8001062:	4a10      	ldr	r2, [pc, #64]	; (80010a4 <_sbrk+0x54>)
 8001064:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001066:	4b0e      	ldr	r3, [pc, #56]	; (80010a0 <_sbrk+0x50>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <_sbrk+0x50>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4413      	add	r3, r2
 8001074:	466a      	mov	r2, sp
 8001076:	4293      	cmp	r3, r2
 8001078:	d905      	bls.n	8001086 <_sbrk+0x36>
	{
		errno = ENOMEM;
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <_sbrk+0x58>)
 800107c:	220c      	movs	r2, #12
 800107e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	e006      	b.n	8001094 <_sbrk+0x44>
	}

	heap_end += incr;
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <_sbrk+0x50>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <_sbrk+0x50>)
 8001090:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	20000308 	.word	0x20000308
 80010a4:	20010128 	.word	0x20010128
 80010a8:	2001011c 	.word	0x2001011c

080010ac <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80010b0:	4b22      	ldr	r3, [pc, #136]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010b2:	4a23      	ldr	r2, [pc, #140]	; (8001140 <MX_USART3_UART_Init+0x94>)
 80010b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010b6:	4b21      	ldr	r3, [pc, #132]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010be:	4b1f      	ldr	r3, [pc, #124]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010c4:	4b1d      	ldr	r3, [pc, #116]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010ca:	4b1c      	ldr	r3, [pc, #112]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010d0:	4b1a      	ldr	r3, [pc, #104]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010d2:	220c      	movs	r2, #12
 80010d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d6:	4b19      	ldr	r3, [pc, #100]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010dc:	4b17      	ldr	r3, [pc, #92]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e2:	4b16      	ldr	r3, [pc, #88]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010e8:	4b14      	ldr	r3, [pc, #80]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ee:	4b13      	ldr	r3, [pc, #76]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010f4:	4811      	ldr	r0, [pc, #68]	; (800113c <MX_USART3_UART_Init+0x90>)
 80010f6:	f005 fb57 	bl	80067a8 <HAL_UART_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001100:	f7ff fe88 	bl	8000e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001104:	2100      	movs	r1, #0
 8001106:	480d      	ldr	r0, [pc, #52]	; (800113c <MX_USART3_UART_Init+0x90>)
 8001108:	f007 febf 	bl	8008e8a <HAL_UARTEx_SetTxFifoThreshold>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001112:	f7ff fe7f 	bl	8000e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001116:	2100      	movs	r1, #0
 8001118:	4808      	ldr	r0, [pc, #32]	; (800113c <MX_USART3_UART_Init+0x90>)
 800111a:	f007 fef4 	bl	8008f06 <HAL_UARTEx_SetRxFifoThreshold>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001124:	f7ff fe76 	bl	8000e14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001128:	4804      	ldr	r0, [pc, #16]	; (800113c <MX_USART3_UART_Init+0x90>)
 800112a:	f007 fe75 	bl	8008e18 <HAL_UARTEx_DisableFifoMode>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001134:	f7ff fe6e 	bl	8000e14 <Error_Handler>
  }

}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	2000c98c 	.word	0x2000c98c
 8001140:	40004800 	.word	0x40004800

08001144 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	; 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a1a      	ldr	r2, [pc, #104]	; (80011cc <HAL_UART_MspInit+0x88>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d12e      	bne.n	80011c4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 8001168:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800116c:	4a18      	ldr	r2, [pc, #96]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 800116e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001172:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001176:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 8001178:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800117c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 8001186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800118a:	4a11      	ldr	r2, [pc, #68]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 800118c:	f043 0308 	orr.w	r3, r3, #8
 8001190:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001194:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <HAL_UART_MspInit+0x8c>)
 8001196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800119a:	f003 0308 	and.w	r3, r3, #8
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80011a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a8:	2302      	movs	r3, #2
 80011aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011b4:	2307      	movs	r3, #7
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <HAL_UART_MspInit+0x90>)
 80011c0:	f002 fa40 	bl	8003644 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80011c4:	bf00      	nop
 80011c6:	3728      	adds	r7, #40	; 0x28
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40004800 	.word	0x40004800
 80011d0:	58024400 	.word	0x58024400
 80011d4:	58020c00 	.word	0x58020c00

080011d8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011dc:	4b15      	ldr	r3, [pc, #84]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011de:	4a16      	ldr	r2, [pc, #88]	; (8001238 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80011e0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011e4:	2209      	movs	r2, #9
 80011e6:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011ea:	2202      	movs	r2, #2
 80011ec:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011f6:	2202      	movs	r2, #2
 80011f8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001200:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001206:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001208:	2200      	movs	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800120c:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800120e:	2201      	movs	r2, #1
 8001210:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001212:	4b08      	ldr	r3, [pc, #32]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001214:	2201      	movs	r2, #1
 8001216:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800121a:	2200      	movs	r2, #0
 800121c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001220:	f002 fc22 	bl	8003a68 <HAL_PCD_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800122a:	f7ff fdf3 	bl	8000e14 <Error_Handler>
  }

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	2000ca18 	.word	0x2000ca18
 8001238:	40080000 	.word	0x40080000

0800123c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	; 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a21      	ldr	r2, [pc, #132]	; (80012e0 <HAL_PCD_MspInit+0xa4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d13b      	bne.n	80012d6 <HAL_PCD_MspInit+0x9a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125e:	4b21      	ldr	r3, [pc, #132]	; (80012e4 <HAL_PCD_MspInit+0xa8>)
 8001260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001264:	4a1f      	ldr	r2, [pc, #124]	; (80012e4 <HAL_PCD_MspInit+0xa8>)
 8001266:	f043 0301 	orr.w	r3, r3, #1
 800126a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800126e:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <HAL_PCD_MspInit+0xa8>)
 8001270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800127c:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800128e:	230a      	movs	r3, #10
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	4813      	ldr	r0, [pc, #76]	; (80012e8 <HAL_PCD_MspInit+0xac>)
 800129a:	f002 f9d3 	bl	8003644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800129e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	480d      	ldr	r0, [pc, #52]	; (80012e8 <HAL_PCD_MspInit+0xac>)
 80012b4:	f002 f9c6 	bl	8003644 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <HAL_PCD_MspInit+0xa8>)
 80012ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80012be:	4a09      	ldr	r2, [pc, #36]	; (80012e4 <HAL_PCD_MspInit+0xa8>)
 80012c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80012c4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HAL_PCD_MspInit+0xa8>)
 80012ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80012ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	; 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40080000 	.word	0x40080000
 80012e4:	58024400 	.word	0x58024400
 80012e8:	58020000 	.word	0x58020000

080012ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001324 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80012f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80012f2:	e003      	b.n	80012fc <LoopCopyDataInit>

080012f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80012f4:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80012f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80012f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80012fa:	3104      	adds	r1, #4

080012fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80012fe:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001300:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001302:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001304:	d3f6      	bcc.n	80012f4 <CopyDataInit>
  ldr  r2, =_sbss
 8001306:	4a0b      	ldr	r2, [pc, #44]	; (8001334 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001308:	e002      	b.n	8001310 <LoopFillZerobss>

0800130a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800130a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800130c:	f842 3b04 	str.w	r3, [r2], #4

08001310 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001310:	4b09      	ldr	r3, [pc, #36]	; (8001338 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001312:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001314:	d3f9      	bcc.n	800130a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001316:	f7ff f9b3 	bl	8000680 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800131a:	f017 fe73 	bl	8019004 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800131e:	f7ff fc25 	bl	8000b6c <main>
  bx  lr    
 8001322:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001324:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001328:	0801ca4c 	.word	0x0801ca4c
  ldr  r0, =_sdata
 800132c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001330:	20000098 	.word	0x20000098
  ldr  r2, =_sbss
 8001334:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 8001338:	20010124 	.word	0x20010124

0800133c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800133c:	e7fe      	b.n	800133c <ADC3_IRQHandler>

0800133e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
 8001346:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00b      	beq.n	8001366 <LAN8742_RegisterBusIO+0x28>
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d007      	beq.n	8001366 <LAN8742_RegisterBusIO+0x28>
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <LAN8742_RegisterBusIO+0x28>
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d102      	bne.n	800136c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e014      	b.n	8001396 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	689a      	ldr	r2, [r3, #8]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	691a      	ldr	r2, [r3, #16]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d17c      	bne.n	80014bc <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2220      	movs	r2, #32
 80013d4:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80013d6:	2300      	movs	r3, #0
 80013d8:	617b      	str	r3, [r7, #20]
 80013da:	e01c      	b.n	8001416 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	f107 0208 	add.w	r2, r7, #8
 80013e4:	2112      	movs	r1, #18
 80013e6:	6978      	ldr	r0, [r7, #20]
 80013e8:	4798      	blx	r3
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	da03      	bge.n	80013f8 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 80013f0:	f06f 0304 	mvn.w	r3, #4
 80013f4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 80013f6:	e00b      	b.n	8001410 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	f003 031f 	and.w	r3, r3, #31
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	429a      	cmp	r2, r3
 8001402:	d105      	bne.n	8001410 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
         break;
 800140e:	e005      	b.n	800141c <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	3301      	adds	r3, #1
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2b1f      	cmp	r3, #31
 800141a:	d9df      	bls.n	80013dc <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b1f      	cmp	r3, #31
 8001422:	d902      	bls.n	800142a <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001424:	f06f 0302 	mvn.w	r3, #2
 8001428:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d145      	bne.n	80014bc <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6810      	ldr	r0, [r2, #0]
 8001438:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800143c:	2100      	movs	r1, #0
 800143e:	4798      	blx	r3
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	db37      	blt.n	80014b6 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	6810      	ldr	r0, [r2, #0]
 800144e:	f107 0208 	add.w	r2, r7, #8
 8001452:	2100      	movs	r1, #0
 8001454:	4798      	blx	r3
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	db28      	blt.n	80014ae <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	4798      	blx	r3
 8001462:	4603      	mov	r3, r0
 8001464:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001466:	e01c      	b.n	80014a2 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	4798      	blx	r3
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800147a:	d80e      	bhi.n	800149a <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	6810      	ldr	r0, [r2, #0]
 8001484:	f107 0208 	add.w	r2, r7, #8
 8001488:	2100      	movs	r1, #0
 800148a:	4798      	blx	r3
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	da07      	bge.n	80014a2 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8001492:	f06f 0304 	mvn.w	r3, #4
 8001496:	613b      	str	r3, [r7, #16]
                 break;
 8001498:	e010      	b.n	80014bc <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 800149a:	f06f 0301 	mvn.w	r3, #1
 800149e:	613b      	str	r3, [r7, #16]
               break;
 80014a0:	e00c      	b.n	80014bc <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1dd      	bne.n	8001468 <LAN8742_Init+0xc6>
 80014ac:	e006      	b.n	80014bc <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80014ae:	f06f 0304 	mvn.w	r3, #4
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	e002      	b.n	80014bc <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 80014b6:	f06f 0303 	mvn.w	r3, #3
 80014ba:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d112      	bne.n	80014e8 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	4798      	blx	r3
 80014c8:	4603      	mov	r3, r0
 80014ca:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 80014cc:	bf00      	nop
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	699b      	ldr	r3, [r3, #24]
 80014d2:	4798      	blx	r3
 80014d4:	4603      	mov	r3, r0
 80014d6:	461a      	mov	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80014e0:	d9f5      	bls.n	80014ce <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2201      	movs	r2, #1
 80014e6:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 80014e8:	693b      	ldr	r3, [r7, #16]
 }
 80014ea:	4618      	mov	r0, r3
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b084      	sub	sp, #16
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	6810      	ldr	r0, [r2, #0]
 8001506:	f107 020c 	add.w	r2, r7, #12
 800150a:	2101      	movs	r1, #1
 800150c:	4798      	blx	r3
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	da02      	bge.n	800151a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001514:	f06f 0304 	mvn.w	r3, #4
 8001518:	e06e      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6810      	ldr	r0, [r2, #0]
 8001522:	f107 020c 	add.w	r2, r7, #12
 8001526:	2101      	movs	r1, #1
 8001528:	4798      	blx	r3
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	da02      	bge.n	8001536 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001530:	f06f 0304 	mvn.w	r3, #4
 8001534:	e060      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8001540:	2301      	movs	r3, #1
 8001542:	e059      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6810      	ldr	r0, [r2, #0]
 800154c:	f107 020c 	add.w	r2, r7, #12
 8001550:	2100      	movs	r1, #0
 8001552:	4798      	blx	r3
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	da02      	bge.n	8001560 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 800155a:	f06f 0304 	mvn.w	r3, #4
 800155e:	e04b      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d11b      	bne.n	80015a2 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d006      	beq.n	8001582 <LAN8742_GetLinkState+0x90>
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800157e:	2302      	movs	r3, #2
 8001580:	e03a      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800158c:	2303      	movs	r3, #3
 800158e:	e033      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800159a:	2304      	movs	r3, #4
 800159c:	e02c      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800159e:	2305      	movs	r3, #5
 80015a0:	e02a      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	6810      	ldr	r0, [r2, #0]
 80015aa:	f107 020c 	add.w	r2, r7, #12
 80015ae:	211f      	movs	r1, #31
 80015b0:	4798      	blx	r3
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	da02      	bge.n	80015be <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80015b8:	f06f 0304 	mvn.w	r3, #4
 80015bc:	e01c      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80015c8:	2306      	movs	r3, #6
 80015ca:	e015      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f003 031c 	and.w	r3, r3, #28
 80015d2:	2b18      	cmp	r3, #24
 80015d4:	d101      	bne.n	80015da <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80015d6:	2302      	movs	r3, #2
 80015d8:	e00e      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f003 031c 	and.w	r3, r3, #28
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d101      	bne.n	80015e8 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e007      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f003 031c 	and.w	r3, r3, #28
 80015ee:	2b14      	cmp	r3, #20
 80015f0:	d101      	bne.n	80015f6 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80015f2:	2304      	movs	r3, #4
 80015f4:	e000      	b.n	80015f8 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80015f6:	2305      	movs	r3, #5
    }				
  }
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001606:	2003      	movs	r0, #3
 8001608:	f000 f945 	bl	8001896 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800160c:	f003 f96c 	bl	80048e8 <HAL_RCC_GetSysClockFreq>
 8001610:	4601      	mov	r1, r0
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <HAL_Init+0x68>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	0a1b      	lsrs	r3, r3, #8
 8001618:	f003 030f 	and.w	r3, r3, #15
 800161c:	4a13      	ldr	r2, [pc, #76]	; (800166c <HAL_Init+0x6c>)
 800161e:	5cd3      	ldrb	r3, [r2, r3]
 8001620:	f003 031f 	and.w	r3, r3, #31
 8001624:	fa21 f303 	lsr.w	r3, r1, r3
 8001628:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <HAL_Init+0x68>)
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	4a0e      	ldr	r2, [pc, #56]	; (800166c <HAL_Init+0x6c>)
 8001634:	5cd3      	ldrb	r3, [r2, r3]
 8001636:	f003 031f 	and.w	r3, r3, #31
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	fa22 f303 	lsr.w	r3, r2, r3
 8001640:	4a0b      	ldr	r2, [pc, #44]	; (8001670 <HAL_Init+0x70>)
 8001642:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001644:	4a0b      	ldr	r2, [pc, #44]	; (8001674 <HAL_Init+0x74>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800164a:	2000      	movs	r0, #0
 800164c:	f7ff fc08 	bl	8000e60 <HAL_InitTick>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e002      	b.n	8001660 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800165a:	f7ff fbe3 	bl	8000e24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	58024400 	.word	0x58024400
 800166c:	0801c85c 	.word	0x0801c85c
 8001670:	20000004 	.word	0x20000004
 8001674:	20000000 	.word	0x20000000

08001678 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_IncTick+0x20>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <HAL_IncTick+0x24>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4413      	add	r3, r2
 8001688:	4a04      	ldr	r2, [pc, #16]	; (800169c <HAL_IncTick+0x24>)
 800168a:	6013      	str	r3, [r2, #0]
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	2000000c 	.word	0x2000000c
 800169c:	2000ce20 	.word	0x2000ce20

080016a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return uwTick;
 80016a4:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <HAL_GetTick+0x14>)
 80016a6:	681b      	ldr	r3, [r3, #0]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	2000ce20 	.word	0x2000ce20

080016b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016c0:	f7ff ffee 	bl	80016a0 <HAL_GetTick>
 80016c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016d0:	d005      	beq.n	80016de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <HAL_Delay+0x40>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	4413      	add	r3, r2
 80016dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016de:	bf00      	nop
 80016e0:	f7ff ffde 	bl	80016a0 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d8f7      	bhi.n	80016e0 <HAL_Delay+0x28>
  {
  }
}
 80016f0:	bf00      	nop
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	2000000c 	.word	0x2000000c

080016fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001700:	4b03      	ldr	r3, [pc, #12]	; (8001710 <HAL_GetREVID+0x14>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	0c1b      	lsrs	r3, r3, #16
}
 8001706:	4618      	mov	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	5c001000 	.word	0x5c001000

08001714 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001724:	4904      	ldr	r1, [pc, #16]	; (8001738 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4313      	orrs	r3, r2
 800172a:	604b      	str	r3, [r1, #4]
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	58000400 	.word	0x58000400

0800173c <__NVIC_SetPriorityGrouping>:
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0b      	ldr	r3, [pc, #44]	; (800177c <__NVIC_SetPriorityGrouping+0x40>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001766:	4313      	orrs	r3, r2
 8001768:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176a:	4a04      	ldr	r2, [pc, #16]	; (800177c <__NVIC_SetPriorityGrouping+0x40>)
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	60d3      	str	r3, [r2, #12]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	e000ed00 	.word	0xe000ed00
 8001780:	05fa0000 	.word	0x05fa0000

08001784 <__NVIC_GetPriorityGrouping>:
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	; (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_EnableIRQ>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	db0b      	blt.n	80017ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	f003 021f 	and.w	r2, r3, #31
 80017b8:	4907      	ldr	r1, [pc, #28]	; (80017d8 <__NVIC_EnableIRQ+0x38>)
 80017ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017be:	095b      	lsrs	r3, r3, #5
 80017c0:	2001      	movs	r0, #1
 80017c2:	fa00 f202 	lsl.w	r2, r0, r2
 80017c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000e100 	.word	0xe000e100

080017dc <__NVIC_SetPriority>:
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	db0a      	blt.n	8001806 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	490c      	ldr	r1, [pc, #48]	; (8001828 <__NVIC_SetPriority+0x4c>)
 80017f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017fa:	0112      	lsls	r2, r2, #4
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	440b      	add	r3, r1
 8001800:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001804:	e00a      	b.n	800181c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4908      	ldr	r1, [pc, #32]	; (800182c <__NVIC_SetPriority+0x50>)
 800180c:	88fb      	ldrh	r3, [r7, #6]
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	3b04      	subs	r3, #4
 8001814:	0112      	lsls	r2, r2, #4
 8001816:	b2d2      	uxtb	r2, r2
 8001818:	440b      	add	r3, r1
 800181a:	761a      	strb	r2, [r3, #24]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000e100 	.word	0xe000e100
 800182c:	e000ed00 	.word	0xe000ed00

08001830 <NVIC_EncodePriority>:
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	; 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f1c3 0307 	rsb	r3, r3, #7
 800184a:	2b04      	cmp	r3, #4
 800184c:	bf28      	it	cs
 800184e:	2304      	movcs	r3, #4
 8001850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3304      	adds	r3, #4
 8001856:	2b06      	cmp	r3, #6
 8001858:	d902      	bls.n	8001860 <NVIC_EncodePriority+0x30>
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3b03      	subs	r3, #3
 800185e:	e000      	b.n	8001862 <NVIC_EncodePriority+0x32>
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	f04f 32ff 	mov.w	r2, #4294967295
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	43da      	mvns	r2, r3
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	401a      	ands	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	43d9      	mvns	r1, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001888:	4313      	orrs	r3, r2
}
 800188a:	4618      	mov	r0, r3
 800188c:	3724      	adds	r7, #36	; 0x24
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ff4c 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
 80018b8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018ba:	f7ff ff63 	bl	8001784 <__NVIC_GetPriorityGrouping>
 80018be:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	6978      	ldr	r0, [r7, #20]
 80018c6:	f7ff ffb3 	bl	8001830 <NVIC_EncodePriority>
 80018ca:	4602      	mov	r2, r0
 80018cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018d0:	4611      	mov	r1, r2
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ff82 	bl	80017dc <__NVIC_SetPriority>
}
 80018d8:	bf00      	nop
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff ff56 	bl	80017a0 <__NVIC_EnableIRQ>
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001900:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <HAL_MPU_Disable+0x24>)
 8001906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001908:	4a05      	ldr	r2, [pc, #20]	; (8001920 <HAL_MPU_Disable+0x24>)
 800190a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800190e:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <HAL_MPU_Disable+0x28>)
 8001912:	2200      	movs	r2, #0
 8001914:	605a      	str	r2, [r3, #4]
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	e000ed00 	.word	0xe000ed00
 8001924:	e000ed90 	.word	0xe000ed90

08001928 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <HAL_MPU_Enable+0x34>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_MPU_Enable+0x38>)
 800193c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193e:	4a08      	ldr	r2, [pc, #32]	; (8001960 <HAL_MPU_Enable+0x38>)
 8001940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001944:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800194a:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000ed90 	.word	0xe000ed90
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	785a      	ldrb	r2, [r3, #1]
 8001970:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <HAL_MPU_ConfigRegion+0x84>)
 8001972:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d029      	beq.n	80019d0 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 800197c:	4a1a      	ldr	r2, [pc, #104]	; (80019e8 <HAL_MPU_ConfigRegion+0x84>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	7b1b      	ldrb	r3, [r3, #12]
 8001988:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	7adb      	ldrb	r3, [r3, #11]
 800198e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001990:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	7a9b      	ldrb	r3, [r3, #10]
 8001996:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001998:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7b5b      	ldrb	r3, [r3, #13]
 800199e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80019a0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7b9b      	ldrb	r3, [r3, #14]
 80019a6:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80019a8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7bdb      	ldrb	r3, [r3, #15]
 80019ae:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019b0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	7a5b      	ldrb	r3, [r3, #9]
 80019b6:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80019b8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	7a1b      	ldrb	r3, [r3, #8]
 80019be:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80019c0:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	7812      	ldrb	r2, [r2, #0]
 80019c6:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019c8:	4a07      	ldr	r2, [pc, #28]	; (80019e8 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80019ca:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019cc:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80019ce:	e005      	b.n	80019dc <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80019d0:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <HAL_MPU_ConfigRegion+0x84>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80019d6:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <HAL_MPU_ConfigRegion+0x84>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	e000ed90 	.word	0xe000ed90

080019ec <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 80019f0:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <HAL_GetCurrentCPUID+0x24>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	091b      	lsrs	r3, r3, #4
 80019f6:	f003 030f 	and.w	r3, r3, #15
 80019fa:	2b07      	cmp	r3, #7
 80019fc:	d101      	bne.n	8001a02 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e000      	b.n	8001a04 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8001a02:	2301      	movs	r3, #1
  }
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e0c6      	b.n	8001bb4 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d102      	bne.n	8001a34 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f007 ff12 	bl	8009858 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2223      	movs	r2, #35	; 0x23
 8001a38:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3a:	4b60      	ldr	r3, [pc, #384]	; (8001bbc <HAL_ETH_Init+0x1a8>)
 8001a3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a40:	4a5e      	ldr	r2, [pc, #376]	; (8001bbc <HAL_ETH_Init+0x1a8>)
 8001a42:	f043 0302 	orr.w	r3, r3, #2
 8001a46:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001a4a:	4b5c      	ldr	r3, [pc, #368]	; (8001bbc <HAL_ETH_Init+0x1a8>)
 8001a4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	7a1b      	ldrb	r3, [r3, #8]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d103      	bne.n	8001a68 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001a60:	2000      	movs	r0, #0
 8001a62:	f7ff fe57 	bl	8001714 <HAL_SYSCFG_ETHInterfaceSelect>
 8001a66:	e003      	b.n	8001a70 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001a68:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001a6c:	f7ff fe52 	bl	8001714 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f042 0201 	orr.w	r2, r2, #1
 8001a82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a88:	f7ff fe0a 	bl	80016a0 <HAL_GetTick>
 8001a8c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001a8e:	e00f      	b.n	8001ab0 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8001a90:	f7ff fe06 	bl	80016a0 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a9e:	d907      	bls.n	8001ab0 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2204      	movs	r2, #4
 8001aa4:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	22e0      	movs	r2, #224	; 0xe0
 8001aaa:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e081      	b.n	8001bb4 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1e6      	bne.n	8001a90 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f001 fa6e 	bl	8002fa4 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001ac8:	f003 f880 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8001acc:	4602      	mov	r2, r0
 8001ace:	4b3c      	ldr	r3, [pc, #240]	; (8001bc0 <HAL_ETH_Init+0x1ac>)
 8001ad0:	fba3 2302 	umull	r2, r3, r3, r2
 8001ad4:	0c9a      	lsrs	r2, r3, #18
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	3a01      	subs	r2, #1
 8001adc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f001 f9c1 	bl	8002e68 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001afc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001b00:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d007      	beq.n	8001b1e <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	22e0      	movs	r2, #224	; 0xe0
 8001b18:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e04a      	b.n	8001bb4 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	f241 1308 	movw	r3, #4360	; 0x1108
 8001b26:	4413      	add	r3, r2
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <HAL_ETH_Init+0x1b0>)
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6952      	ldr	r2, [r2, #20]
 8001b32:	0052      	lsls	r2, r2, #1
 8001b34:	6879      	ldr	r1, [r7, #4]
 8001b36:	6809      	ldr	r1, [r1, #0]
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	f241 1308 	movw	r3, #4360	; 0x1108
 8001b3e:	440b      	add	r3, r1
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f001 fa86 	bl	8003054 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f001 faca 	bl	80030e2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	3305      	adds	r3, #5
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	021a      	lsls	r2, r3, #8
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4619      	mov	r1, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	3303      	adds	r3, #3
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	061a      	lsls	r2, r3, #24
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	3302      	adds	r3, #2
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	041b      	lsls	r3, r3, #16
 8001b80:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	3301      	adds	r3, #1
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b8c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b9a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b9c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2210      	movs	r2, #16
 8001baa:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2210      	movs	r2, #16
 8001bb0:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	58024400 	.word	0x58024400
 8001bc0:	431bde83 	.word	0x431bde83
 8001bc4:	ffff8001 	.word	0xffff8001

08001bc8 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b087      	sub	sp, #28
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
 8001bd4:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	330a      	adds	r3, #10
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <HAL_ETH_DescAssignMemory+0x28>
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d904      	bls.n	8001bfa <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e021      	b.n	8001c3e <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00b      	beq.n	8001c30 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	371c      	adds	r7, #28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b087      	sub	sp, #28
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  uint32_t descindex = 0, counter;
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	330a      	adds	r3, #10
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	60fb      	str	r3, [r7, #12]

  if(heth->gState == HAL_ETH_STATE_READY)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c68:	2b10      	cmp	r3, #16
 8001c6a:	d17d      	bne.n	8001d68 <HAL_ETH_Start_IT+0x11e>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2223      	movs	r2, #35	; 0x23
 8001c70:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(counter= 0; counter < (uint32_t)ETH_RX_DESC_CNT; counter++)
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	e018      	b.n	8001caa <HAL_ETH_Start_IT+0x60>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	60da      	str	r2, [r3, #12]
      INCR_RX_DESC_INDEX(descindex, 1U);
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	3301      	adds	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2b03      	cmp	r3, #3
 8001c8e:	d902      	bls.n	8001c96 <HAL_ETH_Start_IT+0x4c>
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	3b04      	subs	r3, #4
 8001c94:	617b      	str	r3, [r7, #20]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	330a      	adds	r3, #10
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	60fb      	str	r3, [r7, #12]
    for(counter= 0; counter < (uint32_t)ETH_RX_DESC_CNT; counter++)
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	613b      	str	r3, [r7, #16]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2b03      	cmp	r3, #3
 8001cae:	d9e3      	bls.n	8001c78 <HAL_ETH_Start_IT+0x2e>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f042 0202 	orr.w	r2, r2, #2
 8001cc4:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f042 0201 	orr.w	r2, r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	f241 1304 	movw	r3, #4356	; 0x1104
 8001cf2:	4413      	add	r3, r2
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6811      	ldr	r1, [r2, #0]
 8001cfa:	f043 0201 	orr.w	r2, r3, #1
 8001cfe:	f241 1304 	movw	r3, #4356	; 0x1104
 8001d02:	440b      	add	r3, r1
 8001d04:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	f241 1308 	movw	r3, #4360	; 0x1108
 8001d0e:	4413      	add	r3, r2
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6811      	ldr	r1, [r2, #0]
 8001d16:	f043 0201 	orr.w	r2, r3, #1
 8001d1a:	f241 1308 	movw	r3, #4360	; 0x1108
 8001d1e:	440b      	add	r3, r1
 8001d20:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8001d34:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001d38:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2210      	movs	r2, #16
 8001d3e:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2222      	movs	r2, #34	; 0x22
 8001d44:	659a      	str	r2, [r3, #88]	; 0x58
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	f241 1334 	movw	r3, #4404	; 0x1134
 8001d4e:	4413      	add	r3, r2
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	6811      	ldr	r1, [r2, #0]
 8001d56:	f24d 0241 	movw	r2, #53313	; 0xd041
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	f241 1334 	movw	r3, #4404	; 0x1134
 8001d60:	440b      	add	r3, r1
 8001d62:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    return HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	e000      	b.n	8001d6a <HAL_ETH_Start_IT+0x120>
  }
  else
  {
    return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
  }
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	371c      	adds	r7, #28
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b086      	sub	sp, #24
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	60f8      	str	r0, [r7, #12]
 8001d7e:	60b9      	str	r1, [r7, #8]
 8001d80:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d107      	bne.n	8001d98 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d8c:	f043 0201 	orr.w	r2, r3, #1
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e076      	b.n	8001e86 <HAL_ETH_Transmit+0x110>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d171      	bne.n	8001e84 <HAL_ETH_Transmit+0x10e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8001da0:	2200      	movs	r2, #0
 8001da2:	68b9      	ldr	r1, [r7, #8]
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f001 f9f9 	bl	800319c <ETH_Prepare_Tx_Descriptors>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d007      	beq.n	8001dc0 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db4:	f043 0202 	orr.w	r2, r3, #2
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e062      	b.n	8001e86 <HAL_ETH_Transmit+0x110>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	3206      	adds	r2, #6
 8001dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dcc:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd2:	1c5a      	adds	r2, r3, #1
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ddc:	2b03      	cmp	r3, #3
 8001dde:	d904      	bls.n	8001dea <HAL_ETH_Transmit+0x74>
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de4:	1f1a      	subs	r2, r3, #4
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	3106      	adds	r1, #6
 8001df6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001dfa:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8001dfe:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8001e00:	f7ff fc4e 	bl	80016a0 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8001e06:	e034      	b.n	8001e72 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d011      	beq.n	8001e3e <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e1e:	f043 0208 	orr.w	r2, r3, #8
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	22e0      	movs	r2, #224	; 0xe0
 8001e38:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e023      	b.n	8001e86 <HAL_ETH_Transmit+0x110>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e44:	d015      	beq.n	8001e72 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8001e46:	f7ff fc2b 	bl	80016a0 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d302      	bcc.n	8001e5c <HAL_ETH_Transmit+0xe6>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d10a      	bne.n	8001e72 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e60:	f043 0204 	orr.w	r2, r3, #4
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_READY;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2210      	movs	r2, #16
 8001e6c:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e009      	b.n	8001e86 <HAL_ETH_Transmit+0x110>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	dbc6      	blt.n	8001e08 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Set ETH HAL State to Ready */
    heth->gState = HAL_ETH_STATE_READY;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2210      	movs	r2, #16
 8001e7e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8001e80:	2300      	movs	r3, #0
 8001e82:	e000      	b.n	8001e86 <HAL_ETH_Transmit+0x110>
  }
  else
  {
    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
  }
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b089      	sub	sp, #36	; 0x24
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	332c      	adds	r3, #44	; 0x2c
 8001e9a:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	69fa      	ldr	r2, [r7, #28]
 8001ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eaa:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d06b      	beq.n	8001f98 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e0bc      	b.n	800203e <HAL_ETH_IsRxDataAvailable+0x1b0>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d036      	beq.n	8001f44 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d101      	bne.n	8001ee6 <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	61fb      	str	r3, [r7, #28]
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	2b03      	cmp	r3, #3
 8001ef0:	d902      	bls.n	8001ef8 <HAL_ETH_IsRxDataAvailable+0x6a>
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	3b04      	subs	r3, #4
 8001ef6:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	69fa      	ldr	r2, [r7, #28]
 8001efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f00:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	db11      	blt.n	8001f2e <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	61fb      	str	r3, [r7, #28]
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	2b03      	cmp	r3, #3
 8001f26:	d902      	bls.n	8001f2e <HAL_ETH_IsRxDataAvailable+0xa0>
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	3b04      	subs	r3, #4
 8001f2c:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e07c      	b.n	800203e <HAL_ETH_IsRxDataAvailable+0x1b0>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d012      	beq.n	8001f76 <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 8001f54:	2301      	movs	r3, #1
 8001f56:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	61fb      	str	r3, [r7, #28]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	2b03      	cmp	r3, #3
 8001f62:	d902      	bls.n	8001f6a <HAL_ETH_IsRxDataAvailable+0xdc>
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	3b04      	subs	r3, #4
 8001f68:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	e010      	b.n	8001f98 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	61fb      	str	r3, [r7, #28]
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d902      	bls.n	8001f8e <HAL_ETH_IsRxDataAvailable+0x100>
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	3b04      	subs	r3, #4
 8001f8c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	69fa      	ldr	r2, [r7, #28]
 8001f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f96:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	db02      	blt.n	8001fa6 <HAL_ETH_IsRxDataAvailable+0x118>
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d98e      	bls.n	8001ec4 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d044      	beq.n	8002036 <HAL_ETH_IsRxDataAvailable+0x1a8>
  {
    descidx = firstappdescidx;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	69fa      	ldr	r2, [r7, #28]
 8001fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb8:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e036      	b.n	800202e <HAL_ETH_IsRxDataAvailable+0x1a0>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	691a      	ldr	r2, [r3, #16]
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fce:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d009      	beq.n	8001fec <HAL_ETH_IsRxDataAvailable+0x15e>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	6a1b      	ldr	r3, [r3, #32]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <HAL_ETH_IsRxDataAvailable+0x17e>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	60da      	str	r2, [r3, #12]
      }

      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	3301      	adds	r3, #1
 8002010:	61fb      	str	r3, [r7, #28]
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	2b03      	cmp	r3, #3
 8002016:	d902      	bls.n	800201e <HAL_ETH_IsRxDataAvailable+0x190>
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	3b04      	subs	r3, #4
 800201c:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	69fa      	ldr	r2, [r7, #28]
 8002022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002026:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	3301      	adds	r3, #1
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	429a      	cmp	r2, r3
 8002034:	d3c4      	bcc.n	8001fc0 <HAL_ETH_IsRxDataAvailable+0x132>
    }
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]

  return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	; 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b08a      	sub	sp, #40	; 0x28
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	332c      	adds	r3, #44	; 0x2c
 8002058:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800206c:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d104      	bne.n	8002082 <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e07d      	b.n	800217e <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10f      	bne.n	80020aa <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff feff 	bl	8001e8e <HAL_ETH_IsRxDataAvailable>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e071      	b.n	800217e <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 80020aa:	2300      	movs	r3, #0
 80020ac:	623b      	str	r3, [r7, #32]
 80020ae:	e031      	b.n	8002114 <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	461a      	mov	r2, r3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	695a      	ldr	r2, [r3, #20]
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d00b      	beq.n	80020e2 <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	461a      	mov	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	695a      	ldr	r2, [r3, #20]
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80020ea:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	3301      	adds	r3, #1
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
 80020f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d902      	bls.n	80020fe <HAL_ETH_GetRxDataBuffer+0xb4>
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	3b04      	subs	r3, #4
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002106:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 800210e:	6a3b      	ldr	r3, [r7, #32]
 8002110:	3301      	adds	r3, #1
 8002112:	623b      	str	r3, [r7, #32]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	3b01      	subs	r3, #1
 800211a:	6a3a      	ldr	r2, [r7, #32]
 800211c:	429a      	cmp	r2, r3
 800211e:	d3c7      	bcc.n	80020b0 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	461a      	mov	r2, r3
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	695b      	ldr	r3, [r3, #20]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	429a      	cmp	r2, r3
 8002140:	d803      	bhi.n	800214a <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	e018      	b.n	800217c <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	695b      	ldr	r3, [r3, #20]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d012      	beq.n	8002178 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695a      	ldr	r2, [r3, #20]
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = (struct __ETH_BufferTypeDef *)rxbuff->next;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	461a      	mov	r2, r3
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	1ad2      	subs	r2, r2, r3
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	e001      	b.n	800217c <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e000      	b.n	800217e <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3728      	adds	r7, #40	; 0x28
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b086      	sub	sp, #24
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	332c      	adds	r3, #44	; 0x2c
 8002194:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d107      	bne.n	80021b4 <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff fe72 	bl	8001e8e <HAL_ETH_IsRxDataAvailable>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e017      	b.n	80021e4 <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	699a      	ldr	r2, [r3, #24]
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	4413      	add	r3, r2
 80021bc:	3b01      	subs	r3, #1
 80021be:	617b      	str	r3, [r7, #20]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2b03      	cmp	r3, #3
 80021c4:	d902      	bls.n	80021cc <HAL_ETH_GetRxDataLength+0x46>
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3b04      	subs	r3, #4
 80021ca:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d4:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b089      	sub	sp, #36	; 0x24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	332c      	adds	r3, #44	; 0x2c
 80021f8:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	69fa      	ldr	r2, [r7, #28]
 8002204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002208:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e055      	b.n	80022c8 <HAL_ETH_BuildRxDescriptors+0xdc>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	69db      	ldr	r3, [r3, #28]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d002      	beq.n	800222a <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	3301      	adds	r3, #1
 8002228:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	e03c      	b.n	80022aa <HAL_ETH_BuildRxDescriptors+0xbe>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800223e:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d009      	beq.n	800225c <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	695a      	ldr	r2, [r3, #20]
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (dmarxdesclist->AppDescNbr - 1U))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	3b01      	subs	r3, #1
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d20d      	bcs.n	80022a4 <HAL_ETH_BuildRxDescriptors+0xb8>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	3301      	adds	r3, #1
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	2b03      	cmp	r3, #3
 8002292:	d902      	bls.n	800229a <HAL_ETH_BuildRxDescriptors+0xae>
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	3b04      	subs	r3, #4
 8002298:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	69fa      	ldr	r2, [r7, #28]
 800229e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a2:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	3301      	adds	r3, #1
 80022a8:	613b      	str	r3, [r7, #16]
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d3be      	bcc.n	8002230 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6819      	ldr	r1, [r3, #0]
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	f241 1328 	movw	r3, #4392	; 0x1128
 80022bc:	440b      	add	r3, r1
 80022be:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3724      	adds	r7, #36	; 0x24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ea:	2b40      	cmp	r3, #64	; 0x40
 80022ec:	d113      	bne.n	8002316 <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	f241 1334 	movw	r3, #4404	; 0x1134
 80022f6:	4413      	add	r3, r2
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022fe:	2b40      	cmp	r3, #64	; 0x40
 8002300:	d109      	bne.n	8002316 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f007 fb7e 	bl	8009a04 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002310:	f248 0240 	movw	r2, #32832	; 0x8040
 8002314:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b01      	cmp	r3, #1
 8002326:	d113      	bne.n	8002350 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	f241 1334 	movw	r3, #4404	; 0x1134
 8002330:	4413      	add	r3, r2
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	2b01      	cmp	r3, #1
 800233a:	d109      	bne.n	8002350 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f8c7 	bl	80024d0 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800234a:	f248 0201 	movw	r2, #32769	; 0x8001
 800234e:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800235e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002362:	d149      	bne.n	80023f8 <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	f241 1334 	movw	r3, #4404	; 0x1134
 800236c:	4413      	add	r3, r2
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002374:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002378:	d13e      	bne.n	80023f8 <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800237e:	f043 0208 	orr.w	r2, r3, #8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002398:	d11b      	bne.n	80023d2 <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	f241 1302 	movw	r3, #4354	; 0x1102
 80023a8:	4013      	ands	r3, r2
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	f241 1334 	movw	r3, #4404	; 0x1134
 80023b6:	4413      	add	r3, r2
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6811      	ldr	r1, [r2, #0]
 80023be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023c2:	f241 1334 	movw	r3, #4404	; 0x1134
 80023c6:	440b      	add	r3, r1
 80023c8:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	22e0      	movs	r2, #224	; 0xe0
 80023ce:	655a      	str	r2, [r3, #84]	; 0x54
 80023d0:	e00f      	b.n	80023f2 <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80023ec:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 80023f0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f876 	bl	80024e4 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002400:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8002404:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002408:	d10e      	bne.n	8002428 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	22e0      	movs	r2, #224	; 0xe0
 800241a:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f86b 	bl	80024f8 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002430:	f003 0310 	and.w	r3, r3, #16
 8002434:	2b10      	cmp	r3, #16
 8002436:	d10d      	bne.n	8002454 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002440:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 f85f 	bl	800250c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800245c:	f003 0320 	and.w	r3, r3, #32
 8002460:	2b20      	cmp	r3, #32
 8002462:	d10d      	bne.n	8002480 <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800246c:	f003 020f 	and.w	r2, r3, #15
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 f853 	bl	8002520 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	66da      	str	r2, [r3, #108]	; 0x6c
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8002480:	f7ff fab4 	bl	80019ec <HAL_GetCurrentCPUID>
 8002484:	4603      	mov	r3, r0
 8002486:	2b03      	cmp	r3, #3
 8002488:	d10d      	bne.n	80024a6 <HAL_ETH_IRQHandler+0x1d2>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 800248a:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <HAL_ETH_IRQHandler+0x1f4>)
 800248c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d014      	beq.n	80024c0 <HAL_ETH_IRQHandler+0x1ec>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002496:	4b0c      	ldr	r3, [pc, #48]	; (80024c8 <HAL_ETH_IRQHandler+0x1f4>)
 8002498:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800249c:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f848 	bl	8002534 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 80024a4:	e00c      	b.n	80024c0 <HAL_ETH_IRQHandler+0x1ec>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 80024a6:	4b09      	ldr	r3, [pc, #36]	; (80024cc <HAL_ETH_IRQHandler+0x1f8>)
 80024a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d006      	beq.n	80024c0 <HAL_ETH_IRQHandler+0x1ec>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <HAL_ETH_IRQHandler+0x1f8>)
 80024b4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80024b8:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f83a 	bl	8002534 <HAL_ETH_WakeUpCallback>
}
 80024c0:	bf00      	nop
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	58000080 	.word	0x58000080
 80024cc:	580000c0 	.word	0x580000c0

080024d0 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e03e      	b.n	80025e8 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002572:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	055b      	lsls	r3, r3, #21
 800257e:	4313      	orrs	r3, r2
 8002580:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	041b      	lsls	r3, r3, #16
 800258c:	4313      	orrs	r3, r2
 800258e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	f043 030c 	orr.w	r3, r3, #12
 8002596:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f043 0301 	orr.w	r3, r3, #1
 800259e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 80025aa:	f7ff f879 	bl	80016a0 <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80025b0:	e009      	b.n	80025c6 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 80025b2:	f7ff f875 	bl	80016a0 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025c0:	d901      	bls.n	80025c6 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e010      	b.n	80025e8 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1ed      	bne.n	80025b2 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80025de:	b29b      	uxth	r3, r3
 80025e0:	461a      	mov	r2, r3
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e03c      	b.n	800268c <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800261a:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	055b      	lsls	r3, r3, #21
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	041b      	lsls	r3, r3, #16
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	f023 030c 	bic.w	r3, r3, #12
 800263e:	f043 0304 	orr.w	r3, r3, #4
 8002642:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	b29a      	uxth	r2, r3
 8002650:	4b10      	ldr	r3, [pc, #64]	; (8002694 <HAL_ETH_WritePHYRegister+0xa4>)
 8002652:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8002656:	4a0f      	ldr	r2, [pc, #60]	; (8002694 <HAL_ETH_WritePHYRegister+0xa4>)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 800265e:	f7ff f81f 	bl	80016a0 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002664:	e009      	b.n	800267a <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8002666:	f7ff f81b 	bl	80016a0 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002674:	d901      	bls.n	800267a <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e008      	b.n	800268c <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1ed      	bne.n	8002666 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40028000 	.word	0x40028000

08002698 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e1c3      	b.n	8002a34 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 020c 	and.w	r2, r3, #12
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0310 	and.w	r3, r3, #16
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf14      	ite	ne
 80026c8:	2301      	movne	r3, #1
 80026ca:	2300      	moveq	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	461a      	mov	r2, r3
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	bf0c      	ite	eq
 80026f2:	2301      	moveq	r3, #1
 80026f4:	2300      	movne	r3, #0
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	461a      	mov	r2, r3
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800270a:	2b00      	cmp	r3, #0
 800270c:	bf14      	ite	ne
 800270e:	2301      	movne	r3, #1
 8002710:	2300      	moveq	r3, #0
 8002712:	b2db      	uxtb	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002724:	2b00      	cmp	r3, #0
 8002726:	bf0c      	ite	eq
 8002728:	2301      	moveq	r3, #1
 800272a:	2300      	movne	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	461a      	mov	r2, r3
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800273e:	2b00      	cmp	r3, #0
 8002740:	bf14      	ite	ne
 8002742:	2301      	movne	r3, #1
 8002744:	2300      	moveq	r3, #0
 8002746:	b2db      	uxtb	r3, r3
 8002748:	461a      	mov	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	461a      	mov	r2, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	461a      	mov	r2, r3
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	bf0c      	ite	eq
 80027ac:	2301      	moveq	r3, #1
 80027ae:	2300      	movne	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	461a      	mov	r2, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	bf0c      	ite	eq
 80027c6:	2301      	moveq	r3, #1
 80027c8:	2300      	movne	r3, #0
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	461a      	mov	r2, r3
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	bf14      	ite	ne
 80027e0:	2301      	movne	r3, #1
 80027e2:	2300      	moveq	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	461a      	mov	r2, r3
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bf14      	ite	ne
 80027fa:	2301      	movne	r3, #1
 80027fc:	2300      	moveq	r3, #0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	461a      	mov	r2, r3
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	461a      	mov	r2, r3
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800282a:	2b00      	cmp	r3, #0
 800282c:	bf14      	ite	ne
 800282e:	2301      	movne	r3, #1
 8002830:	2300      	moveq	r3, #0
 8002832:	b2db      	uxtb	r3, r3
 8002834:	461a      	mov	r2, r3
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	bf14      	ite	ne
 8002856:	2301      	movne	r3, #1
 8002858:	2300      	moveq	r3, #0
 800285a:	b2db      	uxtb	r3, r3
 800285c:	461a      	mov	r2, r3
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf0c      	ite	eq
 800288c:	2301      	moveq	r3, #1
 800288e:	2300      	movne	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	461a      	mov	r2, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	bf14      	ite	ne
 80028a8:	2301      	movne	r3, #1
 80028aa:	2300      	moveq	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	461a      	mov	r2, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bf14      	ite	ne
 80028c4:	2301      	movne	r3, #1
 80028c6:	2300      	moveq	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	461a      	mov	r2, r3
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	bf14      	ite	ne
 80028e0:	2301      	movne	r3, #1
 80028e2:	2300      	moveq	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	461a      	mov	r2, r3
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	0e5b      	lsrs	r3, r3, #25
 80028f6:	f003 021f 	and.w	r2, r3, #31
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	461a      	mov	r2, r3
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f003 020f 	and.w	r2, r3, #15
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	bf14      	ite	ne
 8002936:	2301      	movne	r3, #1
 8002938:	2300      	moveq	r3, #0
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800294a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294e:	2b00      	cmp	r3, #0
 8002950:	bf0c      	ite	eq
 8002952:	2301      	moveq	r3, #1
 8002954:	2300      	movne	r3, #0
 8002956:	b2db      	uxtb	r3, r3
 8002958:	461a      	mov	r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002966:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002974:	0c1b      	lsrs	r3, r3, #16
 8002976:	b29a      	uxth	r2, r3
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b00      	cmp	r3, #0
 800298a:	bf14      	ite	ne
 800298c:	2301      	movne	r3, #1
 800298e:	2300      	moveq	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	461a      	mov	r2, r3
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	bf14      	ite	ne
 80029aa:	2301      	movne	r3, #1
 80029ac:	2300      	moveq	r3, #0
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	461a      	mov	r2, r3
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80029c0:	f003 0272 	and.w	r2, r3, #114	; 0x72
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80029d0:	f003 0223 	and.w	r2, r3, #35	; 0x23
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	bf14      	ite	ne
 80029e8:	2301      	movne	r3, #1
 80029ea:	2300      	moveq	r3, #0
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	461a      	mov	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	bf14      	ite	ne
 8002a06:	2301      	movne	r3, #1
 8002a08:	2300      	moveq	r3, #0
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e00a      	b.n	8002a6a <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	d105      	bne.n	8002a68 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8002a5c:	6839      	ldr	r1, [r7, #0]
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f860 	bl	8002b24 <ETH_SetMACConfig>

    return HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e000      	b.n	8002a6a <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a84:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a8c:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002a8e:	f002 f89d 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8002a92:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	4a1e      	ldr	r2, [pc, #120]	; (8002b10 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d908      	bls.n	8002aae <HAL_ETH_SetMDIOClockRange+0x3a>
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	4a1d      	ldr	r2, [pc, #116]	; (8002b14 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d804      	bhi.n	8002aae <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	e027      	b.n	8002afe <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	4a18      	ldr	r2, [pc, #96]	; (8002b14 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d908      	bls.n	8002ac8 <HAL_ETH_SetMDIOClockRange+0x54>
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	4a17      	ldr	r2, [pc, #92]	; (8002b18 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d804      	bhi.n	8002ac8 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	e01a      	b.n	8002afe <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4a13      	ldr	r2, [pc, #76]	; (8002b18 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d903      	bls.n	8002ad8 <HAL_ETH_SetMDIOClockRange+0x64>
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	4a12      	ldr	r2, [pc, #72]	; (8002b1c <HAL_ETH_SetMDIOClockRange+0xa8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d911      	bls.n	8002afc <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	4a10      	ldr	r2, [pc, #64]	; (8002b1c <HAL_ETH_SetMDIOClockRange+0xa8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d908      	bls.n	8002af2 <HAL_ETH_SetMDIOClockRange+0x7e>
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	4a0f      	ldr	r2, [pc, #60]	; (8002b20 <HAL_ETH_SetMDIOClockRange+0xac>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d804      	bhi.n	8002af2 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	e005      	b.n	8002afe <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	e000      	b.n	8002afe <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8002afc:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8002b08:	bf00      	nop
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	01312cff 	.word	0x01312cff
 8002b14:	02160ebf 	.word	0x02160ebf
 8002b18:	039386ff 	.word	0x039386ff
 8002b1c:	05f5e0ff 	.word	0x05f5e0ff
 8002b20:	08f0d17f 	.word	0x08f0d17f

08002b24 <ETH_SetMACConfig>:
/**
  * @}
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8002b36:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	791b      	ldrb	r3, [r3, #4]
 8002b3c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8002b3e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	7b1b      	ldrb	r3, [r3, #12]
 8002b44:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002b46:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	7b5b      	ldrb	r3, [r3, #13]
 8002b4c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002b4e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	7b9b      	ldrb	r3, [r3, #14]
 8002b54:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002b56:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	7bdb      	ldrb	r3, [r3, #15]
 8002b5c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002b5e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	7c12      	ldrb	r2, [r2, #16]
 8002b64:	2a00      	cmp	r2, #0
 8002b66:	d102      	bne.n	8002b6e <ETH_SetMACConfig+0x4a>
 8002b68:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002b6c:	e000      	b.n	8002b70 <ETH_SetMACConfig+0x4c>
 8002b6e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002b70:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	7c52      	ldrb	r2, [r2, #17]
 8002b76:	2a00      	cmp	r2, #0
 8002b78:	d102      	bne.n	8002b80 <ETH_SetMACConfig+0x5c>
 8002b7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b7e:	e000      	b.n	8002b82 <ETH_SetMACConfig+0x5e>
 8002b80:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002b82:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	7c9b      	ldrb	r3, [r3, #18]
 8002b88:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002b8a:	431a      	orrs	r2, r3
                                macconf->Speed |
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002b90:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8002b96:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	7f1b      	ldrb	r3, [r3, #28]
 8002b9c:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8002b9e:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	7f5b      	ldrb	r3, [r3, #29]
 8002ba4:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002ba6:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	7f92      	ldrb	r2, [r2, #30]
 8002bac:	2a00      	cmp	r2, #0
 8002bae:	d102      	bne.n	8002bb6 <ETH_SetMACConfig+0x92>
 8002bb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bb4:	e000      	b.n	8002bb8 <ETH_SetMACConfig+0x94>
 8002bb6:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002bb8:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	7fdb      	ldrb	r3, [r3, #31]
 8002bbe:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002bc0:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002bc8:	2a00      	cmp	r2, #0
 8002bca:	d102      	bne.n	8002bd2 <ETH_SetMACConfig+0xae>
 8002bcc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bd0:	e000      	b.n	8002bd4 <ETH_SetMACConfig+0xb0>
 8002bd2:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002bd4:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002bda:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002be2:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8002be4:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8002bea:	4313      	orrs	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	4b56      	ldr	r3, [pc, #344]	; (8002d50 <ETH_SetMACConfig+0x22c>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6812      	ldr	r2, [r2, #0]
 8002bfc:	68f9      	ldr	r1, [r7, #12]
 8002bfe:	430b      	orrs	r3, r1
 8002c00:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c06:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c0e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002c10:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c18:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002c1a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002c22:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002c24:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8002c2c:	2a00      	cmp	r2, #0
 8002c2e:	d102      	bne.n	8002c36 <ETH_SetMACConfig+0x112>
 8002c30:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c34:	e000      	b.n	8002c38 <ETH_SetMACConfig+0x114>
 8002c36:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002c38:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	4b42      	ldr	r3, [pc, #264]	; (8002d54 <ETH_SetMACConfig+0x230>)
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	68f9      	ldr	r1, [r7, #12]
 8002c52:	430b      	orrs	r3, r1
 8002c54:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c5c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002c62:	4313      	orrs	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	4b3a      	ldr	r3, [pc, #232]	; (8002d58 <ETH_SetMACConfig+0x234>)
 8002c6e:	4013      	ands	r3, r2
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	68f9      	ldr	r1, [r7, #12]
 8002c76:	430b      	orrs	r3, r1
 8002c78:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002c80:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002c86:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002c8e:	2a00      	cmp	r2, #0
 8002c90:	d101      	bne.n	8002c96 <ETH_SetMACConfig+0x172>
 8002c92:	2280      	movs	r2, #128	; 0x80
 8002c94:	e000      	b.n	8002c98 <ETH_SetMACConfig+0x174>
 8002c96:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002c98:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c9e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002caa:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8002cae:	4013      	ands	r3, r2
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	68f9      	ldr	r1, [r7, #12]
 8002cb6:	430b      	orrs	r3, r1
 8002cb8:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8002cc0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002cc8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd6:	f023 0103 	bic.w	r1, r3, #3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8002cee:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8002d0a:	2a00      	cmp	r2, #0
 8002d0c:	d101      	bne.n	8002d12 <ETH_SetMACConfig+0x1ee>
 8002d0e:	2240      	movs	r2, #64	; 0x40
 8002d10:	e000      	b.n	8002d14 <ETH_SetMACConfig+0x1f0>
 8002d12:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8002d14:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8002d1c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002d1e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8002d26:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002d34:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	00048083 	.word	0x00048083
 8002d54:	c0f88000 	.word	0xc0f88000
 8002d58:	fffffef0 	.word	0xfffffef0

08002d5c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	4b38      	ldr	r3, [pc, #224]	; (8002e54 <ETH_SetDMAConfig+0xf8>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	6879      	ldr	r1, [r7, #4]
 8002d7a:	6809      	ldr	r1, [r1, #0]
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8002d82:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	791b      	ldrb	r3, [r3, #4]
 8002d88:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002d8e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	7b1b      	ldrb	r3, [r3, #12]
 8002d94:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002d96:	4313      	orrs	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	f241 0304 	movw	r3, #4100	; 0x1004
 8002da2:	4413      	add	r3, r2
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	4b2c      	ldr	r3, [pc, #176]	; (8002e58 <ETH_SetDMAConfig+0xfc>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	6811      	ldr	r1, [r2, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	431a      	orrs	r2, r3
 8002db2:	f241 0304 	movw	r3, #4100	; 0x1004
 8002db6:	440b      	add	r3, r1
 8002db8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	7b5b      	ldrb	r3, [r3, #13]
 8002dbe:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	4b22      	ldr	r3, [pc, #136]	; (8002e5c <ETH_SetDMAConfig+0x100>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6811      	ldr	r1, [r2, #0]
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8002de2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	7d1b      	ldrb	r3, [r3, #20]
 8002dec:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8002dee:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	7f5b      	ldrb	r3, [r3, #29]
 8002df4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002df6:	4313      	orrs	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	f241 1304 	movw	r3, #4356	; 0x1104
 8002e02:	4413      	add	r3, r2
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4b16      	ldr	r3, [pc, #88]	; (8002e60 <ETH_SetDMAConfig+0x104>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6811      	ldr	r1, [r2, #0]
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	431a      	orrs	r2, r3
 8002e12:	f241 1304 	movw	r3, #4356	; 0x1104
 8002e16:	440b      	add	r3, r1
 8002e18:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	7f1b      	ldrb	r3, [r3, #28]
 8002e1e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002e24:	4313      	orrs	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	f241 1308 	movw	r3, #4360	; 0x1108
 8002e30:	4413      	add	r3, r2
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <ETH_SetDMAConfig+0x108>)
 8002e36:	4013      	ands	r3, r2
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	6811      	ldr	r1, [r2, #0]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	f241 1308 	movw	r3, #4360	; 0x1108
 8002e44:	440b      	add	r3, r1
 8002e46:	601a      	str	r2, [r3, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	ffff87fd 	.word	0xffff87fd
 8002e58:	ffff2ffe 	.word	0xffff2ffe
 8002e5c:	fffec000 	.word	0xfffec000
 8002e60:	ffc0efef 	.word	0xffc0efef
 8002e64:	7fc0ffff 	.word	0x7fc0ffff

08002e68 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b0a4      	sub	sp, #144	; 0x90
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002e70:	2301      	movs	r3, #1
 8002e72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002e76:	2300      	movs	r3, #0
 8002e78:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002e92:	2301      	movs	r3, #1
 8002e94:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002ea4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ea8:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8002ec0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8002ec4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8002edc:	2300      	movs	r3, #0
 8002ede:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8002eea:	2300      	movs	r3, #0
 8002eec:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8002efa:	2301      	movs	r3, #1
 8002efc:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8002f00:	2320      	movs	r3, #32
 8002f02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8002f06:	2301      	movs	r3, #1
 8002f08:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8002f12:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8002f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002f18:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f1c:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8002f24:	2302      	movs	r3, #2
 8002f26:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002f36:	2300      	movs	r3, #0
 8002f38:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8002f42:	2300      	movs	r3, #0
 8002f44:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002f46:	2301      	movs	r3, #1
 8002f48:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002f4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f50:	4619      	mov	r1, r3
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff fde6 	bl	8002b24 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002f64:	2300      	movs	r3, #0
 8002f66:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002f72:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f76:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002f7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f80:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8002f88:	f44f 7306 	mov.w	r3, #536	; 0x218
 8002f8c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002f8e:	f107 0308 	add.w	r3, r7, #8
 8002f92:	4619      	mov	r1, r3
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f7ff fee1 	bl	8002d5c <ETH_SetDMAConfig>
}
 8002f9a:	bf00      	nop
 8002f9c:	3790      	adds	r7, #144	; 0x90
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002fb4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002fbe:	f001 fe05 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8002fc2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	4a1e      	ldr	r2, [pc, #120]	; (8003040 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d908      	bls.n	8002fde <ETH_MAC_MDIO_ClkConfig+0x3a>
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	4a1d      	ldr	r2, [pc, #116]	; (8003044 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d804      	bhi.n	8002fde <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	e027      	b.n	800302e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	4a18      	ldr	r2, [pc, #96]	; (8003044 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d908      	bls.n	8002ff8 <ETH_MAC_MDIO_ClkConfig+0x54>
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	4a17      	ldr	r2, [pc, #92]	; (8003048 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d804      	bhi.n	8002ff8 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	e01a      	b.n	800302e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	4a13      	ldr	r2, [pc, #76]	; (8003048 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d903      	bls.n	8003008 <ETH_MAC_MDIO_ClkConfig+0x64>
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4a12      	ldr	r2, [pc, #72]	; (800304c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d911      	bls.n	800302c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4a10      	ldr	r2, [pc, #64]	; (800304c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d908      	bls.n	8003022 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	4a0f      	ldr	r2, [pc, #60]	; (8003050 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d804      	bhi.n	8003022 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	e005      	b.n	800302e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	e000      	b.n	800302e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800302c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003038:	bf00      	nop
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	01312cff 	.word	0x01312cff
 8003044:	02160ebf 	.word	0x02160ebf
 8003048:	039386ff 	.word	0x039386ff
 800304c:	05f5e0ff 	.word	0x05f5e0ff
 8003050:	08f0d17f 	.word	0x08f0d17f

08003054 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800305c:	2300      	movs	r3, #0
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	e01d      	b.n	800309e <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68d9      	ldr	r1, [r3, #12]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4613      	mov	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	4413      	add	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	440b      	add	r3, r1
 8003072:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2200      	movs	r2, #0
 800307e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2200      	movs	r2, #0
 8003084:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2200      	movs	r2, #0
 800308a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	3206      	adds	r2, #6
 8003094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3301      	adds	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2b03      	cmp	r3, #3
 80030a2:	d9de      	bls.n	8003062 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	f241 132c 	movw	r3, #4396	; 0x112c
 80030b2:	4413      	add	r3, r2
 80030b4:	2203      	movs	r2, #3
 80030b6:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68d9      	ldr	r1, [r3, #12]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	f241 1314 	movw	r3, #4372	; 0x1114
 80030c4:	4413      	add	r3, r2
 80030c6:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80030d4:	601a      	str	r2, [r3, #0]
}
 80030d6:	bf00      	nop
 80030d8:	3714      	adds	r7, #20
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b085      	sub	sp, #20
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	e024      	b.n	800313a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6919      	ldr	r1, [r3, #16]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4613      	mov	r3, r2
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	4413      	add	r3, r2
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	440b      	add	r3, r1
 8003100:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2200      	movs	r2, #0
 800310c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2200      	movs	r2, #0
 8003124:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	330a      	adds	r3, #10
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	3301      	adds	r3, #1
 8003138:	60fb      	str	r3, [r7, #12]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2b03      	cmp	r3, #3
 800313e:	d9d7      	bls.n	80030f0 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	f241 1330 	movw	r3, #4400	; 0x1130
 8003166:	4413      	add	r3, r2
 8003168:	2203      	movs	r2, #3
 800316a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6919      	ldr	r1, [r3, #16]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	f241 131c 	movw	r3, #4380	; 0x111c
 8003178:	4413      	add	r3, r2
 800317a:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (((uint32_t)(ETH_RX_DESC_CNT - 1))*sizeof(ETH_DMADescTypeDef)))));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	f503 61d8 	add.w	r1, r3, #1728	; 0x6c0
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	f241 1328 	movw	r3, #4392	; 0x1128
 800318c:	4413      	add	r3, r2
 800318e:	6019      	str	r1, [r3, #0]
}
 8003190:	bf00      	nop
 8003192:	3714      	adds	r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 800319c:	b480      	push	{r7}
 800319e:	b08d      	sub	sp, #52	; 0x34
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	3318      	adds	r3, #24
 80031ac:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 80031ba:	2300      	movs	r3, #0
 80031bc:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c6:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031da:	d101      	bne.n	80031e0 <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 80031dc:	2302      	movs	r3, #2
 80031de:	e223      	b.n	8003628 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d044      	beq.n	8003276 <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80031ec:	6a3b      	ldr	r3, [r7, #32]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	4b72      	ldr	r3, [pc, #456]	; (80033bc <ETH_Prepare_Tx_Descriptors+0x220>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031f8:	431a      	orrs	r2, r3
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003218:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	2b00      	cmp	r3, #0
 8003224:	d027      	beq.n	8003276 <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	b29a      	uxth	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003230:	041b      	lsls	r3, r3, #16
 8003232:	431a      	orrs	r2, r3
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8003244:	6a3b      	ldr	r3, [r7, #32]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003250:	431a      	orrs	r2, r3
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003264:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003274:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00e      	beq.n	80032a0 <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	4b4e      	ldr	r3, [pc, #312]	; (80033c0 <ETH_Prepare_Tx_Descriptors+0x224>)
 8003288:	4013      	ands	r3, r2
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	6992      	ldr	r2, [r2, #24]
 800328e:	431a      	orrs	r2, r3
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8003294:	6a3b      	ldr	r3, [r7, #32]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d105      	bne.n	80032b8 <ETH_Prepare_Tx_Descriptors+0x11c>
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0310 	and.w	r3, r3, #16
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d030      	beq.n	800331a <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80032b8:	6a3b      	ldr	r3, [r7, #32]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80032c4:	6a3b      	ldr	r3, [r7, #32]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80032cc:	6a3b      	ldr	r3, [r7, #32]
 80032ce:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80032d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d2:	3301      	adds	r3, #1
 80032d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d902      	bls.n	80032e2 <ETH_Prepare_Tx_Descriptors+0x146>
 80032dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032de:	3b04      	subs	r3, #4
 80032e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ea:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 80032ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ee:	3301      	adds	r3, #1
 80032f0:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80032fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032fe:	d10c      	bne.n	800331a <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003308:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003312:	6a3b      	ldr	r3, [r7, #32]
 8003314:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8003316:	2302      	movs	r3, #2
 8003318:	e186      	b.n	8003628 <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800331a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800331c:	3301      	adds	r3, #1
 800331e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	4b24      	ldr	r3, [pc, #144]	; (80033c0 <ETH_Prepare_Tx_Descriptors+0x224>)
 8003330:	4013      	ands	r3, r2
 8003332:	69fa      	ldr	r2, [r7, #28]
 8003334:	6852      	ldr	r2, [r2, #4]
 8003336:	431a      	orrs	r2, r3
 8003338:	6a3b      	ldr	r3, [r7, #32]
 800333a:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d012      	beq.n	800336a <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	4b1a      	ldr	r3, [pc, #104]	; (80033c4 <ETH_Prepare_Tx_Descriptors+0x228>)
 800335a:	4013      	ands	r3, r2
 800335c:	69fa      	ldr	r2, [r7, #28]
 800335e:	6852      	ldr	r2, [r2, #4]
 8003360:	0412      	lsls	r2, r2, #16
 8003362:	431a      	orrs	r2, r3
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	609a      	str	r2, [r3, #8]
 8003368:	e008      	b.n	800337c <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	2200      	movs	r2, #0
 800336e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003370:	6a3b      	ldr	r3, [r7, #32]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	4b13      	ldr	r3, [pc, #76]	; (80033c4 <ETH_Prepare_Tx_Descriptors+0x228>)
 8003376:	4013      	ands	r3, r2
 8003378:	6a3a      	ldr	r2, [r7, #32]
 800337a:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	2b00      	cmp	r3, #0
 8003386:	d021      	beq.n	80033cc <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	04db      	lsls	r3, r3, #19
 8003396:	431a      	orrs	r2, r3
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <ETH_Prepare_Tx_Descriptors+0x22c>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	69d2      	ldr	r2, [r2, #28]
 80033a8:	431a      	orrs	r2, r3
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	60da      	str	r2, [r3, #12]
 80033ba:	e02e      	b.n	800341a <ETH_Prepare_Tx_Descriptors+0x27e>
 80033bc:	ffff0000 	.word	0xffff0000
 80033c0:	ffffc000 	.word	0xffffc000
 80033c4:	c000ffff 	.word	0xc000ffff
 80033c8:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80033cc:	6a3b      	ldr	r3, [r7, #32]
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	4b98      	ldr	r3, [pc, #608]	; (8003634 <ETH_Prepare_Tx_Descriptors+0x498>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	6852      	ldr	r2, [r2, #4]
 80033d8:	431a      	orrs	r2, r3
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d008      	beq.n	80033fc <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80033ea:	6a3b      	ldr	r3, [r7, #32]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	431a      	orrs	r2, r3
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0320 	and.w	r3, r3, #32
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	431a      	orrs	r2, r3
 8003416:	6a3b      	ldr	r3, [r7, #32]
 8003418:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	2b00      	cmp	r3, #0
 8003424:	d008      	beq.n	8003438 <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8003426:	6a3b      	ldr	r3, [r7, #32]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003432:	431a      	orrs	r2, r3
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003440:	6a3b      	ldr	r3, [r7, #32]
 8003442:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003458:	6a3b      	ldr	r3, [r7, #32]
 800345a:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80c0 	beq.w	80035ea <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 800346a:	6a3b      	ldr	r3, [r7, #32]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	431a      	orrs	r2, r3
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800347c:	e0b5      	b.n	80035ea <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800348a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348c:	3301      	adds	r3, #1
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003492:	2b03      	cmp	r3, #3
 8003494:	d902      	bls.n	800349c <ETH_Prepare_Tx_Descriptors+0x300>
 8003496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003498:	3b04      	subs	r3, #4
 800349a:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034a4:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80034ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034be:	d126      	bne.n	800350e <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034cc:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	; 0x24
 80034d2:	e016      	b.n	8003502 <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80034dc:	6a3b      	ldr	r3, [r7, #32]
 80034de:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80034e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e2:	3301      	adds	r3, #1
 80034e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d902      	bls.n	80034f2 <ETH_Prepare_Tx_Descriptors+0x356>
 80034ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ee:	3b04      	subs	r3, #4
 80034f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034fa:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	3301      	adds	r3, #1
 8003500:	627b      	str	r3, [r7, #36]	; 0x24
 8003502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003506:	429a      	cmp	r2, r3
 8003508:	d3e4      	bcc.n	80034d4 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 800350a:	2302      	movs	r3, #2
 800350c:	e08c      	b.n	8003628 <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 800350e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003510:	3301      	adds	r3, #1
 8003512:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	4b43      	ldr	r3, [pc, #268]	; (8003638 <ETH_Prepare_Tx_Descriptors+0x49c>)
 800352a:	4013      	ands	r3, r2
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	6852      	ldr	r2, [r2, #4]
 8003530:	431a      	orrs	r2, r3
 8003532:	6a3b      	ldr	r3, [r7, #32]
 8003534:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d012      	beq.n	8003564 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = (struct __ETH_BufferTypeDef *)txbuffer->next;
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	461a      	mov	r2, r3
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	4b3a      	ldr	r3, [pc, #232]	; (800363c <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8003554:	4013      	ands	r3, r2
 8003556:	69fa      	ldr	r2, [r7, #28]
 8003558:	6852      	ldr	r2, [r2, #4]
 800355a:	0412      	lsls	r2, r2, #16
 800355c:	431a      	orrs	r2, r3
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	609a      	str	r2, [r3, #8]
 8003562:	e008      	b.n	8003576 <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003564:	6a3b      	ldr	r3, [r7, #32]
 8003566:	2200      	movs	r2, #0
 8003568:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	689a      	ldr	r2, [r3, #8]
 800356e:	4b33      	ldr	r3, [pc, #204]	; (800363c <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8003570:	4013      	ands	r3, r2
 8003572:	6a3a      	ldr	r2, [r7, #32]
 8003574:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0310 	and.w	r3, r3, #16
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00f      	beq.n	80035a2 <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003582:	6a3b      	ldr	r3, [r7, #32]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	4b2e      	ldr	r3, [pc, #184]	; (8003640 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8003588:	4013      	ands	r3, r2
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	69d2      	ldr	r2, [r2, #28]
 800358e:	431a      	orrs	r2, r3
 8003590:	6a3b      	ldr	r3, [r7, #32]
 8003592:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	60da      	str	r2, [r3, #12]
 80035a0:	e017      	b.n	80035d2 <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	4b23      	ldr	r3, [pc, #140]	; (8003634 <ETH_Prepare_Tx_Descriptors+0x498>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	68ba      	ldr	r2, [r7, #8]
 80035ac:	6852      	ldr	r2, [r2, #4]
 80035ae:	431a      	orrs	r2, r3
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	431a      	orrs	r2, r3
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f47f af45 	bne.w	800347e <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d006      	beq.n	8003608 <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	609a      	str	r2, [r3, #8]
 8003606:	e005      	b.n	8003614 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003624:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3734      	adds	r7, #52	; 0x34
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	ffff8000 	.word	0xffff8000
 8003638:	ffffc000 	.word	0xffffc000
 800363c:	c000ffff 	.word	0xc000ffff
 8003640:	fffc0000 	.word	0xfffc0000

08003644 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003644:	b480      	push	{r7}
 8003646:	b089      	sub	sp, #36	; 0x24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003652:	4b89      	ldr	r3, [pc, #548]	; (8003878 <HAL_GPIO_Init+0x234>)
 8003654:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003656:	e194      	b.n	8003982 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2101      	movs	r1, #1
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	fa01 f303 	lsl.w	r3, r1, r3
 8003664:	4013      	ands	r3, r2
 8003666:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	f000 8186 	beq.w	800397c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d00b      	beq.n	8003690 <HAL_GPIO_Init+0x4c>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d007      	beq.n	8003690 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003684:	2b11      	cmp	r3, #17
 8003686:	d003      	beq.n	8003690 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b12      	cmp	r3, #18
 800368e:	d130      	bne.n	80036f2 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	2203      	movs	r2, #3
 800369c:	fa02 f303 	lsl.w	r3, r2, r3
 80036a0:	43db      	mvns	r3, r3
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4013      	ands	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	68da      	ldr	r2, [r3, #12]
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036c6:	2201      	movs	r2, #1
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	091b      	lsrs	r3, r3, #4
 80036dc:	f003 0201 	and.w	r2, r3, #1
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	2203      	movs	r2, #3
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	fa02 f303 	lsl.w	r3, r2, r3
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	4313      	orrs	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0xee>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b12      	cmp	r3, #18
 8003730:	d123      	bne.n	800377a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	08da      	lsrs	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3208      	adds	r2, #8
 800373a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	220f      	movs	r2, #15
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	691a      	ldr	r2, [r3, #16]
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4313      	orrs	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	08da      	lsrs	r2, r3, #3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3208      	adds	r2, #8
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	2203      	movs	r2, #3
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4013      	ands	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 0203 	and.w	r2, r3, #3
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 80e0 	beq.w	800397c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037bc:	4b2f      	ldr	r3, [pc, #188]	; (800387c <HAL_GPIO_Init+0x238>)
 80037be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80037c2:	4a2e      	ldr	r2, [pc, #184]	; (800387c <HAL_GPIO_Init+0x238>)
 80037c4:	f043 0302 	orr.w	r3, r3, #2
 80037c8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80037cc:	4b2b      	ldr	r3, [pc, #172]	; (800387c <HAL_GPIO_Init+0x238>)
 80037ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	60fb      	str	r3, [r7, #12]
 80037d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037da:	4a29      	ldr	r2, [pc, #164]	; (8003880 <HAL_GPIO_Init+0x23c>)
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	089b      	lsrs	r3, r3, #2
 80037e0:	3302      	adds	r3, #2
 80037e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	220f      	movs	r2, #15
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4013      	ands	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a20      	ldr	r2, [pc, #128]	; (8003884 <HAL_GPIO_Init+0x240>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d052      	beq.n	80038ac <HAL_GPIO_Init+0x268>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a1f      	ldr	r2, [pc, #124]	; (8003888 <HAL_GPIO_Init+0x244>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d031      	beq.n	8003872 <HAL_GPIO_Init+0x22e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a1e      	ldr	r2, [pc, #120]	; (800388c <HAL_GPIO_Init+0x248>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d02b      	beq.n	800386e <HAL_GPIO_Init+0x22a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a1d      	ldr	r2, [pc, #116]	; (8003890 <HAL_GPIO_Init+0x24c>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d025      	beq.n	800386a <HAL_GPIO_Init+0x226>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a1c      	ldr	r2, [pc, #112]	; (8003894 <HAL_GPIO_Init+0x250>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d01f      	beq.n	8003866 <HAL_GPIO_Init+0x222>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a1b      	ldr	r2, [pc, #108]	; (8003898 <HAL_GPIO_Init+0x254>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d019      	beq.n	8003862 <HAL_GPIO_Init+0x21e>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a1a      	ldr	r2, [pc, #104]	; (800389c <HAL_GPIO_Init+0x258>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d013      	beq.n	800385e <HAL_GPIO_Init+0x21a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a19      	ldr	r2, [pc, #100]	; (80038a0 <HAL_GPIO_Init+0x25c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00d      	beq.n	800385a <HAL_GPIO_Init+0x216>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a18      	ldr	r2, [pc, #96]	; (80038a4 <HAL_GPIO_Init+0x260>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d007      	beq.n	8003856 <HAL_GPIO_Init+0x212>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a17      	ldr	r2, [pc, #92]	; (80038a8 <HAL_GPIO_Init+0x264>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d101      	bne.n	8003852 <HAL_GPIO_Init+0x20e>
 800384e:	2309      	movs	r3, #9
 8003850:	e02d      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003852:	230a      	movs	r3, #10
 8003854:	e02b      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003856:	2308      	movs	r3, #8
 8003858:	e029      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800385a:	2307      	movs	r3, #7
 800385c:	e027      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800385e:	2306      	movs	r3, #6
 8003860:	e025      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003862:	2305      	movs	r3, #5
 8003864:	e023      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003866:	2304      	movs	r3, #4
 8003868:	e021      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800386a:	2303      	movs	r3, #3
 800386c:	e01f      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800386e:	2302      	movs	r3, #2
 8003870:	e01d      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003872:	2301      	movs	r3, #1
 8003874:	e01b      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003876:	bf00      	nop
 8003878:	58000080 	.word	0x58000080
 800387c:	58024400 	.word	0x58024400
 8003880:	58000400 	.word	0x58000400
 8003884:	58020000 	.word	0x58020000
 8003888:	58020400 	.word	0x58020400
 800388c:	58020800 	.word	0x58020800
 8003890:	58020c00 	.word	0x58020c00
 8003894:	58021000 	.word	0x58021000
 8003898:	58021400 	.word	0x58021400
 800389c:	58021800 	.word	0x58021800
 80038a0:	58021c00 	.word	0x58021c00
 80038a4:	58022000 	.word	0x58022000
 80038a8:	58022400 	.word	0x58022400
 80038ac:	2300      	movs	r3, #0
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	f002 0203 	and.w	r2, r2, #3
 80038b4:	0092      	lsls	r2, r2, #2
 80038b6:	4093      	lsls	r3, r2
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038be:	4938      	ldr	r1, [pc, #224]	; (80039a0 <HAL_GPIO_Init+0x35c>)
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	089b      	lsrs	r3, r3, #2
 80038c4:	3302      	adds	r3, #2
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	43db      	mvns	r3, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4013      	ands	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003920:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	43db      	mvns	r3, r3
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	4013      	ands	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003946:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800394e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	43db      	mvns	r3, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4013      	ands	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	4313      	orrs	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003974:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	3301      	adds	r3, #1
 8003980:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa22 f303 	lsr.w	r3, r2, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	f47f ae63 	bne.w	8003658 <HAL_GPIO_Init+0x14>
  }
}
 8003992:	bf00      	nop
 8003994:	3724      	adds	r7, #36	; 0x24
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	58000400 	.word	0x58000400

080039a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	807b      	strh	r3, [r7, #2]
 80039b0:	4613      	mov	r3, r2
 80039b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039b4:	787b      	ldrb	r3, [r7, #1]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ba:	887a      	ldrh	r2, [r7, #2]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80039c0:	e003      	b.n	80039ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80039c2:	887b      	ldrh	r3, [r7, #2]
 80039c4:	041a      	lsls	r2, r3, #16
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	619a      	str	r2, [r3, #24]
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	460b      	mov	r3, r1
 80039e0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	695a      	ldr	r2, [r3, #20]
 80039e6:	887b      	ldrh	r3, [r7, #2]
 80039e8:	401a      	ands	r2, r3
 80039ea:	887b      	ldrh	r3, [r7, #2]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d104      	bne.n	80039fa <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80039f0:	887b      	ldrh	r3, [r7, #2]
 80039f2:	041a      	lsls	r2, r3, #16
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80039f8:	e002      	b.n	8003a00 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80039fa:	887a      	ldrh	r2, [r7, #2]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	619a      	str	r2, [r3, #24]
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003a14:	4a08      	ldr	r2, [pc, #32]	; (8003a38 <HAL_HSEM_FastTake+0x2c>)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3320      	adds	r3, #32
 8003a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a1e:	4a07      	ldr	r2, [pc, #28]	; (8003a3c <HAL_HSEM_FastTake+0x30>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d101      	bne.n	8003a28 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	e000      	b.n	8003a2a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	58026400 	.word	0x58026400
 8003a3c:	80000300 	.word	0x80000300

08003a40 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003a4a:	4906      	ldr	r1, [pc, #24]	; (8003a64 <HAL_HSEM_Release+0x24>)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	58026400 	.word	0x58026400

08003a68 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a6a:	b08f      	sub	sp, #60	; 0x3c
 8003a6c:	af0a      	add	r7, sp, #40	; 0x28
 8003a6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e116      	b.n	8003ca8 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d106      	bne.n	8003a9a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7fd fbd1 	bl	800123c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2203      	movs	r2, #3
 8003a9e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d102      	bne.n	8003ab4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f005 fb2d 	bl	8009118 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	687e      	ldr	r6, [r7, #4]
 8003ac6:	466d      	mov	r5, sp
 8003ac8:	f106 0410 	add.w	r4, r6, #16
 8003acc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ace:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ad0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ad2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ad4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ad8:	e885 0003 	stmia.w	r5, {r0, r1}
 8003adc:	1d33      	adds	r3, r6, #4
 8003ade:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ae0:	6838      	ldr	r0, [r7, #0]
 8003ae2:	f005 fab7 	bl	8009054 <USB_CoreInit>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d005      	beq.n	8003af8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e0d7      	b.n	8003ca8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2100      	movs	r1, #0
 8003afe:	4618      	mov	r0, r3
 8003b00:	f005 fb1b 	bl	800913a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b04:	2300      	movs	r3, #0
 8003b06:	73fb      	strb	r3, [r7, #15]
 8003b08:	e04a      	b.n	8003ba0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b0a:	7bfa      	ldrb	r2, [r7, #15]
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	440b      	add	r3, r1
 8003b18:	333d      	adds	r3, #61	; 0x3d
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b1e:	7bfa      	ldrb	r2, [r7, #15]
 8003b20:	6879      	ldr	r1, [r7, #4]
 8003b22:	4613      	mov	r3, r2
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	1a9b      	subs	r3, r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	440b      	add	r3, r1
 8003b2c:	333c      	adds	r3, #60	; 0x3c
 8003b2e:	7bfa      	ldrb	r2, [r7, #15]
 8003b30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b32:	7bfa      	ldrb	r2, [r7, #15]
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	b298      	uxth	r0, r3
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	1a9b      	subs	r3, r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	440b      	add	r3, r1
 8003b44:	3342      	adds	r3, #66	; 0x42
 8003b46:	4602      	mov	r2, r0
 8003b48:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b4a:	7bfa      	ldrb	r2, [r7, #15]
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	1a9b      	subs	r3, r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	333f      	adds	r3, #63	; 0x3f
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b5e:	7bfa      	ldrb	r2, [r7, #15]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	1a9b      	subs	r3, r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	3344      	adds	r3, #68	; 0x44
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b72:	7bfa      	ldrb	r2, [r7, #15]
 8003b74:	6879      	ldr	r1, [r7, #4]
 8003b76:	4613      	mov	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	440b      	add	r3, r1
 8003b80:	3348      	adds	r3, #72	; 0x48
 8003b82:	2200      	movs	r2, #0
 8003b84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b86:	7bfa      	ldrb	r2, [r7, #15]
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	440b      	add	r3, r1
 8003b94:	3350      	adds	r3, #80	; 0x50
 8003b96:	2200      	movs	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b9a:	7bfb      	ldrb	r3, [r7, #15]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	73fb      	strb	r3, [r7, #15]
 8003ba0:	7bfa      	ldrb	r2, [r7, #15]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d3af      	bcc.n	8003b0a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003baa:	2300      	movs	r3, #0
 8003bac:	73fb      	strb	r3, [r7, #15]
 8003bae:	e044      	b.n	8003c3a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003bb0:	7bfa      	ldrb	r2, [r7, #15]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003bc6:	7bfa      	ldrb	r2, [r7, #15]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003bd8:	7bfa      	ldrb	r2, [r7, #15]
 8003bda:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bdc:	7bfa      	ldrb	r2, [r7, #15]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003bee:	2200      	movs	r2, #0
 8003bf0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bf2:	7bfa      	ldrb	r2, [r7, #15]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	00db      	lsls	r3, r3, #3
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003c04:	2200      	movs	r2, #0
 8003c06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c08:	7bfa      	ldrb	r2, [r7, #15]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c1e:	7bfa      	ldrb	r2, [r7, #15]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003c30:	2200      	movs	r2, #0
 8003c32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
 8003c36:	3301      	adds	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
 8003c3a:	7bfa      	ldrb	r2, [r7, #15]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d3b5      	bcc.n	8003bb0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	603b      	str	r3, [r7, #0]
 8003c4a:	687e      	ldr	r6, [r7, #4]
 8003c4c:	466d      	mov	r5, sp
 8003c4e:	f106 0410 	add.w	r4, r6, #16
 8003c52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c5a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c5e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c62:	1d33      	adds	r3, r6, #4
 8003c64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c66:	6838      	ldr	r0, [r7, #0]
 8003c68:	f005 fa92 	bl	8009190 <USB_DevInit>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d005      	beq.n	8003c7e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2202      	movs	r2, #2
 8003c76:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e014      	b.n	8003ca8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d102      	bne.n	8003c9c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f80a 	bl	8003cb0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f005 fc34 	bl	800950e <USB_DevDisconnect>

  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cb0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cde:	4b05      	ldr	r3, [pc, #20]	; (8003cf4 <HAL_PCDEx_ActivateLPM+0x44>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3714      	adds	r7, #20
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	10000003 	.word	0x10000003

08003cf8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003d00:	4b29      	ldr	r3, [pc, #164]	; (8003da8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f003 0307 	and.w	r3, r3, #7
 8003d08:	2b06      	cmp	r3, #6
 8003d0a:	d00a      	beq.n	8003d22 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003d0c:	4b26      	ldr	r3, [pc, #152]	; (8003da8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d001      	beq.n	8003d1e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e040      	b.n	8003da0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e03e      	b.n	8003da0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003d22:	4b21      	ldr	r3, [pc, #132]	; (8003da8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003d2a:	491f      	ldr	r1, [pc, #124]	; (8003da8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003d32:	f7fd fcb5 	bl	80016a0 <HAL_GetTick>
 8003d36:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d38:	e009      	b.n	8003d4e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d3a:	f7fd fcb1 	bl	80016a0 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d48:	d901      	bls.n	8003d4e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e028      	b.n	8003da0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d4e:	4b16      	ldr	r3, [pc, #88]	; (8003da8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d5a:	d1ee      	bne.n	8003d3a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b1e      	cmp	r3, #30
 8003d60:	d008      	beq.n	8003d74 <HAL_PWREx_ConfigSupply+0x7c>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b2e      	cmp	r3, #46	; 0x2e
 8003d66:	d005      	beq.n	8003d74 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b1d      	cmp	r3, #29
 8003d6c:	d002      	beq.n	8003d74 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b2d      	cmp	r3, #45	; 0x2d
 8003d72:	d114      	bne.n	8003d9e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003d74:	f7fd fc94 	bl	80016a0 <HAL_GetTick>
 8003d78:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003d7a:	e009      	b.n	8003d90 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d7c:	f7fd fc90 	bl	80016a0 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d8a:	d901      	bls.n	8003d90 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e007      	b.n	8003da0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003d90:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d9c:	d1ee      	bne.n	8003d7c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	58024800 	.word	0x58024800

08003dac <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003db0:	4b05      	ldr	r3, [pc, #20]	; (8003dc8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4a04      	ldr	r2, [pc, #16]	; (8003dc8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dba:	60d3      	str	r3, [r2, #12]
}
 8003dbc:	bf00      	nop
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	58024800 	.word	0x58024800

08003dcc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08c      	sub	sp, #48	; 0x30
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e3c4      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8087 	beq.w	8003efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dec:	4ba2      	ldr	r3, [pc, #648]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003df4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003df6:	4ba0      	ldr	r3, [pc, #640]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfa:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dfe:	2b10      	cmp	r3, #16
 8003e00:	d007      	beq.n	8003e12 <HAL_RCC_OscConfig+0x46>
 8003e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e04:	2b18      	cmp	r3, #24
 8003e06:	d110      	bne.n	8003e2a <HAL_RCC_OscConfig+0x5e>
 8003e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d10b      	bne.n	8003e2a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e12:	4b99      	ldr	r3, [pc, #612]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d06c      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x12c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d168      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e39e      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e32:	d106      	bne.n	8003e42 <HAL_RCC_OscConfig+0x76>
 8003e34:	4b90      	ldr	r3, [pc, #576]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a8f      	ldr	r2, [pc, #572]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	e02e      	b.n	8003ea0 <HAL_RCC_OscConfig+0xd4>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x98>
 8003e4a:	4b8b      	ldr	r3, [pc, #556]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a8a      	ldr	r2, [pc, #552]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	4b88      	ldr	r3, [pc, #544]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a87      	ldr	r2, [pc, #540]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e60:	6013      	str	r3, [r2, #0]
 8003e62:	e01d      	b.n	8003ea0 <HAL_RCC_OscConfig+0xd4>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0xbc>
 8003e6e:	4b82      	ldr	r3, [pc, #520]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a81      	ldr	r2, [pc, #516]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b7f      	ldr	r3, [pc, #508]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a7e      	ldr	r2, [pc, #504]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	e00b      	b.n	8003ea0 <HAL_RCC_OscConfig+0xd4>
 8003e88:	4b7b      	ldr	r3, [pc, #492]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a7a      	ldr	r2, [pc, #488]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e92:	6013      	str	r3, [r2, #0]
 8003e94:	4b78      	ldr	r3, [pc, #480]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a77      	ldr	r2, [pc, #476]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d013      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea8:	f7fd fbfa 	bl	80016a0 <HAL_GetTick>
 8003eac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eb0:	f7fd fbf6 	bl	80016a0 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b64      	cmp	r3, #100	; 0x64
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e352      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ec2:	4b6d      	ldr	r3, [pc, #436]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0f0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0xe4>
 8003ece:	e014      	b.n	8003efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed0:	f7fd fbe6 	bl	80016a0 <HAL_GetTick>
 8003ed4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ed8:	f7fd fbe2 	bl	80016a0 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b64      	cmp	r3, #100	; 0x64
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e33e      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003eea:	4b63      	ldr	r3, [pc, #396]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1f0      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x10c>
 8003ef6:	e000      	b.n	8003efa <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 8092 	beq.w	800402c <HAL_RCC_OscConfig+0x260>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f08:	4b5b      	ldr	r3, [pc, #364]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f10:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f12:	4b59      	ldr	r3, [pc, #356]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f16:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d007      	beq.n	8003f2e <HAL_RCC_OscConfig+0x162>
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	2b18      	cmp	r3, #24
 8003f22:	d12d      	bne.n	8003f80 <HAL_RCC_OscConfig+0x1b4>
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d128      	bne.n	8003f80 <HAL_RCC_OscConfig+0x1b4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f2e:	4b52      	ldr	r3, [pc, #328]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0304 	and.w	r3, r3, #4
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_RCC_OscConfig+0x17a>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e310      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f46:	f7fd fbd9 	bl	80016fc <HAL_GetREVID>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	f241 0303 	movw	r3, #4099	; 0x1003
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d80a      	bhi.n	8003f6a <HAL_RCC_OscConfig+0x19e>
 8003f54:	4b48      	ldr	r3, [pc, #288]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	031b      	lsls	r3, r3, #12
 8003f62:	4945      	ldr	r1, [pc, #276]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f68:	e060      	b.n	800402c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f6a:	4b43      	ldr	r3, [pc, #268]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	061b      	lsls	r3, r3, #24
 8003f78:	493f      	ldr	r1, [pc, #252]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f7e:	e055      	b.n	800402c <HAL_RCC_OscConfig+0x260>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d038      	beq.n	8003ffa <HAL_RCC_OscConfig+0x22e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f88:	4b3b      	ldr	r3, [pc, #236]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f023 0219 	bic.w	r2, r3, #25
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	4938      	ldr	r1, [pc, #224]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9a:	f7fd fb81 	bl	80016a0 <HAL_GetTick>
 8003f9e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x1e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fa2:	f7fd fb7d 	bl	80016a0 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x1e8>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e2d9      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fb4:	4b30      	ldr	r3, [pc, #192]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x1d6>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fc0:	f7fd fb9c 	bl	80016fc <HAL_GetREVID>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	f241 0303 	movw	r3, #4099	; 0x1003
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d80a      	bhi.n	8003fe4 <HAL_RCC_OscConfig+0x218>
 8003fce:	4b2a      	ldr	r3, [pc, #168]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	031b      	lsls	r3, r3, #12
 8003fdc:	4926      	ldr	r1, [pc, #152]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	604b      	str	r3, [r1, #4]
 8003fe2:	e023      	b.n	800402c <HAL_RCC_OscConfig+0x260>
 8003fe4:	4b24      	ldr	r3, [pc, #144]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	061b      	lsls	r3, r3, #24
 8003ff2:	4921      	ldr	r1, [pc, #132]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	604b      	str	r3, [r1, #4]
 8003ff8:	e018      	b.n	800402c <HAL_RCC_OscConfig+0x260>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffa:	4b1f      	ldr	r3, [pc, #124]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a1e      	ldr	r2, [pc, #120]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8004000:	f023 0301 	bic.w	r3, r3, #1
 8004004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004006:	f7fd fb4b 	bl	80016a0 <HAL_GetTick>
 800400a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800400e:	f7fd fb47 	bl	80016a0 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e2a3      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004020:	4b15      	ldr	r3, [pc, #84]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0304 	and.w	r3, r3, #4
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1f0      	bne.n	800400e <HAL_RCC_OscConfig+0x242>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 8091 	beq.w	800415c <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800403a:	4b0f      	ldr	r3, [pc, #60]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004042:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004044:	4b0c      	ldr	r3, [pc, #48]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8004046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004048:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	2b08      	cmp	r3, #8
 800404e:	d007      	beq.n	8004060 <HAL_RCC_OscConfig+0x294>
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	2b18      	cmp	r3, #24
 8004054:	d12f      	bne.n	80040b6 <HAL_RCC_OscConfig+0x2ea>
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f003 0303 	and.w	r3, r3, #3
 800405c:	2b01      	cmp	r3, #1
 800405e:	d12a      	bne.n	80040b6 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004060:	4b05      	ldr	r3, [pc, #20]	; (8004078 <HAL_RCC_OscConfig+0x2ac>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004068:	2b00      	cmp	r3, #0
 800406a:	d007      	beq.n	800407c <HAL_RCC_OscConfig+0x2b0>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	2b80      	cmp	r3, #128	; 0x80
 8004072:	d003      	beq.n	800407c <HAL_RCC_OscConfig+0x2b0>
      {
        return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e277      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
 8004078:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800407c:	f7fd fb3e 	bl	80016fc <HAL_GetREVID>
 8004080:	4602      	mov	r2, r0
 8004082:	f241 0303 	movw	r3, #4099	; 0x1003
 8004086:	429a      	cmp	r2, r3
 8004088:	d80a      	bhi.n	80040a0 <HAL_RCC_OscConfig+0x2d4>
 800408a:	4ba2      	ldr	r3, [pc, #648]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	069b      	lsls	r3, r3, #26
 8004098:	499e      	ldr	r1, [pc, #632]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 800409a:	4313      	orrs	r3, r2
 800409c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800409e:	e05d      	b.n	800415c <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040a0:	4b9c      	ldr	r3, [pc, #624]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	061b      	lsls	r3, r3, #24
 80040ae:	4999      	ldr	r1, [pc, #612]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040b4:	e052      	b.n	800415c <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d035      	beq.n	800412a <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80040be:	4b95      	ldr	r3, [pc, #596]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a94      	ldr	r2, [pc, #592]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80040c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7fd fae9 	bl	80016a0 <HAL_GetTick>
 80040ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x318>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80040d2:	f7fd fae5 	bl	80016a0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e241      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040e4:	4b8b      	ldr	r3, [pc, #556]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x306>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040f0:	f7fd fb04 	bl	80016fc <HAL_GetREVID>
 80040f4:	4602      	mov	r2, r0
 80040f6:	f241 0303 	movw	r3, #4099	; 0x1003
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d80a      	bhi.n	8004114 <HAL_RCC_OscConfig+0x348>
 80040fe:	4b85      	ldr	r3, [pc, #532]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	069b      	lsls	r3, r3, #26
 800410c:	4981      	ldr	r1, [pc, #516]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 800410e:	4313      	orrs	r3, r2
 8004110:	604b      	str	r3, [r1, #4]
 8004112:	e023      	b.n	800415c <HAL_RCC_OscConfig+0x390>
 8004114:	4b7f      	ldr	r3, [pc, #508]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	061b      	lsls	r3, r3, #24
 8004122:	497c      	ldr	r1, [pc, #496]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004124:	4313      	orrs	r3, r2
 8004126:	60cb      	str	r3, [r1, #12]
 8004128:	e018      	b.n	800415c <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800412a:	4b7a      	ldr	r3, [pc, #488]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a79      	ldr	r2, [pc, #484]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004130:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004136:	f7fd fab3 	bl	80016a0 <HAL_GetTick>
 800413a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800413c:	e008      	b.n	8004150 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800413e:	f7fd faaf 	bl	80016a0 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	d901      	bls.n	8004150 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e20b      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004150:	4b70      	ldr	r3, [pc, #448]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1f0      	bne.n	800413e <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0308 	and.w	r3, r3, #8
 8004164:	2b00      	cmp	r3, #0
 8004166:	d036      	beq.n	80041d6 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d019      	beq.n	80041a4 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004170:	4b68      	ldr	r3, [pc, #416]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004174:	4a67      	ldr	r2, [pc, #412]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417c:	f7fd fa90 	bl	80016a0 <HAL_GetTick>
 8004180:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004184:	f7fd fa8c 	bl	80016a0 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e1e8      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004196:	4b5f      	ldr	r3, [pc, #380]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d0f0      	beq.n	8004184 <HAL_RCC_OscConfig+0x3b8>
 80041a2:	e018      	b.n	80041d6 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041a4:	4b5b      	ldr	r3, [pc, #364]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80041a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a8:	4a5a      	ldr	r2, [pc, #360]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80041aa:	f023 0301 	bic.w	r3, r3, #1
 80041ae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fd fa76 	bl	80016a0 <HAL_GetTick>
 80041b4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041b8:	f7fd fa72 	bl	80016a0 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e1ce      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80041ca:	4b52      	ldr	r3, [pc, #328]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80041cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1f0      	bne.n	80041b8 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d036      	beq.n	8004250 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d019      	beq.n	800421e <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041ea:	4b4a      	ldr	r3, [pc, #296]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a49      	ldr	r2, [pc, #292]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80041f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041f4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041f6:	f7fd fa53 	bl	80016a0 <HAL_GetTick>
 80041fa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041fc:	e008      	b.n	8004210 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80041fe:	f7fd fa4f 	bl	80016a0 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e1ab      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004210:	4b40      	ldr	r3, [pc, #256]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0f0      	beq.n	80041fe <HAL_RCC_OscConfig+0x432>
 800421c:	e018      	b.n	8004250 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800421e:	4b3d      	ldr	r3, [pc, #244]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a3c      	ldr	r2, [pc, #240]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004224:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004228:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800422a:	f7fd fa39 	bl	80016a0 <HAL_GetTick>
 800422e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x478>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004232:	f7fd fa35 	bl	80016a0 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e191      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004244:	4b33      	ldr	r3, [pc, #204]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f0      	bne.n	8004232 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 8086 	beq.w	800436a <HAL_RCC_OscConfig+0x59e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800425e:	4b2e      	ldr	r3, [pc, #184]	; (8004318 <HAL_RCC_OscConfig+0x54c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a2d      	ldr	r2, [pc, #180]	; (8004318 <HAL_RCC_OscConfig+0x54c>)
 8004264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004268:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800426a:	f7fd fa19 	bl	80016a0 <HAL_GetTick>
 800426e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004270:	e008      	b.n	8004284 <HAL_RCC_OscConfig+0x4b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004272:	f7fd fa15 	bl	80016a0 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	2b64      	cmp	r3, #100	; 0x64
 800427e:	d901      	bls.n	8004284 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e171      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004284:	4b24      	ldr	r3, [pc, #144]	; (8004318 <HAL_RCC_OscConfig+0x54c>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0f0      	beq.n	8004272 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d106      	bne.n	80042a6 <HAL_RCC_OscConfig+0x4da>
 8004298:	4b1e      	ldr	r3, [pc, #120]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 800429a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429c:	4a1d      	ldr	r2, [pc, #116]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	6713      	str	r3, [r2, #112]	; 0x70
 80042a4:	e02d      	b.n	8004302 <HAL_RCC_OscConfig+0x536>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10c      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4fc>
 80042ae:	4b19      	ldr	r3, [pc, #100]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b2:	4a18      	ldr	r2, [pc, #96]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042b4:	f023 0301 	bic.w	r3, r3, #1
 80042b8:	6713      	str	r3, [r2, #112]	; 0x70
 80042ba:	4b16      	ldr	r3, [pc, #88]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042be:	4a15      	ldr	r2, [pc, #84]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042c0:	f023 0304 	bic.w	r3, r3, #4
 80042c4:	6713      	str	r3, [r2, #112]	; 0x70
 80042c6:	e01c      	b.n	8004302 <HAL_RCC_OscConfig+0x536>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d10c      	bne.n	80042ea <HAL_RCC_OscConfig+0x51e>
 80042d0:	4b10      	ldr	r3, [pc, #64]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042d4:	4a0f      	ldr	r2, [pc, #60]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042d6:	f043 0304 	orr.w	r3, r3, #4
 80042da:	6713      	str	r3, [r2, #112]	; 0x70
 80042dc:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e0:	4a0c      	ldr	r2, [pc, #48]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042e2:	f043 0301 	orr.w	r3, r3, #1
 80042e6:	6713      	str	r3, [r2, #112]	; 0x70
 80042e8:	e00b      	b.n	8004302 <HAL_RCC_OscConfig+0x536>
 80042ea:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ee:	4a09      	ldr	r2, [pc, #36]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042f0:	f023 0301 	bic.w	r3, r3, #1
 80042f4:	6713      	str	r3, [r2, #112]	; 0x70
 80042f6:	4b07      	ldr	r3, [pc, #28]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fa:	4a06      	ldr	r2, [pc, #24]	; (8004314 <HAL_RCC_OscConfig+0x548>)
 80042fc:	f023 0304 	bic.w	r3, r3, #4
 8004300:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d01a      	beq.n	8004340 <HAL_RCC_OscConfig+0x574>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430a:	f7fd f9c9 	bl	80016a0 <HAL_GetTick>
 800430e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004310:	e00f      	b.n	8004332 <HAL_RCC_OscConfig+0x566>
 8004312:	bf00      	nop
 8004314:	58024400 	.word	0x58024400
 8004318:	58024800 	.word	0x58024800
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800431c:	f7fd f9c0 	bl	80016a0 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	f241 3288 	movw	r2, #5000	; 0x1388
 800432a:	4293      	cmp	r3, r2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x566>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e11a      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004332:	4b8f      	ldr	r3, [pc, #572]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0ee      	beq.n	800431c <HAL_RCC_OscConfig+0x550>
 800433e:	e014      	b.n	800436a <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004340:	f7fd f9ae 	bl	80016a0 <HAL_GetTick>
 8004344:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004346:	e00a      	b.n	800435e <HAL_RCC_OscConfig+0x592>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004348:	f7fd f9aa 	bl	80016a0 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	f241 3288 	movw	r2, #5000	; 0x1388
 8004356:	4293      	cmp	r3, r2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x592>
        {
          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e104      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800435e:	4b84      	ldr	r3, [pc, #528]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1ee      	bne.n	8004348 <HAL_RCC_OscConfig+0x57c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 80f9 	beq.w	8004566 <HAL_RCC_OscConfig+0x79a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004374:	4b7e      	ldr	r3, [pc, #504]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800437c:	2b18      	cmp	r3, #24
 800437e:	f000 80b4 	beq.w	80044ea <HAL_RCC_OscConfig+0x71e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	2b02      	cmp	r3, #2
 8004388:	f040 8095 	bne.w	80044b6 <HAL_RCC_OscConfig+0x6ea>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438c:	4b78      	ldr	r3, [pc, #480]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a77      	ldr	r2, [pc, #476]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004392:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004398:	f7fd f982 	bl	80016a0 <HAL_GetTick>
 800439c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043a0:	f7fd f97e 	bl	80016a0 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e0da      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043b2:	4b6f      	ldr	r3, [pc, #444]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1f0      	bne.n	80043a0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043be:	4b6c      	ldr	r3, [pc, #432]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80043c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043c2:	4b6c      	ldr	r3, [pc, #432]	; (8004574 <HAL_RCC_OscConfig+0x7a8>)
 80043c4:	4013      	ands	r3, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80043ce:	0112      	lsls	r2, r2, #4
 80043d0:	430a      	orrs	r2, r1
 80043d2:	4967      	ldr	r1, [pc, #412]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	628b      	str	r3, [r1, #40]	; 0x28
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043dc:	3b01      	subs	r3, #1
 80043de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e6:	3b01      	subs	r3, #1
 80043e8:	025b      	lsls	r3, r3, #9
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f2:	3b01      	subs	r3, #1
 80043f4:	041b      	lsls	r3, r3, #16
 80043f6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004400:	3b01      	subs	r3, #1
 8004402:	061b      	lsls	r3, r3, #24
 8004404:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004408:	4959      	ldr	r1, [pc, #356]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800440a:	4313      	orrs	r3, r2
 800440c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800440e:	4b58      	ldr	r3, [pc, #352]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	4a57      	ldr	r2, [pc, #348]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004414:	f023 0301 	bic.w	r3, r3, #1
 8004418:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800441a:	4b55      	ldr	r3, [pc, #340]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800441c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800441e:	4b56      	ldr	r3, [pc, #344]	; (8004578 <HAL_RCC_OscConfig+0x7ac>)
 8004420:	4013      	ands	r3, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004426:	00d2      	lsls	r2, r2, #3
 8004428:	4951      	ldr	r1, [pc, #324]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800442a:	4313      	orrs	r3, r2
 800442c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800442e:	4b50      	ldr	r3, [pc, #320]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004432:	f023 020c 	bic.w	r2, r3, #12
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443a:	494d      	ldr	r1, [pc, #308]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800443c:	4313      	orrs	r3, r2
 800443e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004440:	4b4b      	ldr	r3, [pc, #300]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004444:	f023 0202 	bic.w	r2, r3, #2
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800444c:	4948      	ldr	r1, [pc, #288]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800444e:	4313      	orrs	r3, r2
 8004450:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004452:	4b47      	ldr	r3, [pc, #284]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004456:	4a46      	ldr	r2, [pc, #280]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800445c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800445e:	4b44      	ldr	r3, [pc, #272]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004462:	4a43      	ldr	r2, [pc, #268]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004468:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800446a:	4b41      	ldr	r3, [pc, #260]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800446c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446e:	4a40      	ldr	r2, [pc, #256]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004474:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004476:	4b3e      	ldr	r3, [pc, #248]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447a:	4a3d      	ldr	r2, [pc, #244]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 800447c:	f043 0301 	orr.w	r3, r3, #1
 8004480:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004482:	4b3b      	ldr	r3, [pc, #236]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a3a      	ldr	r2, [pc, #232]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 8004488:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800448c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448e:	f7fd f907 	bl	80016a0 <HAL_GetTick>
 8004492:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x6dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004496:	f7fd f903 	bl	80016a0 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x6dc>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e05f      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80044a8:	4b31      	ldr	r3, [pc, #196]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0f0      	beq.n	8004496 <HAL_RCC_OscConfig+0x6ca>
 80044b4:	e057      	b.n	8004566 <HAL_RCC_OscConfig+0x79a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b6:	4b2e      	ldr	r3, [pc, #184]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a2d      	ldr	r2, [pc, #180]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80044bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7fd f8ed 	bl	80016a0 <HAL_GetTick>
 80044c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x710>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ca:	f7fd f8e9 	bl	80016a0 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x710>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e045      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044dc:	4b24      	ldr	r3, [pc, #144]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1f0      	bne.n	80044ca <HAL_RCC_OscConfig+0x6fe>
 80044e8:	e03d      	b.n	8004566 <HAL_RCC_OscConfig+0x79a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80044ea:	4b21      	ldr	r3, [pc, #132]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80044ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ee:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80044f0:	4b1f      	ldr	r3, [pc, #124]	; (8004570 <HAL_RCC_OscConfig+0x7a4>)
 80044f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f4:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d031      	beq.n	8004562 <HAL_RCC_OscConfig+0x796>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f003 0203 	and.w	r2, r3, #3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004508:	429a      	cmp	r2, r3
 800450a:	d12a      	bne.n	8004562 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004518:	429a      	cmp	r2, r3
 800451a:	d122      	bne.n	8004562 <HAL_RCC_OscConfig+0x796>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004526:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004528:	429a      	cmp	r2, r3
 800452a:	d11a      	bne.n	8004562 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	0a5b      	lsrs	r3, r3, #9
 8004530:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004538:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800453a:	429a      	cmp	r2, r3
 800453c:	d111      	bne.n	8004562 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	0c1b      	lsrs	r3, r3, #16
 8004542:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800454c:	429a      	cmp	r2, r3
 800454e:	d108      	bne.n	8004562 <HAL_RCC_OscConfig+0x796>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	0e1b      	lsrs	r3, r3, #24
 8004554:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800455e:	429a      	cmp	r2, r3
 8004560:	d001      	beq.n	8004566 <HAL_RCC_OscConfig+0x79a>
      {
        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <HAL_RCC_OscConfig+0x79c>
      }
    }
  }
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3730      	adds	r7, #48	; 0x30
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	58024400 	.word	0x58024400
 8004574:	fffffc0c 	.word	0xfffffc0c
 8004578:	ffff0007 	.word	0xffff0007

0800457c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e19c      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004590:	4b8a      	ldr	r3, [pc, #552]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 030f 	and.w	r3, r3, #15
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d910      	bls.n	80045c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459e:	4b87      	ldr	r3, [pc, #540]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f023 020f 	bic.w	r2, r3, #15
 80045a6:	4985      	ldr	r1, [pc, #532]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ae:	4b83      	ldr	r3, [pc, #524]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d001      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e184      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d010      	beq.n	80045ee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	691a      	ldr	r2, [r3, #16]
 80045d0:	4b7b      	ldr	r3, [pc, #492]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80045d8:	429a      	cmp	r2, r3
 80045da:	d908      	bls.n	80045ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80045dc:	4b78      	ldr	r3, [pc, #480]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	4975      	ldr	r1, [pc, #468]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d010      	beq.n	800461c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	695a      	ldr	r2, [r3, #20]
 80045fe:	4b70      	ldr	r3, [pc, #448]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004606:	429a      	cmp	r2, r3
 8004608:	d908      	bls.n	800461c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800460a:	4b6d      	ldr	r3, [pc, #436]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	496a      	ldr	r1, [pc, #424]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004618:	4313      	orrs	r3, r2
 800461a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0310 	and.w	r3, r3, #16
 8004624:	2b00      	cmp	r3, #0
 8004626:	d010      	beq.n	800464a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699a      	ldr	r2, [r3, #24]
 800462c:	4b64      	ldr	r3, [pc, #400]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004634:	429a      	cmp	r2, r3
 8004636:	d908      	bls.n	800464a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004638:	4b61      	ldr	r3, [pc, #388]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	495e      	ldr	r1, [pc, #376]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004646:	4313      	orrs	r3, r2
 8004648:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b00      	cmp	r3, #0
 8004654:	d010      	beq.n	8004678 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69da      	ldr	r2, [r3, #28]
 800465a:	4b59      	ldr	r3, [pc, #356]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004662:	429a      	cmp	r2, r3
 8004664:	d908      	bls.n	8004678 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004666:	4b56      	ldr	r3, [pc, #344]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	4953      	ldr	r1, [pc, #332]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004674:	4313      	orrs	r3, r2
 8004676:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d010      	beq.n	80046a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	4b4d      	ldr	r3, [pc, #308]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	f003 030f 	and.w	r3, r3, #15
 8004690:	429a      	cmp	r2, r3
 8004692:	d908      	bls.n	80046a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004694:	4b4a      	ldr	r3, [pc, #296]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	f023 020f 	bic.w	r2, r3, #15
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	4947      	ldr	r1, [pc, #284]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d055      	beq.n	800475e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80046b2:	4b43      	ldr	r3, [pc, #268]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	4940      	ldr	r1, [pc, #256]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d107      	bne.n	80046dc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046cc:	4b3c      	ldr	r3, [pc, #240]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d121      	bne.n	800471c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e0f6      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	d107      	bne.n	80046f4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046e4:	4b36      	ldr	r3, [pc, #216]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d115      	bne.n	800471c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e0ea      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d107      	bne.n	800470c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046fc:	4b30      	ldr	r3, [pc, #192]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004704:	2b00      	cmp	r3, #0
 8004706:	d109      	bne.n	800471c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e0de      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800470c:	4b2c      	ldr	r3, [pc, #176]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e0d6      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800471c:	4b28      	ldr	r3, [pc, #160]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	f023 0207 	bic.w	r2, r3, #7
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	4925      	ldr	r1, [pc, #148]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800472a:	4313      	orrs	r3, r2
 800472c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800472e:	f7fc ffb7 	bl	80016a0 <HAL_GetTick>
 8004732:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004734:	e00a      	b.n	800474c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004736:	f7fc ffb3 	bl	80016a0 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	f241 3288 	movw	r2, #5000	; 0x1388
 8004744:	4293      	cmp	r3, r2
 8004746:	d901      	bls.n	800474c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e0be      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474c:	4b1c      	ldr	r3, [pc, #112]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	429a      	cmp	r2, r3
 800475c:	d1eb      	bne.n	8004736 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d010      	beq.n	800478c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	4b14      	ldr	r3, [pc, #80]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	f003 030f 	and.w	r3, r3, #15
 8004776:	429a      	cmp	r2, r3
 8004778:	d208      	bcs.n	800478c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800477a:	4b11      	ldr	r3, [pc, #68]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	f023 020f 	bic.w	r2, r3, #15
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	490e      	ldr	r1, [pc, #56]	; (80047c0 <HAL_RCC_ClockConfig+0x244>)
 8004788:	4313      	orrs	r3, r2
 800478a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800478c:	4b0b      	ldr	r3, [pc, #44]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d214      	bcs.n	80047c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b08      	ldr	r3, [pc, #32]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 020f 	bic.w	r2, r3, #15
 80047a2:	4906      	ldr	r1, [pc, #24]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b04      	ldr	r3, [pc, #16]	; (80047bc <HAL_RCC_ClockConfig+0x240>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e086      	b.n	80048ca <HAL_RCC_ClockConfig+0x34e>
 80047bc:	52002000 	.word	0x52002000
 80047c0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d010      	beq.n	80047f2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691a      	ldr	r2, [r3, #16]
 80047d4:	4b3f      	ldr	r3, [pc, #252]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047dc:	429a      	cmp	r2, r3
 80047de:	d208      	bcs.n	80047f2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80047e0:	4b3c      	ldr	r3, [pc, #240]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	4939      	ldr	r1, [pc, #228]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0308 	and.w	r3, r3, #8
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d010      	beq.n	8004820 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	695a      	ldr	r2, [r3, #20]
 8004802:	4b34      	ldr	r3, [pc, #208]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 8004804:	69db      	ldr	r3, [r3, #28]
 8004806:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800480a:	429a      	cmp	r2, r3
 800480c:	d208      	bcs.n	8004820 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800480e:	4b31      	ldr	r3, [pc, #196]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	492e      	ldr	r1, [pc, #184]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 800481c:	4313      	orrs	r3, r2
 800481e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0310 	and.w	r3, r3, #16
 8004828:	2b00      	cmp	r3, #0
 800482a:	d010      	beq.n	800484e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699a      	ldr	r2, [r3, #24]
 8004830:	4b28      	ldr	r3, [pc, #160]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 8004832:	69db      	ldr	r3, [r3, #28]
 8004834:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004838:	429a      	cmp	r2, r3
 800483a:	d208      	bcs.n	800484e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800483c:	4b25      	ldr	r3, [pc, #148]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 800483e:	69db      	ldr	r3, [r3, #28]
 8004840:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	4922      	ldr	r1, [pc, #136]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 800484a:	4313      	orrs	r3, r2
 800484c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	2b00      	cmp	r3, #0
 8004858:	d010      	beq.n	800487c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69da      	ldr	r2, [r3, #28]
 800485e:	4b1d      	ldr	r3, [pc, #116]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004866:	429a      	cmp	r2, r3
 8004868:	d208      	bcs.n	800487c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800486a:	4b1a      	ldr	r3, [pc, #104]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	4917      	ldr	r1, [pc, #92]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 8004878:	4313      	orrs	r3, r2
 800487a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800487c:	f000 f834 	bl	80048e8 <HAL_RCC_GetSysClockFreq>
 8004880:	4601      	mov	r1, r0
 8004882:	4b14      	ldr	r3, [pc, #80]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	0a1b      	lsrs	r3, r3, #8
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	4a12      	ldr	r2, [pc, #72]	; (80048d8 <HAL_RCC_ClockConfig+0x35c>)
 800488e:	5cd3      	ldrb	r3, [r2, r3]
 8004890:	f003 031f 	and.w	r3, r3, #31
 8004894:	fa21 f303 	lsr.w	r3, r1, r3
 8004898:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800489a:	4b0e      	ldr	r3, [pc, #56]	; (80048d4 <HAL_RCC_ClockConfig+0x358>)
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	4a0d      	ldr	r2, [pc, #52]	; (80048d8 <HAL_RCC_ClockConfig+0x35c>)
 80048a4:	5cd3      	ldrb	r3, [r2, r3]
 80048a6:	f003 031f 	and.w	r3, r3, #31
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
 80048b0:	4a0a      	ldr	r2, [pc, #40]	; (80048dc <HAL_RCC_ClockConfig+0x360>)
 80048b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80048b4:	4a0a      	ldr	r2, [pc, #40]	; (80048e0 <HAL_RCC_ClockConfig+0x364>)
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <HAL_RCC_ClockConfig+0x368>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f7fc face 	bl	8000e60 <HAL_InitTick>
 80048c4:	4603      	mov	r3, r0
 80048c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3718      	adds	r7, #24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	58024400 	.word	0x58024400
 80048d8:	0801c85c 	.word	0x0801c85c
 80048dc:	20000004 	.word	0x20000004
 80048e0:	20000000 	.word	0x20000000
 80048e4:	20000008 	.word	0x20000008

080048e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b089      	sub	sp, #36	; 0x24
 80048ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048ee:	4baf      	ldr	r3, [pc, #700]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048f6:	2b18      	cmp	r3, #24
 80048f8:	f200 814e 	bhi.w	8004b98 <HAL_RCC_GetSysClockFreq+0x2b0>
 80048fc:	a201      	add	r2, pc, #4	; (adr r2, 8004904 <HAL_RCC_GetSysClockFreq+0x1c>)
 80048fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004902:	bf00      	nop
 8004904:	08004969 	.word	0x08004969
 8004908:	08004b99 	.word	0x08004b99
 800490c:	08004b99 	.word	0x08004b99
 8004910:	08004b99 	.word	0x08004b99
 8004914:	08004b99 	.word	0x08004b99
 8004918:	08004b99 	.word	0x08004b99
 800491c:	08004b99 	.word	0x08004b99
 8004920:	08004b99 	.word	0x08004b99
 8004924:	0800498f 	.word	0x0800498f
 8004928:	08004b99 	.word	0x08004b99
 800492c:	08004b99 	.word	0x08004b99
 8004930:	08004b99 	.word	0x08004b99
 8004934:	08004b99 	.word	0x08004b99
 8004938:	08004b99 	.word	0x08004b99
 800493c:	08004b99 	.word	0x08004b99
 8004940:	08004b99 	.word	0x08004b99
 8004944:	08004995 	.word	0x08004995
 8004948:	08004b99 	.word	0x08004b99
 800494c:	08004b99 	.word	0x08004b99
 8004950:	08004b99 	.word	0x08004b99
 8004954:	08004b99 	.word	0x08004b99
 8004958:	08004b99 	.word	0x08004b99
 800495c:	08004b99 	.word	0x08004b99
 8004960:	08004b99 	.word	0x08004b99
 8004964:	0800499b 	.word	0x0800499b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004968:	4b90      	ldr	r3, [pc, #576]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0320 	and.w	r3, r3, #32
 8004970:	2b00      	cmp	r3, #0
 8004972:	d009      	beq.n	8004988 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004974:	4b8d      	ldr	r3, [pc, #564]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	08db      	lsrs	r3, r3, #3
 800497a:	f003 0303 	and.w	r3, r3, #3
 800497e:	4a8c      	ldr	r2, [pc, #560]	; (8004bb0 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004980:	fa22 f303 	lsr.w	r3, r2, r3
 8004984:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004986:	e10a      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004988:	4b89      	ldr	r3, [pc, #548]	; (8004bb0 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800498a:	61bb      	str	r3, [r7, #24]
    break;
 800498c:	e107      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800498e:	4b89      	ldr	r3, [pc, #548]	; (8004bb4 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004990:	61bb      	str	r3, [r7, #24]
    break;
 8004992:	e104      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004994:	4b88      	ldr	r3, [pc, #544]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8004996:	61bb      	str	r3, [r7, #24]
    break;
 8004998:	e101      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800499a:	4b84      	ldr	r3, [pc, #528]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 800499c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800499e:	f003 0303 	and.w	r3, r3, #3
 80049a2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80049a4:	4b81      	ldr	r3, [pc, #516]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 80049a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a8:	091b      	lsrs	r3, r3, #4
 80049aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049ae:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80049b0:	4b7e      	ldr	r3, [pc, #504]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 80049b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80049ba:	4b7c      	ldr	r3, [pc, #496]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 80049bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049be:	08db      	lsrs	r3, r3, #3
 80049c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	fb02 f303 	mul.w	r3, r2, r3
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049d2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	f000 80da 	beq.w	8004b92 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d05a      	beq.n	8004a9a <HAL_RCC_GetSysClockFreq+0x1b2>
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d302      	bcc.n	80049ee <HAL_RCC_GetSysClockFreq+0x106>
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d078      	beq.n	8004ade <HAL_RCC_GetSysClockFreq+0x1f6>
 80049ec:	e099      	b.n	8004b22 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049ee:	4b6f      	ldr	r3, [pc, #444]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0320 	and.w	r3, r3, #32
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d02d      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80049fa:	4b6c      	ldr	r3, [pc, #432]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	08db      	lsrs	r3, r3, #3
 8004a00:	f003 0303 	and.w	r3, r3, #3
 8004a04:	4a6a      	ldr	r2, [pc, #424]	; (8004bb0 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8004a06:	fa22 f303 	lsr.w	r3, r2, r3
 8004a0a:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	ee07 3a90 	vmov	s15, r3
 8004a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a24:	4b61      	ldr	r3, [pc, #388]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2c:	ee07 3a90 	vmov	s15, r3
 8004a30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a34:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a38:	eddf 5a60 	vldr	s11, [pc, #384]	; 8004bbc <HAL_RCC_GetSysClockFreq+0x2d4>
 8004a3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a50:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004a54:	e087      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	ee07 3a90 	vmov	s15, r3
 8004a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a60:	eddf 6a57 	vldr	s13, [pc, #348]	; 8004bc0 <HAL_RCC_GetSysClockFreq+0x2d8>
 8004a64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a68:	4b50      	ldr	r3, [pc, #320]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a78:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a7c:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8004bbc <HAL_RCC_GetSysClockFreq+0x2d4>
 8004a80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a98:	e065      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	ee07 3a90 	vmov	s15, r3
 8004aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aa4:	eddf 6a47 	vldr	s13, [pc, #284]	; 8004bc4 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004aa8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aac:	4b3f      	ldr	r3, [pc, #252]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ab4:	ee07 3a90 	vmov	s15, r3
 8004ab8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004abc:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ac0:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8004bbc <HAL_RCC_GetSysClockFreq+0x2d4>
 8004ac4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ac8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004acc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ad0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ad8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004adc:	e043      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	ee07 3a90 	vmov	s15, r3
 8004ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ae8:	eddf 6a37 	vldr	s13, [pc, #220]	; 8004bc8 <HAL_RCC_GetSysClockFreq+0x2e0>
 8004aec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af0:	4b2e      	ldr	r3, [pc, #184]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004af8:	ee07 3a90 	vmov	s15, r3
 8004afc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b00:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b04:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8004bbc <HAL_RCC_GetSysClockFreq+0x2d4>
 8004b08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b1c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b20:	e021      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	ee07 3a90 	vmov	s15, r3
 8004b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b2c:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004bc4 <HAL_RCC_GetSysClockFreq+0x2dc>
 8004b30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b34:	4b1d      	ldr	r3, [pc, #116]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b3c:	ee07 3a90 	vmov	s15, r3
 8004b40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b44:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b48:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8004bbc <HAL_RCC_GetSysClockFreq+0x2d4>
 8004b4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b60:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b64:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004b66:	4b11      	ldr	r3, [pc, #68]	; (8004bac <HAL_RCC_GetSysClockFreq+0x2c4>)
 8004b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6a:	0a5b      	lsrs	r3, r3, #9
 8004b6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b70:	3301      	adds	r3, #1
 8004b72:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	ee07 3a90 	vmov	s15, r3
 8004b7a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b8a:	ee17 3a90 	vmov	r3, s15
 8004b8e:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004b90:	e005      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61bb      	str	r3, [r7, #24]
    break;
 8004b96:	e002      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8004b98:	4b06      	ldr	r3, [pc, #24]	; (8004bb4 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8004b9a:	61bb      	str	r3, [r7, #24]
    break;
 8004b9c:	bf00      	nop
  }

  return sysclockfreq;
 8004b9e:	69bb      	ldr	r3, [r7, #24]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3724      	adds	r7, #36	; 0x24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	58024400 	.word	0x58024400
 8004bb0:	03d09000 	.word	0x03d09000
 8004bb4:	003d0900 	.word	0x003d0900
 8004bb8:	007a1200 	.word	0x007a1200
 8004bbc:	46000000 	.word	0x46000000
 8004bc0:	4c742400 	.word	0x4c742400
 8004bc4:	4a742400 	.word	0x4a742400
 8004bc8:	4af42400 	.word	0x4af42400

08004bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004bd2:	f7ff fe89 	bl	80048e8 <HAL_RCC_GetSysClockFreq>
 8004bd6:	4601      	mov	r1, r0
 8004bd8:	4b10      	ldr	r3, [pc, #64]	; (8004c1c <HAL_RCC_GetHCLKFreq+0x50>)
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	0a1b      	lsrs	r3, r3, #8
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	4a0f      	ldr	r2, [pc, #60]	; (8004c20 <HAL_RCC_GetHCLKFreq+0x54>)
 8004be4:	5cd3      	ldrb	r3, [r2, r3]
 8004be6:	f003 031f 	and.w	r3, r3, #31
 8004bea:	fa21 f303 	lsr.w	r3, r1, r3
 8004bee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004bf0:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <HAL_RCC_GetHCLKFreq+0x50>)
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	f003 030f 	and.w	r3, r3, #15
 8004bf8:	4a09      	ldr	r2, [pc, #36]	; (8004c20 <HAL_RCC_GetHCLKFreq+0x54>)
 8004bfa:	5cd3      	ldrb	r3, [r2, r3]
 8004bfc:	f003 031f 	and.w	r3, r3, #31
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	fa22 f303 	lsr.w	r3, r2, r3
 8004c06:	4a07      	ldr	r2, [pc, #28]	; (8004c24 <HAL_RCC_GetHCLKFreq+0x58>)
 8004c08:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c0a:	4a07      	ldr	r2, [pc, #28]	; (8004c28 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004c10:	4b04      	ldr	r3, [pc, #16]	; (8004c24 <HAL_RCC_GetHCLKFreq+0x58>)
 8004c12:	681b      	ldr	r3, [r3, #0]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	58024400 	.word	0x58024400
 8004c20:	0801c85c 	.word	0x0801c85c
 8004c24:	20000004 	.word	0x20000004
 8004c28:	20000000 	.word	0x20000000

08004c2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004c30:	f7ff ffcc 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8004c34:	4601      	mov	r1, r0
 8004c36:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	091b      	lsrs	r3, r3, #4
 8004c3c:	f003 0307 	and.w	r3, r3, #7
 8004c40:	4a04      	ldr	r2, [pc, #16]	; (8004c54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c42:	5cd3      	ldrb	r3, [r2, r3]
 8004c44:	f003 031f 	and.w	r3, r3, #31
 8004c48:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	58024400 	.word	0x58024400
 8004c54:	0801c85c 	.word	0x0801c85c

08004c58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004c5c:	f7ff ffb6 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8004c60:	4601      	mov	r1, r0
 8004c62:	4b06      	ldr	r3, [pc, #24]	; (8004c7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	0a1b      	lsrs	r3, r3, #8
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	4a04      	ldr	r2, [pc, #16]	; (8004c80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c6e:	5cd3      	ldrb	r3, [r2, r3]
 8004c70:	f003 031f 	and.w	r3, r3, #31
 8004c74:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	58024400 	.word	0x58024400
 8004c80:	0801c85c 	.word	0x0801c85c

08004c84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	223f      	movs	r2, #63	; 0x3f
 8004c92:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c94:	4b1a      	ldr	r3, [pc, #104]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004c96:	691b      	ldr	r3, [r3, #16]
 8004c98:	f003 0207 	and.w	r2, r3, #7
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004ca0:	4b17      	ldr	r3, [pc, #92]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004cac:	4b14      	ldr	r3, [pc, #80]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	f003 020f 	and.w	r2, r3, #15
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004cb8:	4b11      	ldr	r3, [pc, #68]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004cba:	699b      	ldr	r3, [r3, #24]
 8004cbc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004cc4:	4b0e      	ldr	r3, [pc, #56]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004cdc:	4b08      	ldr	r3, [pc, #32]	; (8004d00 <HAL_RCC_GetClockConfig+0x7c>)
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ce8:	4b06      	ldr	r3, [pc, #24]	; (8004d04 <HAL_RCC_GetClockConfig+0x80>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 020f 	and.w	r2, r3, #15
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	601a      	str	r2, [r3, #0]
}
 8004cf4:	bf00      	nop
 8004cf6:	370c      	adds	r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr
 8004d00:	58024400 	.word	0x58024400
 8004d04:	52002000 	.word	0x52002000

08004d08 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d10:	2300      	movs	r3, #0
 8004d12:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d14:	2300      	movs	r3, #0
 8004d16:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d03d      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2c:	d013      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004d2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d32:	d802      	bhi.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d007      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004d38:	e01f      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004d3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d3e:	d013      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004d40:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004d44:	d01c      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004d46:	e018      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d48:	4baf      	ldr	r3, [pc, #700]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4c:	4aae      	ldr	r2, [pc, #696]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004d4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d52:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004d54:	e015      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3304      	adds	r3, #4
 8004d5a:	2102      	movs	r1, #2
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f001 f95f 	bl	8006020 <RCCEx_PLL2_Config>
 8004d62:	4603      	mov	r3, r0
 8004d64:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004d66:	e00c      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3324      	adds	r3, #36	; 0x24
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f001 fa08 	bl	8006184 <RCCEx_PLL3_Config>
 8004d74:	4603      	mov	r3, r0
 8004d76:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004d78:	e003      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	75fb      	strb	r3, [r7, #23]
      break;
 8004d7e:	e000      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004d80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d82:	7dfb      	ldrb	r3, [r7, #23]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d109      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004d88:	4b9f      	ldr	r3, [pc, #636]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004d8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d94:	499c      	ldr	r1, [pc, #624]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004d96:	4313      	orrs	r3, r2
 8004d98:	650b      	str	r3, [r1, #80]	; 0x50
 8004d9a:	e001      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9c:	7dfb      	ldrb	r3, [r7, #23]
 8004d9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d03d      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	d826      	bhi.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8004db4:	a201      	add	r2, pc, #4	; (adr r2, 8004dbc <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8004db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dba:	bf00      	nop
 8004dbc:	08004dd1 	.word	0x08004dd1
 8004dc0:	08004ddf 	.word	0x08004ddf
 8004dc4:	08004df1 	.word	0x08004df1
 8004dc8:	08004e09 	.word	0x08004e09
 8004dcc:	08004e09 	.word	0x08004e09
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dd0:	4b8d      	ldr	r3, [pc, #564]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd4:	4a8c      	ldr	r2, [pc, #560]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004dd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dda:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ddc:	e015      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	3304      	adds	r3, #4
 8004de2:	2100      	movs	r1, #0
 8004de4:	4618      	mov	r0, r3
 8004de6:	f001 f91b 	bl	8006020 <RCCEx_PLL2_Config>
 8004dea:	4603      	mov	r3, r0
 8004dec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004dee:	e00c      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	3324      	adds	r3, #36	; 0x24
 8004df4:	2100      	movs	r1, #0
 8004df6:	4618      	mov	r0, r3
 8004df8:	f001 f9c4 	bl	8006184 <RCCEx_PLL3_Config>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004e00:	e003      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	75fb      	strb	r3, [r7, #23]
      break;
 8004e06:	e000      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8004e08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e0a:	7dfb      	ldrb	r3, [r7, #23]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d109      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e10:	4b7d      	ldr	r3, [pc, #500]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e14:	f023 0207 	bic.w	r2, r3, #7
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1c:	497a      	ldr	r1, [pc, #488]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	650b      	str	r3, [r1, #80]	; 0x50
 8004e22:	e001      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e24:	7dfb      	ldrb	r3, [r7, #23]
 8004e26:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d03e      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e38:	2b80      	cmp	r3, #128	; 0x80
 8004e3a:	d01c      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004e3c:	2b80      	cmp	r3, #128	; 0x80
 8004e3e:	d804      	bhi.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x142>
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d008      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004e44:	2b40      	cmp	r3, #64	; 0x40
 8004e46:	d00d      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004e48:	e01e      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004e4a:	2bc0      	cmp	r3, #192	; 0xc0
 8004e4c:	d01f      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004e4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e52:	d01e      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004e54:	e018      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e56:	4b6c      	ldr	r3, [pc, #432]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5a:	4a6b      	ldr	r2, [pc, #428]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e60:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004e62:	e017      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3304      	adds	r3, #4
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f001 f8d8 	bl	8006020 <RCCEx_PLL2_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004e74:	e00e      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	3324      	adds	r3, #36	; 0x24
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f001 f981 	bl	8006184 <RCCEx_PLL3_Config>
 8004e82:	4603      	mov	r3, r0
 8004e84:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004e86:	e005      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8004e8c:	e002      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8004e8e:	bf00      	nop
 8004e90:	e000      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8004e92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e94:	7dfb      	ldrb	r3, [r7, #23]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d109      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004e9a:	4b5b      	ldr	r3, [pc, #364]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e9e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ea6:	4958      	ldr	r1, [pc, #352]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	650b      	str	r3, [r1, #80]	; 0x50
 8004eac:	e001      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eae:	7dfb      	ldrb	r3, [r7, #23]
 8004eb0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d044      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004ec4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ec8:	d01f      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004eca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ece:	d805      	bhi.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ed4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ed8:	d00e      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8004eda:	e01f      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x214>
 8004edc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004ee0:	d01f      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8004ee2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ee6:	d01e      	beq.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004ee8:	e018      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eea:	4b47      	ldr	r3, [pc, #284]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eee:	4a46      	ldr	r2, [pc, #280]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ef4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ef6:	e017      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3304      	adds	r3, #4
 8004efc:	2100      	movs	r1, #0
 8004efe:	4618      	mov	r0, r3
 8004f00:	f001 f88e 	bl	8006020 <RCCEx_PLL2_Config>
 8004f04:	4603      	mov	r3, r0
 8004f06:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004f08:	e00e      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	3324      	adds	r3, #36	; 0x24
 8004f0e:	2100      	movs	r1, #0
 8004f10:	4618      	mov	r0, r3
 8004f12:	f001 f937 	bl	8006184 <RCCEx_PLL3_Config>
 8004f16:	4603      	mov	r3, r0
 8004f18:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f1a:	e005      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f20:	e002      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8004f22:	bf00      	nop
 8004f24:	e000      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8004f26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f28:	7dfb      	ldrb	r3, [r7, #23]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004f2e:	4b36      	ldr	r3, [pc, #216]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f32:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004f3c:	4932      	ldr	r1, [pc, #200]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	658b      	str	r3, [r1, #88]	; 0x58
 8004f42:	e001      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f44:	7dfb      	ldrb	r3, [r7, #23]
 8004f46:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d044      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f5e:	d01f      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004f60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f64:	d805      	bhi.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8004f6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f6e:	d00e      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004f70:	e01f      	b.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8004f72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004f76:	d01f      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004f78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f7c:	d01e      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004f7e:	e018      	b.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f80:	4b21      	ldr	r3, [pc, #132]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	4a20      	ldr	r2, [pc, #128]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004f86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f8a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004f8c:	e017      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	3304      	adds	r3, #4
 8004f92:	2100      	movs	r1, #0
 8004f94:	4618      	mov	r0, r3
 8004f96:	f001 f843 	bl	8006020 <RCCEx_PLL2_Config>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004f9e:	e00e      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3324      	adds	r3, #36	; 0x24
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f001 f8ec 	bl	8006184 <RCCEx_PLL3_Config>
 8004fac:	4603      	mov	r3, r0
 8004fae:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004fb0:	e005      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	75fb      	strb	r3, [r7, #23]
      break;
 8004fb6:	e002      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8004fb8:	bf00      	nop
 8004fba:	e000      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8004fbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fbe:	7dfb      	ldrb	r3, [r7, #23]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10a      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004fc4:	4b10      	ldr	r3, [pc, #64]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fd2:	490d      	ldr	r1, [pc, #52]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	658b      	str	r3, [r1, #88]	; 0x58
 8004fd8:	e001      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fda:	7dfb      	ldrb	r3, [r7, #23]
 8004fdc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d035      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fee:	2b10      	cmp	r3, #16
 8004ff0:	d00c      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x304>
 8004ff2:	2b10      	cmp	r3, #16
 8004ff4:	d802      	bhi.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d01b      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8004ffa:	e017      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x324>
 8004ffc:	2b20      	cmp	r3, #32
 8004ffe:	d00c      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x312>
 8005000:	2b30      	cmp	r3, #48	; 0x30
 8005002:	d018      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8005004:	e012      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005006:	bf00      	nop
 8005008:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800500c:	4baf      	ldr	r3, [pc, #700]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800500e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005010:	4aae      	ldr	r2, [pc, #696]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005012:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005016:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005018:	e00e      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	3304      	adds	r3, #4
 800501e:	2102      	movs	r1, #2
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fffd 	bl	8006020 <RCCEx_PLL2_Config>
 8005026:	4603      	mov	r3, r0
 8005028:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800502a:	e005      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	75fb      	strb	r3, [r7, #23]
      break;
 8005030:	e002      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005032:	bf00      	nop
 8005034:	e000      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005036:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005038:	7dfb      	ldrb	r3, [r7, #23]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d109      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800503e:	4ba3      	ldr	r3, [pc, #652]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005042:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800504a:	49a0      	ldr	r1, [pc, #640]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800504c:	4313      	orrs	r3, r2
 800504e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005050:	e001      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005052:	7dfb      	ldrb	r3, [r7, #23]
 8005054:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d042      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005066:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800506a:	d01f      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800506c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005070:	d805      	bhi.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x384>
 8005076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800507a:	d00e      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x392>
 800507c:	e01f      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800507e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005082:	d01f      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005084:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005088:	d01e      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800508a:	e018      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800508c:	4b8f      	ldr	r3, [pc, #572]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800508e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005090:	4a8e      	ldr	r2, [pc, #568]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005092:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005096:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005098:	e017      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	3304      	adds	r3, #4
 800509e:	2100      	movs	r1, #0
 80050a0:	4618      	mov	r0, r3
 80050a2:	f000 ffbd 	bl	8006020 <RCCEx_PLL2_Config>
 80050a6:	4603      	mov	r3, r0
 80050a8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80050aa:	e00e      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	3324      	adds	r3, #36	; 0x24
 80050b0:	2100      	movs	r1, #0
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 f866 	bl	8006184 <RCCEx_PLL3_Config>
 80050b8:	4603      	mov	r3, r0
 80050ba:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80050bc:	e005      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	75fb      	strb	r3, [r7, #23]
      break;
 80050c2:	e002      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80050c4:	bf00      	nop
 80050c6:	e000      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80050c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050ca:	7dfb      	ldrb	r3, [r7, #23]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d109      	bne.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80050d0:	4b7e      	ldr	r3, [pc, #504]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80050d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050d4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050dc:	497b      	ldr	r1, [pc, #492]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	650b      	str	r3, [r1, #80]	; 0x50
 80050e2:	e001      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e4:	7dfb      	ldrb	r3, [r7, #23]
 80050e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d042      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80050fc:	d01b      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80050fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005102:	d805      	bhi.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005104:	2b00      	cmp	r3, #0
 8005106:	d022      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x446>
 8005108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800510c:	d00a      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800510e:	e01b      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8005110:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005114:	d01d      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8005116:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800511a:	d01c      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 800511c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005120:	d01b      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x452>
 8005122:	e011      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3304      	adds	r3, #4
 8005128:	2101      	movs	r1, #1
 800512a:	4618      	mov	r0, r3
 800512c:	f000 ff78 	bl	8006020 <RCCEx_PLL2_Config>
 8005130:	4603      	mov	r3, r0
 8005132:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005134:	e012      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	3324      	adds	r3, #36	; 0x24
 800513a:	2101      	movs	r1, #1
 800513c:	4618      	mov	r0, r3
 800513e:	f001 f821 	bl	8006184 <RCCEx_PLL3_Config>
 8005142:	4603      	mov	r3, r0
 8005144:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005146:	e009      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	75fb      	strb	r3, [r7, #23]
      break;
 800514c:	e006      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800514e:	bf00      	nop
 8005150:	e004      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005152:	bf00      	nop
 8005154:	e002      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005156:	bf00      	nop
 8005158:	e000      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800515a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800515c:	7dfb      	ldrb	r3, [r7, #23]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d109      	bne.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005162:	4b5a      	ldr	r3, [pc, #360]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005164:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005166:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800516e:	4957      	ldr	r1, [pc, #348]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005170:	4313      	orrs	r3, r2
 8005172:	650b      	str	r3, [r1, #80]	; 0x50
 8005174:	e001      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005176:	7dfb      	ldrb	r3, [r7, #23]
 8005178:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d044      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800518c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005190:	d01b      	beq.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005192:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005196:	d805      	bhi.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8005198:	2b00      	cmp	r3, #0
 800519a:	d022      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800519c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051a0:	d00a      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80051a2:	e01b      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80051a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a8:	d01d      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80051aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051ae:	d01c      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80051b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80051b4:	d01b      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80051b6:	e011      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	3304      	adds	r3, #4
 80051bc:	2101      	movs	r1, #1
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 ff2e 	bl	8006020 <RCCEx_PLL2_Config>
 80051c4:	4603      	mov	r3, r0
 80051c6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80051c8:	e012      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3324      	adds	r3, #36	; 0x24
 80051ce:	2101      	movs	r1, #1
 80051d0:	4618      	mov	r0, r3
 80051d2:	f000 ffd7 	bl	8006184 <RCCEx_PLL3_Config>
 80051d6:	4603      	mov	r3, r0
 80051d8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80051da:	e009      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	75fb      	strb	r3, [r7, #23]
      break;
 80051e0:	e006      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80051e2:	bf00      	nop
 80051e4:	e004      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80051e6:	bf00      	nop
 80051e8:	e002      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80051ea:	bf00      	nop
 80051ec:	e000      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80051ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051f0:	7dfb      	ldrb	r3, [r7, #23]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10a      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80051f6:	4b35      	ldr	r3, [pc, #212]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80051f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005204:	4931      	ldr	r1, [pc, #196]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005206:	4313      	orrs	r3, r2
 8005208:	658b      	str	r3, [r1, #88]	; 0x58
 800520a:	e001      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520c:	7dfb      	ldrb	r3, [r7, #23]
 800520e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d02d      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005220:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005224:	d005      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8005226:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800522a:	d009      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x538>
 800522c:	2b00      	cmp	r3, #0
 800522e:	d013      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8005230:	e00f      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005232:	4b26      	ldr	r3, [pc, #152]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005236:	4a25      	ldr	r2, [pc, #148]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800523c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800523e:	e00c      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3304      	adds	r3, #4
 8005244:	2101      	movs	r1, #1
 8005246:	4618      	mov	r0, r3
 8005248:	f000 feea 	bl	8006020 <RCCEx_PLL2_Config>
 800524c:	4603      	mov	r3, r0
 800524e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005250:	e003      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	75fb      	strb	r3, [r7, #23]
      break;
 8005256:	e000      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8005258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800525a:	7dfb      	ldrb	r3, [r7, #23]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d109      	bne.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005260:	4b1a      	ldr	r3, [pc, #104]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005264:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800526c:	4917      	ldr	r1, [pc, #92]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800526e:	4313      	orrs	r3, r2
 8005270:	650b      	str	r3, [r1, #80]	; 0x50
 8005272:	e001      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005274:	7dfb      	ldrb	r3, [r7, #23]
 8005276:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d035      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005288:	2b03      	cmp	r3, #3
 800528a:	d81b      	bhi.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800528c:	a201      	add	r2, pc, #4	; (adr r2, 8005294 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 800528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005292:	bf00      	nop
 8005294:	080052d1 	.word	0x080052d1
 8005298:	080052a5 	.word	0x080052a5
 800529c:	080052b3 	.word	0x080052b3
 80052a0:	080052d1 	.word	0x080052d1
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a4:	4b09      	ldr	r3, [pc, #36]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80052a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a8:	4a08      	ldr	r2, [pc, #32]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80052aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80052b0:	e00f      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	3304      	adds	r3, #4
 80052b6:	2102      	movs	r1, #2
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 feb1 	bl	8006020 <RCCEx_PLL2_Config>
 80052be:	4603      	mov	r3, r0
 80052c0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80052c2:	e006      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	75fb      	strb	r3, [r7, #23]
      break;
 80052c8:	e003      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 80052ca:	bf00      	nop
 80052cc:	58024400 	.word	0x58024400
      break;
 80052d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052d2:	7dfb      	ldrb	r3, [r7, #23]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d109      	bne.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80052d8:	4bba      	ldr	r3, [pc, #744]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80052da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052dc:	f023 0203 	bic.w	r2, r3, #3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e4:	49b7      	ldr	r1, [pc, #732]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80052ea:	e001      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ec:	7dfb      	ldrb	r3, [r7, #23]
 80052ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 8086 	beq.w	800540a <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052fe:	4bb2      	ldr	r3, [pc, #712]	; (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4ab1      	ldr	r2, [pc, #708]	; (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005308:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800530a:	f7fc f9c9 	bl	80016a0 <HAL_GetTick>
 800530e:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005310:	e009      	b.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005312:	f7fc f9c5 	bl	80016a0 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b64      	cmp	r3, #100	; 0x64
 800531e:	d902      	bls.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	75fb      	strb	r3, [r7, #23]
        break;
 8005324:	e005      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005326:	4ba8      	ldr	r3, [pc, #672]	; (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0ef      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8005332:	7dfb      	ldrb	r3, [r7, #23]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d166      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005338:	4ba2      	ldr	r3, [pc, #648]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800533a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005342:	4053      	eors	r3, r2
 8005344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005348:	2b00      	cmp	r3, #0
 800534a:	d013      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800534c:	4b9d      	ldr	r3, [pc, #628]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800534e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005354:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005356:	4b9b      	ldr	r3, [pc, #620]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535a:	4a9a      	ldr	r2, [pc, #616]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800535c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005360:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005362:	4b98      	ldr	r3, [pc, #608]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005366:	4a97      	ldr	r2, [pc, #604]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800536c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800536e:	4a95      	ldr	r2, [pc, #596]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800537a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800537e:	d115      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005380:	f7fc f98e 	bl	80016a0 <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005386:	e00b      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005388:	f7fc f98a 	bl	80016a0 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	f241 3288 	movw	r2, #5000	; 0x1388
 8005396:	4293      	cmp	r3, r2
 8005398:	d902      	bls.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	75fb      	strb	r3, [r7, #23]
            break;
 800539e:	e005      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053a0:	4b88      	ldr	r3, [pc, #544]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d0ed      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 80053ac:	7dfb      	ldrb	r3, [r7, #23]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d126      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80053b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053c0:	d10d      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80053c2:	4b80      	ldr	r3, [pc, #512]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80053d0:	0919      	lsrs	r1, r3, #4
 80053d2:	4b7e      	ldr	r3, [pc, #504]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 80053d4:	400b      	ands	r3, r1
 80053d6:	497b      	ldr	r1, [pc, #492]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	610b      	str	r3, [r1, #16]
 80053dc:	e005      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 80053de:	4b79      	ldr	r3, [pc, #484]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	4a78      	ldr	r2, [pc, #480]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053e4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80053e8:	6113      	str	r3, [r2, #16]
 80053ea:	4b76      	ldr	r3, [pc, #472]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80053f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f8:	4972      	ldr	r1, [pc, #456]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80053fa:	4313      	orrs	r3, r2
 80053fc:	670b      	str	r3, [r1, #112]	; 0x70
 80053fe:	e004      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005400:	7dfb      	ldrb	r3, [r7, #23]
 8005402:	75bb      	strb	r3, [r7, #22]
 8005404:	e001      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005406:	7dfb      	ldrb	r3, [r7, #23]
 8005408:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d07d      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800541a:	2b28      	cmp	r3, #40	; 0x28
 800541c:	d866      	bhi.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 800541e:	a201      	add	r2, pc, #4	; (adr r2, 8005424 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005424:	080054f3 	.word	0x080054f3
 8005428:	080054ed 	.word	0x080054ed
 800542c:	080054ed 	.word	0x080054ed
 8005430:	080054ed 	.word	0x080054ed
 8005434:	080054ed 	.word	0x080054ed
 8005438:	080054ed 	.word	0x080054ed
 800543c:	080054ed 	.word	0x080054ed
 8005440:	080054ed 	.word	0x080054ed
 8005444:	080054c9 	.word	0x080054c9
 8005448:	080054ed 	.word	0x080054ed
 800544c:	080054ed 	.word	0x080054ed
 8005450:	080054ed 	.word	0x080054ed
 8005454:	080054ed 	.word	0x080054ed
 8005458:	080054ed 	.word	0x080054ed
 800545c:	080054ed 	.word	0x080054ed
 8005460:	080054ed 	.word	0x080054ed
 8005464:	080054db 	.word	0x080054db
 8005468:	080054ed 	.word	0x080054ed
 800546c:	080054ed 	.word	0x080054ed
 8005470:	080054ed 	.word	0x080054ed
 8005474:	080054ed 	.word	0x080054ed
 8005478:	080054ed 	.word	0x080054ed
 800547c:	080054ed 	.word	0x080054ed
 8005480:	080054ed 	.word	0x080054ed
 8005484:	080054f3 	.word	0x080054f3
 8005488:	080054ed 	.word	0x080054ed
 800548c:	080054ed 	.word	0x080054ed
 8005490:	080054ed 	.word	0x080054ed
 8005494:	080054ed 	.word	0x080054ed
 8005498:	080054ed 	.word	0x080054ed
 800549c:	080054ed 	.word	0x080054ed
 80054a0:	080054ed 	.word	0x080054ed
 80054a4:	080054f3 	.word	0x080054f3
 80054a8:	080054ed 	.word	0x080054ed
 80054ac:	080054ed 	.word	0x080054ed
 80054b0:	080054ed 	.word	0x080054ed
 80054b4:	080054ed 	.word	0x080054ed
 80054b8:	080054ed 	.word	0x080054ed
 80054bc:	080054ed 	.word	0x080054ed
 80054c0:	080054ed 	.word	0x080054ed
 80054c4:	080054f3 	.word	0x080054f3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	3304      	adds	r3, #4
 80054cc:	2101      	movs	r1, #1
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 fda6 	bl	8006020 <RCCEx_PLL2_Config>
 80054d4:	4603      	mov	r3, r0
 80054d6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80054d8:	e00c      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	3324      	adds	r3, #36	; 0x24
 80054de:	2101      	movs	r1, #1
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 fe4f 	bl	8006184 <RCCEx_PLL3_Config>
 80054e6:	4603      	mov	r3, r0
 80054e8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80054ea:	e003      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	75fb      	strb	r3, [r7, #23]
      break;
 80054f0:	e000      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 80054f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054f4:	7dfb      	ldrb	r3, [r7, #23]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d109      	bne.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80054fa:	4b32      	ldr	r3, [pc, #200]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80054fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054fe:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005506:	492f      	ldr	r1, [pc, #188]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005508:	4313      	orrs	r3, r2
 800550a:	654b      	str	r3, [r1, #84]	; 0x54
 800550c:	e001      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800550e:	7dfb      	ldrb	r3, [r7, #23]
 8005510:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d037      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005522:	2b05      	cmp	r3, #5
 8005524:	d820      	bhi.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8005526:	a201      	add	r2, pc, #4	; (adr r2, 800552c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800552c:	0800556f 	.word	0x0800556f
 8005530:	08005545 	.word	0x08005545
 8005534:	08005557 	.word	0x08005557
 8005538:	0800556f 	.word	0x0800556f
 800553c:	0800556f 	.word	0x0800556f
 8005540:	0800556f 	.word	0x0800556f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	3304      	adds	r3, #4
 8005548:	2101      	movs	r1, #1
 800554a:	4618      	mov	r0, r3
 800554c:	f000 fd68 	bl	8006020 <RCCEx_PLL2_Config>
 8005550:	4603      	mov	r3, r0
 8005552:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005554:	e00c      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	3324      	adds	r3, #36	; 0x24
 800555a:	2101      	movs	r1, #1
 800555c:	4618      	mov	r0, r3
 800555e:	f000 fe11 	bl	8006184 <RCCEx_PLL3_Config>
 8005562:	4603      	mov	r3, r0
 8005564:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005566:	e003      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	75fb      	strb	r3, [r7, #23]
      break;
 800556c:	e000      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 800556e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005570:	7dfb      	ldrb	r3, [r7, #23]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d109      	bne.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005576:	4b13      	ldr	r3, [pc, #76]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557a:	f023 0207 	bic.w	r2, r3, #7
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005582:	4910      	ldr	r1, [pc, #64]	; (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005584:	4313      	orrs	r3, r2
 8005586:	654b      	str	r3, [r1, #84]	; 0x54
 8005588:	e001      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800558a:	7dfb      	ldrb	r3, [r7, #23]
 800558c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0304 	and.w	r3, r3, #4
 8005596:	2b00      	cmp	r3, #0
 8005598:	d040      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a0:	2b05      	cmp	r3, #5
 80055a2:	d827      	bhi.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80055a4:	a201      	add	r2, pc, #4	; (adr r2, 80055ac <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80055a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055aa:	bf00      	nop
 80055ac:	080055fb 	.word	0x080055fb
 80055b0:	080055d1 	.word	0x080055d1
 80055b4:	080055e3 	.word	0x080055e3
 80055b8:	080055fb 	.word	0x080055fb
 80055bc:	080055fb 	.word	0x080055fb
 80055c0:	080055fb 	.word	0x080055fb
 80055c4:	58024400 	.word	0x58024400
 80055c8:	58024800 	.word	0x58024800
 80055cc:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3304      	adds	r3, #4
 80055d4:	2101      	movs	r1, #1
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fd22 	bl	8006020 <RCCEx_PLL2_Config>
 80055dc:	4603      	mov	r3, r0
 80055de:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80055e0:	e00c      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3324      	adds	r3, #36	; 0x24
 80055e6:	2101      	movs	r1, #1
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 fdcb 	bl	8006184 <RCCEx_PLL3_Config>
 80055ee:	4603      	mov	r3, r0
 80055f0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80055f2:	e003      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	75fb      	strb	r3, [r7, #23]
      break;
 80055f8:	e000      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 80055fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055fc:	7dfb      	ldrb	r3, [r7, #23]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10a      	bne.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005602:	4bb2      	ldr	r3, [pc, #712]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005606:	f023 0207 	bic.w	r2, r3, #7
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005610:	49ae      	ldr	r1, [pc, #696]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005612:	4313      	orrs	r3, r2
 8005614:	658b      	str	r3, [r1, #88]	; 0x58
 8005616:	e001      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005618:	7dfb      	ldrb	r3, [r7, #23]
 800561a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0320 	and.w	r3, r3, #32
 8005624:	2b00      	cmp	r3, #0
 8005626:	d044      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800562e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005632:	d01b      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x964>
 8005634:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005638:	d805      	bhi.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800563a:	2b00      	cmp	r3, #0
 800563c:	d022      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 800563e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005642:	d00a      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x952>
 8005644:	e01b      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005646:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800564a:	d01d      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x980>
 800564c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005650:	d01c      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x984>
 8005652:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005656:	d01b      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8005658:	e011      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	3304      	adds	r3, #4
 800565e:	2100      	movs	r1, #0
 8005660:	4618      	mov	r0, r3
 8005662:	f000 fcdd 	bl	8006020 <RCCEx_PLL2_Config>
 8005666:	4603      	mov	r3, r0
 8005668:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800566a:	e012      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3324      	adds	r3, #36	; 0x24
 8005670:	2102      	movs	r1, #2
 8005672:	4618      	mov	r0, r3
 8005674:	f000 fd86 	bl	8006184 <RCCEx_PLL3_Config>
 8005678:	4603      	mov	r3, r0
 800567a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800567c:	e009      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	75fb      	strb	r3, [r7, #23]
      break;
 8005682:	e006      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8005684:	bf00      	nop
 8005686:	e004      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8005688:	bf00      	nop
 800568a:	e002      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 800568c:	bf00      	nop
 800568e:	e000      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8005690:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005692:	7dfb      	ldrb	r3, [r7, #23]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10a      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005698:	4b8c      	ldr	r3, [pc, #560]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800569a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800569c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056a6:	4989      	ldr	r1, [pc, #548]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	654b      	str	r3, [r1, #84]	; 0x54
 80056ac:	e001      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ae:	7dfb      	ldrb	r3, [r7, #23]
 80056b0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d044      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80056c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056c8:	d01b      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 80056ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ce:	d805      	bhi.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d022      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80056d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056d8:	d00a      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80056da:	e01b      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 80056dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e0:	d01d      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80056e2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80056e6:	d01c      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 80056e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056ec:	d01b      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 80056ee:	e011      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3304      	adds	r3, #4
 80056f4:	2100      	movs	r1, #0
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fc92 	bl	8006020 <RCCEx_PLL2_Config>
 80056fc:	4603      	mov	r3, r0
 80056fe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005700:	e012      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	3324      	adds	r3, #36	; 0x24
 8005706:	2102      	movs	r1, #2
 8005708:	4618      	mov	r0, r3
 800570a:	f000 fd3b 	bl	8006184 <RCCEx_PLL3_Config>
 800570e:	4603      	mov	r3, r0
 8005710:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005712:	e009      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	75fb      	strb	r3, [r7, #23]
      break;
 8005718:	e006      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800571a:	bf00      	nop
 800571c:	e004      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800571e:	bf00      	nop
 8005720:	e002      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8005722:	bf00      	nop
 8005724:	e000      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8005726:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005728:	7dfb      	ldrb	r3, [r7, #23]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10a      	bne.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800572e:	4b67      	ldr	r3, [pc, #412]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005732:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800573c:	4963      	ldr	r1, [pc, #396]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800573e:	4313      	orrs	r3, r2
 8005740:	658b      	str	r3, [r1, #88]	; 0x58
 8005742:	e001      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005744:	7dfb      	ldrb	r3, [r7, #23]
 8005746:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005750:	2b00      	cmp	r3, #0
 8005752:	d044      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800575a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800575e:	d01b      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8005760:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005764:	d805      	bhi.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8005766:	2b00      	cmp	r3, #0
 8005768:	d022      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800576a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800576e:	d00a      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005770:	e01b      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8005772:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005776:	d01d      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8005778:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800577c:	d01c      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800577e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005782:	d01b      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8005784:	e011      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	3304      	adds	r3, #4
 800578a:	2100      	movs	r1, #0
 800578c:	4618      	mov	r0, r3
 800578e:	f000 fc47 	bl	8006020 <RCCEx_PLL2_Config>
 8005792:	4603      	mov	r3, r0
 8005794:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005796:	e012      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	3324      	adds	r3, #36	; 0x24
 800579c:	2102      	movs	r1, #2
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 fcf0 	bl	8006184 <RCCEx_PLL3_Config>
 80057a4:	4603      	mov	r3, r0
 80057a6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80057a8:	e009      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	75fb      	strb	r3, [r7, #23]
      break;
 80057ae:	e006      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80057b0:	bf00      	nop
 80057b2:	e004      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80057b4:	bf00      	nop
 80057b6:	e002      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80057b8:	bf00      	nop
 80057ba:	e000      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80057bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057be:	7dfb      	ldrb	r3, [r7, #23]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10a      	bne.n	80057da <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80057c4:	4b41      	ldr	r3, [pc, #260]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80057c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057d2:	493e      	ldr	r1, [pc, #248]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	658b      	str	r3, [r1, #88]	; 0x58
 80057d8:	e001      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057da:	7dfb      	ldrb	r3, [r7, #23]
 80057dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d01a      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057f4:	d10a      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3324      	adds	r3, #36	; 0x24
 80057fa:	2102      	movs	r1, #2
 80057fc:	4618      	mov	r0, r3
 80057fe:	f000 fcc1 	bl	8006184 <RCCEx_PLL3_Config>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800580c:	4b2f      	ldr	r3, [pc, #188]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800580e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005810:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800581a:	492c      	ldr	r1, [pc, #176]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800581c:	4313      	orrs	r3, r2
 800581e:	654b      	str	r3, [r1, #84]	; 0x54

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0310 	and.w	r3, r3, #16
 8005828:	2b00      	cmp	r3, #0
 800582a:	d01a      	beq.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005832:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005836:	d10a      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	3324      	adds	r3, #36	; 0x24
 800583c:	2102      	movs	r1, #2
 800583e:	4618      	mov	r0, r3
 8005840:	f000 fca0 	bl	8006184 <RCCEx_PLL3_Config>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d001      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800584e:	4b1f      	ldr	r3, [pc, #124]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8005850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005852:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800585c:	491b      	ldr	r1, [pc, #108]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800585e:	4313      	orrs	r3, r2
 8005860:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d032      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005878:	d00d      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 800587a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800587e:	d016      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d111      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	3304      	adds	r3, #4
 8005888:	2100      	movs	r1, #0
 800588a:	4618      	mov	r0, r3
 800588c:	f000 fbc8 	bl	8006020 <RCCEx_PLL2_Config>
 8005890:	4603      	mov	r3, r0
 8005892:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005894:	e00c      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	3324      	adds	r3, #36	; 0x24
 800589a:	2102      	movs	r1, #2
 800589c:	4618      	mov	r0, r3
 800589e:	f000 fc71 	bl	8006184 <RCCEx_PLL3_Config>
 80058a2:	4603      	mov	r3, r0
 80058a4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80058a6:	e003      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	75fb      	strb	r3, [r7, #23]
      break;
 80058ac:	e000      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80058ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058b0:	7dfb      	ldrb	r3, [r7, #23]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10c      	bne.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058b6:	4b05      	ldr	r3, [pc, #20]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80058b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80058c4:	4901      	ldr	r1, [pc, #4]	; (80058cc <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	658b      	str	r3, [r1, #88]	; 0x58
 80058ca:	e003      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 80058cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d0:	7dfb      	ldrb	r3, [r7, #23]
 80058d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d02f      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058ea:	d00c      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80058ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80058f0:	d015      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xc16>
 80058f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058f6:	d10f      	bne.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f8:	4b71      	ldr	r3, [pc, #452]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80058fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fc:	4a70      	ldr	r2, [pc, #448]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80058fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005902:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005904:	e00c      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	3324      	adds	r3, #36	; 0x24
 800590a:	2101      	movs	r1, #1
 800590c:	4618      	mov	r0, r3
 800590e:	f000 fc39 	bl	8006184 <RCCEx_PLL3_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005916:	e003      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	75fb      	strb	r3, [r7, #23]
      break;
 800591c:	e000      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 800591e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005920:	7dfb      	ldrb	r3, [r7, #23]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10a      	bne.n	800593c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005926:	4b66      	ldr	r3, [pc, #408]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005934:	4962      	ldr	r1, [pc, #392]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005936:	4313      	orrs	r3, r2
 8005938:	654b      	str	r3, [r1, #84]	; 0x54
 800593a:	e001      	b.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593c:	7dfb      	ldrb	r3, [r7, #23]
 800593e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d029      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005950:	2b00      	cmp	r3, #0
 8005952:	d003      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8005954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005958:	d007      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0xc62>
 800595a:	e00f      	b.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800595c:	4b58      	ldr	r3, [pc, #352]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 800595e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005960:	4a57      	ldr	r2, [pc, #348]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005962:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005966:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005968:	e00b      	b.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	3304      	adds	r3, #4
 800596e:	2102      	movs	r1, #2
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fb55 	bl	8006020 <RCCEx_PLL2_Config>
 8005976:	4603      	mov	r3, r0
 8005978:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800597a:	e002      	b.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	75fb      	strb	r3, [r7, #23]
      break;
 8005980:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005982:	7dfb      	ldrb	r3, [r7, #23]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d109      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005988:	4b4d      	ldr	r3, [pc, #308]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 800598a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800598c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005994:	494a      	ldr	r1, [pc, #296]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005996:	4313      	orrs	r3, r2
 8005998:	64cb      	str	r3, [r1, #76]	; 0x4c
 800599a:	e001      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800599c:	7dfb      	ldrb	r3, [r7, #23]
 800599e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00a      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3324      	adds	r3, #36	; 0x24
 80059b0:	2102      	movs	r1, #2
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fbe6 	bl	8006184 <RCCEx_PLL3_Config>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d02f      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059d6:	d00c      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80059d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059dc:	d802      	bhi.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d011      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 80059e2:	e00d      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 80059e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059e8:	d00f      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xd02>
 80059ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059ee:	d00e      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0xd06>
 80059f0:	e006      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059f2:	4b33      	ldr	r3, [pc, #204]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80059f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f6:	4a32      	ldr	r2, [pc, #200]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 80059f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059fc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80059fe:	e007      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	75fb      	strb	r3, [r7, #23]
      break;
 8005a04:	e004      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005a06:	bf00      	nop
 8005a08:	e002      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005a0a:	bf00      	nop
 8005a0c:	e000      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8005a0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a10:	7dfb      	ldrb	r3, [r7, #23]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d109      	bne.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a16:	4b2a      	ldr	r3, [pc, #168]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a1a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a22:	4927      	ldr	r1, [pc, #156]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	654b      	str	r3, [r1, #84]	; 0x54
 8005a28:	e001      	b.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a2a:	7dfb      	ldrb	r3, [r7, #23]
 8005a2c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d008      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005a3a:	4b21      	ldr	r3, [pc, #132]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a46:	491e      	ldr	r1, [pc, #120]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d008      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a58:	4b19      	ldr	r3, [pc, #100]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a5c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a64:	4916      	ldr	r1, [pc, #88]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00d      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a76:	4b12      	ldr	r3, [pc, #72]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	4a11      	ldr	r2, [pc, #68]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005a80:	6113      	str	r3, [r2, #16]
 8005a82:	4b0f      	ldr	r3, [pc, #60]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005a8c:	490c      	ldr	r1, [pc, #48]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	da08      	bge.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0xda4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005a9a:	4b09      	ldr	r3, [pc, #36]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aa6:	4906      	ldr	r1, [pc, #24]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xdb8>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8005aac:	7dbb      	ldrb	r3, [r7, #22]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e000      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
  }
  return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3718      	adds	r7, #24
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	58024400 	.word	0x58024400

08005ac4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005ac8:	f7ff f880 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8005acc:	4601      	mov	r1, r0
 8005ace:	4b06      	ldr	r3, [pc, #24]	; (8005ae8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	091b      	lsrs	r3, r3, #4
 8005ad4:	f003 0307 	and.w	r3, r3, #7
 8005ad8:	4a04      	ldr	r2, [pc, #16]	; (8005aec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005ada:	5cd3      	ldrb	r3, [r2, r3]
 8005adc:	f003 031f 	and.w	r3, r3, #31
 8005ae0:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	58024400 	.word	0x58024400
 8005aec:	0801c85c 	.word	0x0801c85c

08005af0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b089      	sub	sp, #36	; 0x24
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005af8:	4b9d      	ldr	r3, [pc, #628]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afc:	f003 0303 	and.w	r3, r3, #3
 8005b00:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005b02:	4b9b      	ldr	r3, [pc, #620]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b06:	0b1b      	lsrs	r3, r3, #12
 8005b08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b0c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005b0e:	4b98      	ldr	r3, [pc, #608]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b12:	091b      	lsrs	r3, r3, #4
 8005b14:	f003 0301 	and.w	r3, r3, #1
 8005b18:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005b1a:	4b95      	ldr	r3, [pc, #596]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1e:	08db      	lsrs	r3, r3, #3
 8005b20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	fb02 f303 	mul.w	r3, r2, r3
 8005b2a:	ee07 3a90 	vmov	s15, r3
 8005b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 810a 	beq.w	8005d52 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8005b3e:	69bb      	ldr	r3, [r7, #24]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d05a      	beq.n	8005bfa <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d302      	bcc.n	8005b4e <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d078      	beq.n	8005c3e <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8005b4c:	e099      	b.n	8005c82 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b4e:	4b88      	ldr	r3, [pc, #544]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0320 	and.w	r3, r3, #32
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d02d      	beq.n	8005bb6 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005b5a:	4b85      	ldr	r3, [pc, #532]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	08db      	lsrs	r3, r3, #3
 8005b60:	f003 0303 	and.w	r3, r3, #3
 8005b64:	4a83      	ldr	r2, [pc, #524]	; (8005d74 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8005b66:	fa22 f303 	lsr.w	r3, r2, r3
 8005b6a:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	ee07 3a90 	vmov	s15, r3
 8005b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	ee07 3a90 	vmov	s15, r3
 8005b7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b84:	4b7a      	ldr	r3, [pc, #488]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b8c:	ee07 3a90 	vmov	s15, r3
 8005b90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b94:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b98:	eddf 5a77 	vldr	s11, [pc, #476]	; 8005d78 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005b9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ba0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ba4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ba8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005bb4:	e087      	b.n	8005cc6 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	ee07 3a90 	vmov	s15, r3
 8005bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8005d7c <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8005bc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bc8:	4b69      	ldr	r3, [pc, #420]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bd0:	ee07 3a90 	vmov	s15, r3
 8005bd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bd8:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bdc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8005d78 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005be0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005be4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005be8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005bf8:	e065      	b.n	8005cc6 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	ee07 3a90 	vmov	s15, r3
 8005c00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c04:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8005d80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005c08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c0c:	4b58      	ldr	r3, [pc, #352]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c14:	ee07 3a90 	vmov	s15, r3
 8005c18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c1c:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c20:	eddf 5a55 	vldr	s11, [pc, #340]	; 8005d78 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005c24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c2c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c38:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c3c:	e043      	b.n	8005cc6 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	ee07 3a90 	vmov	s15, r3
 8005c44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c48:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005d84 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8005c4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c50:	4b47      	ldr	r3, [pc, #284]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c58:	ee07 3a90 	vmov	s15, r3
 8005c5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c60:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c64:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005d78 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005c68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c70:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c7c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c80:	e021      	b.n	8005cc6 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	ee07 3a90 	vmov	s15, r3
 8005c88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c8c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8005d80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8005c90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c94:	4b36      	ldr	r3, [pc, #216]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c9c:	ee07 3a90 	vmov	s15, r3
 8005ca0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ca4:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ca8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005d78 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8005cac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cb4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005cb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cc0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cc4:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005cc6:	4b2a      	ldr	r3, [pc, #168]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cca:	0a5b      	lsrs	r3, r3, #9
 8005ccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cd0:	ee07 3a90 	vmov	s15, r3
 8005cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cdc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ce0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ce8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cec:	ee17 2a90 	vmov	r2, s15
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005cf4:	4b1e      	ldr	r3, [pc, #120]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	0c1b      	lsrs	r3, r3, #16
 8005cfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cfe:	ee07 3a90 	vmov	s15, r3
 8005d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d1a:	ee17 2a90 	vmov	r2, s15
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005d22:	4b13      	ldr	r3, [pc, #76]	; (8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8005d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d26:	0e1b      	lsrs	r3, r3, #24
 8005d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d2c:	ee07 3a90 	vmov	s15, r3
 8005d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d48:	ee17 2a90 	vmov	r2, s15
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d50:	e008      	b.n	8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	609a      	str	r2, [r3, #8]
}
 8005d64:	bf00      	nop
 8005d66:	3724      	adds	r7, #36	; 0x24
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	58024400 	.word	0x58024400
 8005d74:	03d09000 	.word	0x03d09000
 8005d78:	46000000 	.word	0x46000000
 8005d7c:	4c742400 	.word	0x4c742400
 8005d80:	4a742400 	.word	0x4a742400
 8005d84:	4af42400 	.word	0x4af42400

08005d88 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b089      	sub	sp, #36	; 0x24
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d90:	4b9d      	ldr	r3, [pc, #628]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d94:	f003 0303 	and.w	r3, r3, #3
 8005d98:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005d9a:	4b9b      	ldr	r3, [pc, #620]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9e:	0d1b      	lsrs	r3, r3, #20
 8005da0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005da4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005da6:	4b98      	ldr	r3, [pc, #608]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005daa:	0a1b      	lsrs	r3, r3, #8
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005db2:	4b95      	ldr	r3, [pc, #596]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db6:	08db      	lsrs	r3, r3, #3
 8005db8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	fb02 f303 	mul.w	r3, r2, r3
 8005dc2:	ee07 3a90 	vmov	s15, r3
 8005dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 810a 	beq.w	8005fea <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d05a      	beq.n	8005e92 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d302      	bcc.n	8005de6 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d078      	beq.n	8005ed6 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8005de4:	e099      	b.n	8005f1a <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005de6:	4b88      	ldr	r3, [pc, #544]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0320 	and.w	r3, r3, #32
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d02d      	beq.n	8005e4e <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005df2:	4b85      	ldr	r3, [pc, #532]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	08db      	lsrs	r3, r3, #3
 8005df8:	f003 0303 	and.w	r3, r3, #3
 8005dfc:	4a83      	ldr	r2, [pc, #524]	; (800600c <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8005dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8005e02:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	ee07 3a90 	vmov	s15, r3
 8005e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	ee07 3a90 	vmov	s15, r3
 8005e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e1c:	4b7a      	ldr	r3, [pc, #488]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e24:	ee07 3a90 	vmov	s15, r3
 8005e28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e2c:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e30:	eddf 5a77 	vldr	s11, [pc, #476]	; 8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005e34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e3c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e48:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005e4c:	e087      	b.n	8005f5e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	ee07 3a90 	vmov	s15, r3
 8005e54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e58:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8006014 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8005e5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e60:	4b69      	ldr	r3, [pc, #420]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e68:	ee07 3a90 	vmov	s15, r3
 8005e6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e70:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e74:	eddf 5a66 	vldr	s11, [pc, #408]	; 8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005e78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e80:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e8c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e90:	e065      	b.n	8005f5e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	ee07 3a90 	vmov	s15, r3
 8005e98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e9c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8006018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8005ea0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ea4:	4b58      	ldr	r3, [pc, #352]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eac:	ee07 3a90 	vmov	s15, r3
 8005eb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eb4:	ed97 6a03 	vldr	s12, [r7, #12]
 8005eb8:	eddf 5a55 	vldr	s11, [pc, #340]	; 8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005ebc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ec0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ec4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ec8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ed0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ed4:	e043      	b.n	8005f5e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ee0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800601c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8005ee4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ee8:	4b47      	ldr	r3, [pc, #284]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef0:	ee07 3a90 	vmov	s15, r3
 8005ef4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ef8:	ed97 6a03 	vldr	s12, [r7, #12]
 8005efc:	eddf 5a44 	vldr	s11, [pc, #272]	; 8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005f00:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f08:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f14:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f18:	e021      	b.n	8005f5e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	ee07 3a90 	vmov	s15, r3
 8005f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f24:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8006018 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8005f28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f2c:	4b36      	ldr	r3, [pc, #216]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f34:	ee07 3a90 	vmov	s15, r3
 8005f38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f3c:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f40:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8005f44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f4c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f58:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f5c:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005f5e:	4b2a      	ldr	r3, [pc, #168]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f62:	0a5b      	lsrs	r3, r3, #9
 8005f64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f68:	ee07 3a90 	vmov	s15, r3
 8005f6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f70:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f78:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f84:	ee17 2a90 	vmov	r2, s15
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005f8c:	4b1e      	ldr	r3, [pc, #120]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f90:	0c1b      	lsrs	r3, r3, #16
 8005f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f96:	ee07 3a90 	vmov	s15, r3
 8005f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f9e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005fa2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fa6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005faa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fb2:	ee17 2a90 	vmov	r2, s15
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005fba:	4b13      	ldr	r3, [pc, #76]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fbe:	0e1b      	lsrs	r3, r3, #24
 8005fc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fc4:	ee07 3a90 	vmov	s15, r3
 8005fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fcc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005fd0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fe0:	ee17 2a90 	vmov	r2, s15
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005fe8:	e008      	b.n	8005ffc <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	609a      	str	r2, [r3, #8]
}
 8005ffc:	bf00      	nop
 8005ffe:	3724      	adds	r7, #36	; 0x24
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr
 8006008:	58024400 	.word	0x58024400
 800600c:	03d09000 	.word	0x03d09000
 8006010:	46000000 	.word	0x46000000
 8006014:	4c742400 	.word	0x4c742400
 8006018:	4a742400 	.word	0x4a742400
 800601c:	4af42400 	.word	0x4af42400

08006020 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800602e:	4b53      	ldr	r3, [pc, #332]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006032:	f003 0303 	and.w	r3, r3, #3
 8006036:	2b03      	cmp	r3, #3
 8006038:	d101      	bne.n	800603e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e099      	b.n	8006172 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800603e:	4b4f      	ldr	r3, [pc, #316]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a4e      	ldr	r2, [pc, #312]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006044:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006048:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800604a:	f7fb fb29 	bl	80016a0 <HAL_GetTick>
 800604e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006050:	e008      	b.n	8006064 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006052:	f7fb fb25 	bl	80016a0 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d901      	bls.n	8006064 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e086      	b.n	8006172 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006064:	4b45      	ldr	r3, [pc, #276]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1f0      	bne.n	8006052 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006070:	4b42      	ldr	r3, [pc, #264]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006074:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	031b      	lsls	r3, r3, #12
 800607e:	493f      	ldr	r1, [pc, #252]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006080:	4313      	orrs	r3, r2
 8006082:	628b      	str	r3, [r1, #40]	; 0x28
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	3b01      	subs	r3, #1
 800608a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	3b01      	subs	r3, #1
 8006094:	025b      	lsls	r3, r3, #9
 8006096:	b29b      	uxth	r3, r3
 8006098:	431a      	orrs	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	3b01      	subs	r3, #1
 80060a0:	041b      	lsls	r3, r3, #16
 80060a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80060a6:	431a      	orrs	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	3b01      	subs	r3, #1
 80060ae:	061b      	lsls	r3, r3, #24
 80060b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80060b4:	4931      	ldr	r1, [pc, #196]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80060ba:	4b30      	ldr	r3, [pc, #192]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	492d      	ldr	r1, [pc, #180]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80060cc:	4b2b      	ldr	r3, [pc, #172]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d0:	f023 0220 	bic.w	r2, r3, #32
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	4928      	ldr	r1, [pc, #160]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80060de:	4b27      	ldr	r3, [pc, #156]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e2:	4a26      	ldr	r2, [pc, #152]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060e4:	f023 0310 	bic.w	r3, r3, #16
 80060e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80060ea:	4b24      	ldr	r3, [pc, #144]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060ee:	4b24      	ldr	r3, [pc, #144]	; (8006180 <RCCEx_PLL2_Config+0x160>)
 80060f0:	4013      	ands	r3, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	69d2      	ldr	r2, [r2, #28]
 80060f6:	00d2      	lsls	r2, r2, #3
 80060f8:	4920      	ldr	r1, [pc, #128]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80060fe:	4b1f      	ldr	r3, [pc, #124]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006102:	4a1e      	ldr	r2, [pc, #120]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006104:	f043 0310 	orr.w	r3, r3, #16
 8006108:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d106      	bne.n	800611e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006110:	4b1a      	ldr	r3, [pc, #104]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	4a19      	ldr	r2, [pc, #100]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006116:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800611a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800611c:	e00f      	b.n	800613e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d106      	bne.n	8006132 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006124:	4b15      	ldr	r3, [pc, #84]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	4a14      	ldr	r2, [pc, #80]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 800612a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800612e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006130:	e005      	b.n	800613e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006132:	4b12      	ldr	r3, [pc, #72]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006136:	4a11      	ldr	r2, [pc, #68]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006138:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800613c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800613e:	4b0f      	ldr	r3, [pc, #60]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a0e      	ldr	r2, [pc, #56]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006144:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800614a:	f7fb faa9 	bl	80016a0 <HAL_GetTick>
 800614e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006150:	e008      	b.n	8006164 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006152:	f7fb faa5 	bl	80016a0 <HAL_GetTick>
 8006156:	4602      	mov	r2, r0
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	2b02      	cmp	r3, #2
 800615e:	d901      	bls.n	8006164 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006160:	2303      	movs	r3, #3
 8006162:	e006      	b.n	8006172 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006164:	4b05      	ldr	r3, [pc, #20]	; (800617c <RCCEx_PLL2_Config+0x15c>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d0f0      	beq.n	8006152 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006170:	7bfb      	ldrb	r3, [r7, #15]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	58024400 	.word	0x58024400
 8006180:	ffff0007 	.word	0xffff0007

08006184 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800618e:	2300      	movs	r3, #0
 8006190:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006192:	4b53      	ldr	r3, [pc, #332]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	2b03      	cmp	r3, #3
 800619c:	d101      	bne.n	80061a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e099      	b.n	80062d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80061a2:	4b4f      	ldr	r3, [pc, #316]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a4e      	ldr	r2, [pc, #312]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80061a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061ae:	f7fb fa77 	bl	80016a0 <HAL_GetTick>
 80061b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80061b4:	e008      	b.n	80061c8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80061b6:	f7fb fa73 	bl	80016a0 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d901      	bls.n	80061c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e086      	b.n	80062d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80061c8:	4b45      	ldr	r3, [pc, #276]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1f0      	bne.n	80061b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80061d4:	4b42      	ldr	r3, [pc, #264]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80061d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	051b      	lsls	r3, r3, #20
 80061e2:	493f      	ldr	r1, [pc, #252]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	628b      	str	r3, [r1, #40]	; 0x28
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	3b01      	subs	r3, #1
 80061ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	3b01      	subs	r3, #1
 80061f8:	025b      	lsls	r3, r3, #9
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	431a      	orrs	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	3b01      	subs	r3, #1
 8006204:	041b      	lsls	r3, r3, #16
 8006206:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800620a:	431a      	orrs	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	3b01      	subs	r3, #1
 8006212:	061b      	lsls	r3, r3, #24
 8006214:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006218:	4931      	ldr	r1, [pc, #196]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800621a:	4313      	orrs	r3, r2
 800621c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800621e:	4b30      	ldr	r3, [pc, #192]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006222:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	492d      	ldr	r1, [pc, #180]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800622c:	4313      	orrs	r3, r2
 800622e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006230:	4b2b      	ldr	r3, [pc, #172]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006234:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	4928      	ldr	r1, [pc, #160]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800623e:	4313      	orrs	r3, r2
 8006240:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006242:	4b27      	ldr	r3, [pc, #156]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006246:	4a26      	ldr	r2, [pc, #152]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006248:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800624c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800624e:	4b24      	ldr	r3, [pc, #144]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006250:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006252:	4b24      	ldr	r3, [pc, #144]	; (80062e4 <RCCEx_PLL3_Config+0x160>)
 8006254:	4013      	ands	r3, r2
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	69d2      	ldr	r2, [r2, #28]
 800625a:	00d2      	lsls	r2, r2, #3
 800625c:	4920      	ldr	r1, [pc, #128]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800625e:	4313      	orrs	r3, r2
 8006260:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006262:	4b1f      	ldr	r3, [pc, #124]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006266:	4a1e      	ldr	r2, [pc, #120]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006268:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800626c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d106      	bne.n	8006282 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006274:	4b1a      	ldr	r3, [pc, #104]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006278:	4a19      	ldr	r2, [pc, #100]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800627a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800627e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006280:	e00f      	b.n	80062a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d106      	bne.n	8006296 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006288:	4b15      	ldr	r3, [pc, #84]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800628a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628c:	4a14      	ldr	r2, [pc, #80]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800628e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006292:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006294:	e005      	b.n	80062a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006296:	4b12      	ldr	r3, [pc, #72]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 8006298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800629a:	4a11      	ldr	r2, [pc, #68]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 800629c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80062a2:	4b0f      	ldr	r3, [pc, #60]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a0e      	ldr	r2, [pc, #56]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80062a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062ae:	f7fb f9f7 	bl	80016a0 <HAL_GetTick>
 80062b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80062b4:	e008      	b.n	80062c8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80062b6:	f7fb f9f3 	bl	80016a0 <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d901      	bls.n	80062c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e006      	b.n	80062d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80062c8:	4b05      	ldr	r3, [pc, #20]	; (80062e0 <RCCEx_PLL3_Config+0x15c>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0f0      	beq.n	80062b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	58024400 	.word	0x58024400
 80062e4:	ffff0007 	.word	0xffff0007

080062e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d101      	bne.n	80062fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e01d      	b.n	8006336 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d106      	bne.n	8006314 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f815 	bl	800633e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2202      	movs	r2, #2
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	3304      	adds	r3, #4
 8006324:	4619      	mov	r1, r3
 8006326:	4610      	mov	r0, r2
 8006328:	f000 f986 	bl	8006638 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3708      	adds	r7, #8
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}

0800633e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800633e:	b480      	push	{r7}
 8006340:	b083      	sub	sp, #12
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006346:	bf00      	nop
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
	...

08006354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68da      	ldr	r2, [r3, #12]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f042 0201 	orr.w	r2, r2, #1
 800636a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689a      	ldr	r2, [r3, #8]
 8006372:	4b0c      	ldr	r3, [pc, #48]	; (80063a4 <HAL_TIM_Base_Start_IT+0x50>)
 8006374:	4013      	ands	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2b06      	cmp	r3, #6
 800637c:	d00b      	beq.n	8006396 <HAL_TIM_Base_Start_IT+0x42>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006384:	d007      	beq.n	8006396 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f042 0201 	orr.w	r2, r2, #1
 8006394:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	3714      	adds	r7, #20
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr
 80063a4:	00010007 	.word	0x00010007

080063a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d122      	bne.n	8006404 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d11b      	bne.n	8006404 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f06f 0202 	mvn.w	r2, #2
 80063d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	f003 0303 	and.w	r3, r3, #3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d003      	beq.n	80063f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 f905 	bl	80065fa <HAL_TIM_IC_CaptureCallback>
 80063f0:	e005      	b.n	80063fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 f8f7 	bl	80065e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f908 	bl	800660e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	f003 0304 	and.w	r3, r3, #4
 800640e:	2b04      	cmp	r3, #4
 8006410:	d122      	bne.n	8006458 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b04      	cmp	r3, #4
 800641e:	d11b      	bne.n	8006458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f06f 0204 	mvn.w	r2, #4
 8006428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2202      	movs	r2, #2
 800642e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f8db 	bl	80065fa <HAL_TIM_IC_CaptureCallback>
 8006444:	e005      	b.n	8006452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f8cd 	bl	80065e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f8de 	bl	800660e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f003 0308 	and.w	r3, r3, #8
 8006462:	2b08      	cmp	r3, #8
 8006464:	d122      	bne.n	80064ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f003 0308 	and.w	r3, r3, #8
 8006470:	2b08      	cmp	r3, #8
 8006472:	d11b      	bne.n	80064ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f06f 0208 	mvn.w	r2, #8
 800647c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2204      	movs	r2, #4
 8006482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	f003 0303 	and.w	r3, r3, #3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f8b1 	bl	80065fa <HAL_TIM_IC_CaptureCallback>
 8006498:	e005      	b.n	80064a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f8a3 	bl	80065e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 f8b4 	bl	800660e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	f003 0310 	and.w	r3, r3, #16
 80064b6:	2b10      	cmp	r3, #16
 80064b8:	d122      	bne.n	8006500 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	f003 0310 	and.w	r3, r3, #16
 80064c4:	2b10      	cmp	r3, #16
 80064c6:	d11b      	bne.n	8006500 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f06f 0210 	mvn.w	r2, #16
 80064d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2208      	movs	r2, #8
 80064d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f887 	bl	80065fa <HAL_TIM_IC_CaptureCallback>
 80064ec:	e005      	b.n	80064fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f879 	bl	80065e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 f88a 	bl	800660e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f003 0301 	and.w	r3, r3, #1
 800650a:	2b01      	cmp	r3, #1
 800650c:	d10e      	bne.n	800652c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	2b01      	cmp	r3, #1
 800651a:	d107      	bne.n	800652c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f06f 0201 	mvn.w	r2, #1
 8006524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f7fa fc62 	bl	8000df0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006536:	2b80      	cmp	r3, #128	; 0x80
 8006538:	d10e      	bne.n	8006558 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006544:	2b80      	cmp	r3, #128	; 0x80
 8006546:	d107      	bne.n	8006558 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f914 	bl	8006780 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006566:	d10e      	bne.n	8006586 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006572:	2b80      	cmp	r3, #128	; 0x80
 8006574:	d107      	bne.n	8006586 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800657e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 f907 	bl	8006794 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006590:	2b40      	cmp	r3, #64	; 0x40
 8006592:	d10e      	bne.n	80065b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800659e:	2b40      	cmp	r3, #64	; 0x40
 80065a0:	d107      	bne.n	80065b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f838 	bl	8006622 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	f003 0320 	and.w	r3, r3, #32
 80065bc:	2b20      	cmp	r3, #32
 80065be:	d10e      	bne.n	80065de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b20      	cmp	r3, #32
 80065cc:	d107      	bne.n	80065de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f06f 0220 	mvn.w	r2, #32
 80065d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f8c7 	bl	800676c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065de:	bf00      	nop
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b083      	sub	sp, #12
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006622:	b480      	push	{r7}
 8006624:	b083      	sub	sp, #12
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800662a:	bf00      	nop
 800662c:	370c      	adds	r7, #12
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
	...

08006638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a40      	ldr	r2, [pc, #256]	; (800674c <TIM_Base_SetConfig+0x114>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d013      	beq.n	8006678 <TIM_Base_SetConfig+0x40>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006656:	d00f      	beq.n	8006678 <TIM_Base_SetConfig+0x40>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a3d      	ldr	r2, [pc, #244]	; (8006750 <TIM_Base_SetConfig+0x118>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d00b      	beq.n	8006678 <TIM_Base_SetConfig+0x40>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a3c      	ldr	r2, [pc, #240]	; (8006754 <TIM_Base_SetConfig+0x11c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d007      	beq.n	8006678 <TIM_Base_SetConfig+0x40>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a3b      	ldr	r2, [pc, #236]	; (8006758 <TIM_Base_SetConfig+0x120>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d003      	beq.n	8006678 <TIM_Base_SetConfig+0x40>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a3a      	ldr	r2, [pc, #232]	; (800675c <TIM_Base_SetConfig+0x124>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d108      	bne.n	800668a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	4313      	orrs	r3, r2
 8006688:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a2f      	ldr	r2, [pc, #188]	; (800674c <TIM_Base_SetConfig+0x114>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d01f      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006698:	d01b      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a2c      	ldr	r2, [pc, #176]	; (8006750 <TIM_Base_SetConfig+0x118>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d017      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a2b      	ldr	r2, [pc, #172]	; (8006754 <TIM_Base_SetConfig+0x11c>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d013      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a2a      	ldr	r2, [pc, #168]	; (8006758 <TIM_Base_SetConfig+0x120>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d00f      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a29      	ldr	r2, [pc, #164]	; (800675c <TIM_Base_SetConfig+0x124>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d00b      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a28      	ldr	r2, [pc, #160]	; (8006760 <TIM_Base_SetConfig+0x128>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d007      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a27      	ldr	r2, [pc, #156]	; (8006764 <TIM_Base_SetConfig+0x12c>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d003      	beq.n	80066d2 <TIM_Base_SetConfig+0x9a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a26      	ldr	r2, [pc, #152]	; (8006768 <TIM_Base_SetConfig+0x130>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d108      	bne.n	80066e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	689a      	ldr	r2, [r3, #8]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a10      	ldr	r2, [pc, #64]	; (800674c <TIM_Base_SetConfig+0x114>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d00f      	beq.n	8006730 <TIM_Base_SetConfig+0xf8>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a12      	ldr	r2, [pc, #72]	; (800675c <TIM_Base_SetConfig+0x124>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d00b      	beq.n	8006730 <TIM_Base_SetConfig+0xf8>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a11      	ldr	r2, [pc, #68]	; (8006760 <TIM_Base_SetConfig+0x128>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d007      	beq.n	8006730 <TIM_Base_SetConfig+0xf8>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a10      	ldr	r2, [pc, #64]	; (8006764 <TIM_Base_SetConfig+0x12c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d003      	beq.n	8006730 <TIM_Base_SetConfig+0xf8>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a0f      	ldr	r2, [pc, #60]	; (8006768 <TIM_Base_SetConfig+0x130>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d103      	bne.n	8006738 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	691a      	ldr	r2, [r3, #16]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	615a      	str	r2, [r3, #20]
}
 800673e:	bf00      	nop
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	40010000 	.word	0x40010000
 8006750:	40000400 	.word	0x40000400
 8006754:	40000800 	.word	0x40000800
 8006758:	40000c00 	.word	0x40000c00
 800675c:	40010400 	.word	0x40010400
 8006760:	40014000 	.word	0x40014000
 8006764:	40014400 	.word	0x40014400
 8006768:	40014800 	.word	0x40014800

0800676c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006788:	bf00      	nop
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e042      	b.n	8006840 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d106      	bne.n	80067d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7fa fcb9 	bl	8001144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2224      	movs	r2, #36	; 0x24
 80067d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f022 0201 	bic.w	r2, r2, #1
 80067e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 f82c 	bl	8006848 <UART_SetConfig>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d101      	bne.n	80067fa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e022      	b.n	8006840 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f002 f99e 	bl	8008b44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006816:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689a      	ldr	r2, [r3, #8]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006826:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f042 0201 	orr.w	r2, r2, #1
 8006836:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f002 fa25 	bl	8008c88 <UART_CheckIdleState>
 800683e:	4603      	mov	r3, r0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006848:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800684c:	b090      	sub	sp, #64	; 0x40
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006852:	2300      	movs	r3, #0
 8006854:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 8006856:	2300      	movs	r3, #0
 8006858:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800685c:	2300      	movs	r3, #0
 800685e:	62fb      	str	r3, [r7, #44]	; 0x2c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	431a      	orrs	r2, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	69db      	ldr	r3, [r3, #28]
 8006874:	4313      	orrs	r3, r2
 8006876:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800687c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800687e:	4313      	orrs	r3, r2
 8006880:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	4bc1      	ldr	r3, [pc, #772]	; (8006b90 <UART_SetConfig+0x348>)
 800688a:	4013      	ands	r3, r2
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	6812      	ldr	r2, [r2, #0]
 8006890:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006892:	430b      	orrs	r3, r1
 8006894:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68da      	ldr	r2, [r3, #12]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	430a      	orrs	r2, r1
 80068aa:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4ab7      	ldr	r2, [pc, #732]	; (8006b94 <UART_SetConfig+0x34c>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d004      	beq.n	80068c6 <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a1b      	ldr	r3, [r3, #32]
 80068c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068c2:	4313      	orrs	r3, r2
 80068c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	4bb2      	ldr	r3, [pc, #712]	; (8006b98 <UART_SetConfig+0x350>)
 80068ce:	4013      	ands	r3, r2
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6812      	ldr	r2, [r2, #0]
 80068d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068d6:	430b      	orrs	r3, r1
 80068d8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e0:	f023 010f 	bic.w	r1, r3, #15
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	430a      	orrs	r2, r1
 80068ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4aa9      	ldr	r2, [pc, #676]	; (8006b9c <UART_SetConfig+0x354>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d177      	bne.n	80069ea <UART_SetConfig+0x1a2>
 80068fa:	4ba9      	ldr	r3, [pc, #676]	; (8006ba0 <UART_SetConfig+0x358>)
 80068fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006902:	2b28      	cmp	r3, #40	; 0x28
 8006904:	d86c      	bhi.n	80069e0 <UART_SetConfig+0x198>
 8006906:	a201      	add	r2, pc, #4	; (adr r2, 800690c <UART_SetConfig+0xc4>)
 8006908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690c:	080069b1 	.word	0x080069b1
 8006910:	080069e1 	.word	0x080069e1
 8006914:	080069e1 	.word	0x080069e1
 8006918:	080069e1 	.word	0x080069e1
 800691c:	080069e1 	.word	0x080069e1
 8006920:	080069e1 	.word	0x080069e1
 8006924:	080069e1 	.word	0x080069e1
 8006928:	080069e1 	.word	0x080069e1
 800692c:	080069b9 	.word	0x080069b9
 8006930:	080069e1 	.word	0x080069e1
 8006934:	080069e1 	.word	0x080069e1
 8006938:	080069e1 	.word	0x080069e1
 800693c:	080069e1 	.word	0x080069e1
 8006940:	080069e1 	.word	0x080069e1
 8006944:	080069e1 	.word	0x080069e1
 8006948:	080069e1 	.word	0x080069e1
 800694c:	080069c1 	.word	0x080069c1
 8006950:	080069e1 	.word	0x080069e1
 8006954:	080069e1 	.word	0x080069e1
 8006958:	080069e1 	.word	0x080069e1
 800695c:	080069e1 	.word	0x080069e1
 8006960:	080069e1 	.word	0x080069e1
 8006964:	080069e1 	.word	0x080069e1
 8006968:	080069e1 	.word	0x080069e1
 800696c:	080069c9 	.word	0x080069c9
 8006970:	080069e1 	.word	0x080069e1
 8006974:	080069e1 	.word	0x080069e1
 8006978:	080069e1 	.word	0x080069e1
 800697c:	080069e1 	.word	0x080069e1
 8006980:	080069e1 	.word	0x080069e1
 8006984:	080069e1 	.word	0x080069e1
 8006988:	080069e1 	.word	0x080069e1
 800698c:	080069d1 	.word	0x080069d1
 8006990:	080069e1 	.word	0x080069e1
 8006994:	080069e1 	.word	0x080069e1
 8006998:	080069e1 	.word	0x080069e1
 800699c:	080069e1 	.word	0x080069e1
 80069a0:	080069e1 	.word	0x080069e1
 80069a4:	080069e1 	.word	0x080069e1
 80069a8:	080069e1 	.word	0x080069e1
 80069ac:	080069d9 	.word	0x080069d9
 80069b0:	2301      	movs	r3, #1
 80069b2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069b6:	e233      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069b8:	2304      	movs	r3, #4
 80069ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069be:	e22f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069c0:	2308      	movs	r3, #8
 80069c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069c6:	e22b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069c8:	2310      	movs	r3, #16
 80069ca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069ce:	e227      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069d0:	2320      	movs	r3, #32
 80069d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069d6:	e223      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069d8:	2340      	movs	r3, #64	; 0x40
 80069da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069de:	e21f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069e0:	2380      	movs	r3, #128	; 0x80
 80069e2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80069e6:	bf00      	nop
 80069e8:	e21a      	b.n	8006e20 <UART_SetConfig+0x5d8>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a6d      	ldr	r2, [pc, #436]	; (8006ba4 <UART_SetConfig+0x35c>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d132      	bne.n	8006a5a <UART_SetConfig+0x212>
 80069f4:	4b6a      	ldr	r3, [pc, #424]	; (8006ba0 <UART_SetConfig+0x358>)
 80069f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069f8:	f003 0307 	and.w	r3, r3, #7
 80069fc:	2b05      	cmp	r3, #5
 80069fe:	d827      	bhi.n	8006a50 <UART_SetConfig+0x208>
 8006a00:	a201      	add	r2, pc, #4	; (adr r2, 8006a08 <UART_SetConfig+0x1c0>)
 8006a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a06:	bf00      	nop
 8006a08:	08006a21 	.word	0x08006a21
 8006a0c:	08006a29 	.word	0x08006a29
 8006a10:	08006a31 	.word	0x08006a31
 8006a14:	08006a39 	.word	0x08006a39
 8006a18:	08006a41 	.word	0x08006a41
 8006a1c:	08006a49 	.word	0x08006a49
 8006a20:	2300      	movs	r3, #0
 8006a22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a26:	e1fb      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a28:	2304      	movs	r3, #4
 8006a2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a2e:	e1f7      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a30:	2308      	movs	r3, #8
 8006a32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a36:	e1f3      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a38:	2310      	movs	r3, #16
 8006a3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a3e:	e1ef      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a40:	2320      	movs	r3, #32
 8006a42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a46:	e1eb      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a48:	2340      	movs	r3, #64	; 0x40
 8006a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a4e:	e1e7      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a50:	2380      	movs	r3, #128	; 0x80
 8006a52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a56:	bf00      	nop
 8006a58:	e1e2      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a52      	ldr	r2, [pc, #328]	; (8006ba8 <UART_SetConfig+0x360>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d132      	bne.n	8006aca <UART_SetConfig+0x282>
 8006a64:	4b4e      	ldr	r3, [pc, #312]	; (8006ba0 <UART_SetConfig+0x358>)
 8006a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a68:	f003 0307 	and.w	r3, r3, #7
 8006a6c:	2b05      	cmp	r3, #5
 8006a6e:	d827      	bhi.n	8006ac0 <UART_SetConfig+0x278>
 8006a70:	a201      	add	r2, pc, #4	; (adr r2, 8006a78 <UART_SetConfig+0x230>)
 8006a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a76:	bf00      	nop
 8006a78:	08006a91 	.word	0x08006a91
 8006a7c:	08006a99 	.word	0x08006a99
 8006a80:	08006aa1 	.word	0x08006aa1
 8006a84:	08006aa9 	.word	0x08006aa9
 8006a88:	08006ab1 	.word	0x08006ab1
 8006a8c:	08006ab9 	.word	0x08006ab9
 8006a90:	2300      	movs	r3, #0
 8006a92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a96:	e1c3      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006a98:	2304      	movs	r3, #4
 8006a9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006a9e:	e1bf      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006aa0:	2308      	movs	r3, #8
 8006aa2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006aa6:	e1bb      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006aa8:	2310      	movs	r3, #16
 8006aaa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006aae:	e1b7      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006ab0:	2320      	movs	r3, #32
 8006ab2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ab6:	e1b3      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006ab8:	2340      	movs	r3, #64	; 0x40
 8006aba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006abe:	e1af      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006ac0:	2380      	movs	r3, #128	; 0x80
 8006ac2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ac6:	bf00      	nop
 8006ac8:	e1aa      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a37      	ldr	r2, [pc, #220]	; (8006bac <UART_SetConfig+0x364>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d132      	bne.n	8006b3a <UART_SetConfig+0x2f2>
 8006ad4:	4b32      	ldr	r3, [pc, #200]	; (8006ba0 <UART_SetConfig+0x358>)
 8006ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad8:	f003 0307 	and.w	r3, r3, #7
 8006adc:	2b05      	cmp	r3, #5
 8006ade:	d827      	bhi.n	8006b30 <UART_SetConfig+0x2e8>
 8006ae0:	a201      	add	r2, pc, #4	; (adr r2, 8006ae8 <UART_SetConfig+0x2a0>)
 8006ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae6:	bf00      	nop
 8006ae8:	08006b01 	.word	0x08006b01
 8006aec:	08006b09 	.word	0x08006b09
 8006af0:	08006b11 	.word	0x08006b11
 8006af4:	08006b19 	.word	0x08006b19
 8006af8:	08006b21 	.word	0x08006b21
 8006afc:	08006b29 	.word	0x08006b29
 8006b00:	2300      	movs	r3, #0
 8006b02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b06:	e18b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b08:	2304      	movs	r3, #4
 8006b0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b0e:	e187      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b10:	2308      	movs	r3, #8
 8006b12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b16:	e183      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b18:	2310      	movs	r3, #16
 8006b1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b1e:	e17f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b20:	2320      	movs	r3, #32
 8006b22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b26:	e17b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b28:	2340      	movs	r3, #64	; 0x40
 8006b2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b2e:	e177      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b30:	2380      	movs	r3, #128	; 0x80
 8006b32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b36:	bf00      	nop
 8006b38:	e172      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a1c      	ldr	r2, [pc, #112]	; (8006bb0 <UART_SetConfig+0x368>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d144      	bne.n	8006bce <UART_SetConfig+0x386>
 8006b44:	4b16      	ldr	r3, [pc, #88]	; (8006ba0 <UART_SetConfig+0x358>)
 8006b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	2b05      	cmp	r3, #5
 8006b4e:	d839      	bhi.n	8006bc4 <UART_SetConfig+0x37c>
 8006b50:	a201      	add	r2, pc, #4	; (adr r2, 8006b58 <UART_SetConfig+0x310>)
 8006b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b56:	bf00      	nop
 8006b58:	08006b71 	.word	0x08006b71
 8006b5c:	08006b79 	.word	0x08006b79
 8006b60:	08006b81 	.word	0x08006b81
 8006b64:	08006b89 	.word	0x08006b89
 8006b68:	08006bb5 	.word	0x08006bb5
 8006b6c:	08006bbd 	.word	0x08006bbd
 8006b70:	2300      	movs	r3, #0
 8006b72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b76:	e153      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b78:	2304      	movs	r3, #4
 8006b7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b7e:	e14f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b80:	2308      	movs	r3, #8
 8006b82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b86:	e14b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b88:	2310      	movs	r3, #16
 8006b8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006b8e:	e147      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006b90:	cfff69f3 	.word	0xcfff69f3
 8006b94:	58000c00 	.word	0x58000c00
 8006b98:	11fff4ff 	.word	0x11fff4ff
 8006b9c:	40011000 	.word	0x40011000
 8006ba0:	58024400 	.word	0x58024400
 8006ba4:	40004400 	.word	0x40004400
 8006ba8:	40004800 	.word	0x40004800
 8006bac:	40004c00 	.word	0x40004c00
 8006bb0:	40005000 	.word	0x40005000
 8006bb4:	2320      	movs	r3, #32
 8006bb6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006bba:	e131      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006bbc:	2340      	movs	r3, #64	; 0x40
 8006bbe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006bc2:	e12d      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006bc4:	2380      	movs	r3, #128	; 0x80
 8006bc6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006bca:	bf00      	nop
 8006bcc:	e128      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4ac3      	ldr	r2, [pc, #780]	; (8006ee0 <UART_SetConfig+0x698>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d178      	bne.n	8006cca <UART_SetConfig+0x482>
 8006bd8:	4bc2      	ldr	r3, [pc, #776]	; (8006ee4 <UART_SetConfig+0x69c>)
 8006bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006be0:	2b28      	cmp	r3, #40	; 0x28
 8006be2:	d86d      	bhi.n	8006cc0 <UART_SetConfig+0x478>
 8006be4:	a201      	add	r2, pc, #4	; (adr r2, 8006bec <UART_SetConfig+0x3a4>)
 8006be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bea:	bf00      	nop
 8006bec:	08006c91 	.word	0x08006c91
 8006bf0:	08006cc1 	.word	0x08006cc1
 8006bf4:	08006cc1 	.word	0x08006cc1
 8006bf8:	08006cc1 	.word	0x08006cc1
 8006bfc:	08006cc1 	.word	0x08006cc1
 8006c00:	08006cc1 	.word	0x08006cc1
 8006c04:	08006cc1 	.word	0x08006cc1
 8006c08:	08006cc1 	.word	0x08006cc1
 8006c0c:	08006c99 	.word	0x08006c99
 8006c10:	08006cc1 	.word	0x08006cc1
 8006c14:	08006cc1 	.word	0x08006cc1
 8006c18:	08006cc1 	.word	0x08006cc1
 8006c1c:	08006cc1 	.word	0x08006cc1
 8006c20:	08006cc1 	.word	0x08006cc1
 8006c24:	08006cc1 	.word	0x08006cc1
 8006c28:	08006cc1 	.word	0x08006cc1
 8006c2c:	08006ca1 	.word	0x08006ca1
 8006c30:	08006cc1 	.word	0x08006cc1
 8006c34:	08006cc1 	.word	0x08006cc1
 8006c38:	08006cc1 	.word	0x08006cc1
 8006c3c:	08006cc1 	.word	0x08006cc1
 8006c40:	08006cc1 	.word	0x08006cc1
 8006c44:	08006cc1 	.word	0x08006cc1
 8006c48:	08006cc1 	.word	0x08006cc1
 8006c4c:	08006ca9 	.word	0x08006ca9
 8006c50:	08006cc1 	.word	0x08006cc1
 8006c54:	08006cc1 	.word	0x08006cc1
 8006c58:	08006cc1 	.word	0x08006cc1
 8006c5c:	08006cc1 	.word	0x08006cc1
 8006c60:	08006cc1 	.word	0x08006cc1
 8006c64:	08006cc1 	.word	0x08006cc1
 8006c68:	08006cc1 	.word	0x08006cc1
 8006c6c:	08006cb1 	.word	0x08006cb1
 8006c70:	08006cc1 	.word	0x08006cc1
 8006c74:	08006cc1 	.word	0x08006cc1
 8006c78:	08006cc1 	.word	0x08006cc1
 8006c7c:	08006cc1 	.word	0x08006cc1
 8006c80:	08006cc1 	.word	0x08006cc1
 8006c84:	08006cc1 	.word	0x08006cc1
 8006c88:	08006cc1 	.word	0x08006cc1
 8006c8c:	08006cb9 	.word	0x08006cb9
 8006c90:	2301      	movs	r3, #1
 8006c92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c96:	e0c3      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006c98:	2304      	movs	r3, #4
 8006c9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006c9e:	e0bf      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006ca0:	2308      	movs	r3, #8
 8006ca2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006ca6:	e0bb      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006ca8:	2310      	movs	r3, #16
 8006caa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cae:	e0b7      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006cb0:	2320      	movs	r3, #32
 8006cb2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cb6:	e0b3      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006cb8:	2340      	movs	r3, #64	; 0x40
 8006cba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cbe:	e0af      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006cc0:	2380      	movs	r3, #128	; 0x80
 8006cc2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006cc6:	bf00      	nop
 8006cc8:	e0aa      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a86      	ldr	r2, [pc, #536]	; (8006ee8 <UART_SetConfig+0x6a0>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d132      	bne.n	8006d3a <UART_SetConfig+0x4f2>
 8006cd4:	4b83      	ldr	r3, [pc, #524]	; (8006ee4 <UART_SetConfig+0x69c>)
 8006cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	2b05      	cmp	r3, #5
 8006cde:	d827      	bhi.n	8006d30 <UART_SetConfig+0x4e8>
 8006ce0:	a201      	add	r2, pc, #4	; (adr r2, 8006ce8 <UART_SetConfig+0x4a0>)
 8006ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce6:	bf00      	nop
 8006ce8:	08006d01 	.word	0x08006d01
 8006cec:	08006d09 	.word	0x08006d09
 8006cf0:	08006d11 	.word	0x08006d11
 8006cf4:	08006d19 	.word	0x08006d19
 8006cf8:	08006d21 	.word	0x08006d21
 8006cfc:	08006d29 	.word	0x08006d29
 8006d00:	2300      	movs	r3, #0
 8006d02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d06:	e08b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d08:	2304      	movs	r3, #4
 8006d0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d0e:	e087      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d10:	2308      	movs	r3, #8
 8006d12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d16:	e083      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d1e:	e07f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d20:	2320      	movs	r3, #32
 8006d22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d26:	e07b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d28:	2340      	movs	r3, #64	; 0x40
 8006d2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d2e:	e077      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d30:	2380      	movs	r3, #128	; 0x80
 8006d32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d36:	bf00      	nop
 8006d38:	e072      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a6b      	ldr	r2, [pc, #428]	; (8006eec <UART_SetConfig+0x6a4>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d132      	bne.n	8006daa <UART_SetConfig+0x562>
 8006d44:	4b67      	ldr	r3, [pc, #412]	; (8006ee4 <UART_SetConfig+0x69c>)
 8006d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d48:	f003 0307 	and.w	r3, r3, #7
 8006d4c:	2b05      	cmp	r3, #5
 8006d4e:	d827      	bhi.n	8006da0 <UART_SetConfig+0x558>
 8006d50:	a201      	add	r2, pc, #4	; (adr r2, 8006d58 <UART_SetConfig+0x510>)
 8006d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d56:	bf00      	nop
 8006d58:	08006d71 	.word	0x08006d71
 8006d5c:	08006d79 	.word	0x08006d79
 8006d60:	08006d81 	.word	0x08006d81
 8006d64:	08006d89 	.word	0x08006d89
 8006d68:	08006d91 	.word	0x08006d91
 8006d6c:	08006d99 	.word	0x08006d99
 8006d70:	2300      	movs	r3, #0
 8006d72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d76:	e053      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d78:	2304      	movs	r3, #4
 8006d7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d7e:	e04f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d80:	2308      	movs	r3, #8
 8006d82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d86:	e04b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d88:	2310      	movs	r3, #16
 8006d8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d8e:	e047      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d90:	2320      	movs	r3, #32
 8006d92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d96:	e043      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006d98:	2340      	movs	r3, #64	; 0x40
 8006d9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006d9e:	e03f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006da0:	2380      	movs	r3, #128	; 0x80
 8006da2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006da6:	bf00      	nop
 8006da8:	e03a      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a50      	ldr	r2, [pc, #320]	; (8006ef0 <UART_SetConfig+0x6a8>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d132      	bne.n	8006e1a <UART_SetConfig+0x5d2>
 8006db4:	4b4b      	ldr	r3, [pc, #300]	; (8006ee4 <UART_SetConfig+0x69c>)
 8006db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006db8:	f003 0307 	and.w	r3, r3, #7
 8006dbc:	2b05      	cmp	r3, #5
 8006dbe:	d827      	bhi.n	8006e10 <UART_SetConfig+0x5c8>
 8006dc0:	a201      	add	r2, pc, #4	; (adr r2, 8006dc8 <UART_SetConfig+0x580>)
 8006dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc6:	bf00      	nop
 8006dc8:	08006de1 	.word	0x08006de1
 8006dcc:	08006de9 	.word	0x08006de9
 8006dd0:	08006df1 	.word	0x08006df1
 8006dd4:	08006df9 	.word	0x08006df9
 8006dd8:	08006e01 	.word	0x08006e01
 8006ddc:	08006e09 	.word	0x08006e09
 8006de0:	2302      	movs	r3, #2
 8006de2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006de6:	e01b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006de8:	2304      	movs	r3, #4
 8006dea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006dee:	e017      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006df0:	2308      	movs	r3, #8
 8006df2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006df6:	e013      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006df8:	2310      	movs	r3, #16
 8006dfa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006dfe:	e00f      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006e00:	2320      	movs	r3, #32
 8006e02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006e06:	e00b      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006e08:	2340      	movs	r3, #64	; 0x40
 8006e0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006e0e:	e007      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006e10:	2380      	movs	r3, #128	; 0x80
 8006e12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006e16:	bf00      	nop
 8006e18:	e002      	b.n	8006e20 <UART_SetConfig+0x5d8>
 8006e1a:	2380      	movs	r3, #128	; 0x80
 8006e1c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a32      	ldr	r2, [pc, #200]	; (8006ef0 <UART_SetConfig+0x6a8>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	f040 86f7 	bne.w	8007c1a <UART_SetConfig+0x13d2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e2c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006e30:	2b08      	cmp	r3, #8
 8006e32:	f000 80c0 	beq.w	8006fb6 <UART_SetConfig+0x76e>
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	dc04      	bgt.n	8006e44 <UART_SetConfig+0x5fc>
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d00c      	beq.n	8006e58 <UART_SetConfig+0x610>
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	d065      	beq.n	8006f0e <UART_SetConfig+0x6c6>
 8006e42:	e27a      	b.n	800733a <UART_SetConfig+0xaf2>
 8006e44:	2b20      	cmp	r3, #32
 8006e46:	f000 81b0 	beq.w	80071aa <UART_SetConfig+0x962>
 8006e4a:	2b40      	cmp	r3, #64	; 0x40
 8006e4c:	f000 821e 	beq.w	800728c <UART_SetConfig+0xa44>
 8006e50:	2b10      	cmp	r3, #16
 8006e52:	f000 8104 	beq.w	800705e <UART_SetConfig+0x816>
 8006e56:	e270      	b.n	800733a <UART_SetConfig+0xaf2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8006e58:	f7fe fe34 	bl	8005ac4 <HAL_RCCEx_GetD3PCLK1Freq>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d04e      	beq.n	8006f04 <UART_SetConfig+0x6bc>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d048      	beq.n	8006f00 <UART_SetConfig+0x6b8>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d042      	beq.n	8006efc <UART_SetConfig+0x6b4>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d03c      	beq.n	8006ef8 <UART_SetConfig+0x6b0>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e82:	2b04      	cmp	r3, #4
 8006e84:	d036      	beq.n	8006ef4 <UART_SetConfig+0x6ac>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8a:	2b05      	cmp	r3, #5
 8006e8c:	d026      	beq.n	8006edc <UART_SetConfig+0x694>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e92:	2b06      	cmp	r3, #6
 8006e94:	d020      	beq.n	8006ed8 <UART_SetConfig+0x690>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9a:	2b07      	cmp	r3, #7
 8006e9c:	d01a      	beq.n	8006ed4 <UART_SetConfig+0x68c>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	2b08      	cmp	r3, #8
 8006ea4:	d014      	beq.n	8006ed0 <UART_SetConfig+0x688>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	2b09      	cmp	r3, #9
 8006eac:	d00e      	beq.n	8006ecc <UART_SetConfig+0x684>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb2:	2b0a      	cmp	r3, #10
 8006eb4:	d008      	beq.n	8006ec8 <UART_SetConfig+0x680>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eba:	2b0b      	cmp	r3, #11
 8006ebc:	d102      	bne.n	8006ec4 <UART_SetConfig+0x67c>
 8006ebe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ec2:	e020      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e01e      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ec8:	2380      	movs	r3, #128	; 0x80
 8006eca:	e01c      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ecc:	2340      	movs	r3, #64	; 0x40
 8006ece:	e01a      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ed0:	2320      	movs	r3, #32
 8006ed2:	e018      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ed4:	2310      	movs	r3, #16
 8006ed6:	e016      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ed8:	230c      	movs	r3, #12
 8006eda:	e014      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006edc:	230a      	movs	r3, #10
 8006ede:	e012      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ee0:	40011400 	.word	0x40011400
 8006ee4:	58024400 	.word	0x58024400
 8006ee8:	40007800 	.word	0x40007800
 8006eec:	40007c00 	.word	0x40007c00
 8006ef0:	58000c00 	.word	0x58000c00
 8006ef4:	2308      	movs	r3, #8
 8006ef6:	e006      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006ef8:	2306      	movs	r3, #6
 8006efa:	e004      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006efc:	2304      	movs	r3, #4
 8006efe:	e002      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006f00:	2302      	movs	r3, #2
 8006f02:	e000      	b.n	8006f06 <UART_SetConfig+0x6be>
 8006f04:	2301      	movs	r3, #1
 8006f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f0c:	e219      	b.n	8007342 <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f0e:	f107 0318 	add.w	r3, r7, #24
 8006f12:	4618      	mov	r0, r3
 8006f14:	f7fe fdec 	bl	8005af0 <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d044      	beq.n	8006fac <UART_SetConfig+0x764>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d03e      	beq.n	8006fa8 <UART_SetConfig+0x760>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d038      	beq.n	8006fa4 <UART_SetConfig+0x75c>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f36:	2b03      	cmp	r3, #3
 8006f38:	d032      	beq.n	8006fa0 <UART_SetConfig+0x758>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3e:	2b04      	cmp	r3, #4
 8006f40:	d02c      	beq.n	8006f9c <UART_SetConfig+0x754>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f46:	2b05      	cmp	r3, #5
 8006f48:	d026      	beq.n	8006f98 <UART_SetConfig+0x750>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4e:	2b06      	cmp	r3, #6
 8006f50:	d020      	beq.n	8006f94 <UART_SetConfig+0x74c>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f56:	2b07      	cmp	r3, #7
 8006f58:	d01a      	beq.n	8006f90 <UART_SetConfig+0x748>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5e:	2b08      	cmp	r3, #8
 8006f60:	d014      	beq.n	8006f8c <UART_SetConfig+0x744>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f66:	2b09      	cmp	r3, #9
 8006f68:	d00e      	beq.n	8006f88 <UART_SetConfig+0x740>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6e:	2b0a      	cmp	r3, #10
 8006f70:	d008      	beq.n	8006f84 <UART_SetConfig+0x73c>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f76:	2b0b      	cmp	r3, #11
 8006f78:	d102      	bne.n	8006f80 <UART_SetConfig+0x738>
 8006f7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f7e:	e016      	b.n	8006fae <UART_SetConfig+0x766>
 8006f80:	2301      	movs	r3, #1
 8006f82:	e014      	b.n	8006fae <UART_SetConfig+0x766>
 8006f84:	2380      	movs	r3, #128	; 0x80
 8006f86:	e012      	b.n	8006fae <UART_SetConfig+0x766>
 8006f88:	2340      	movs	r3, #64	; 0x40
 8006f8a:	e010      	b.n	8006fae <UART_SetConfig+0x766>
 8006f8c:	2320      	movs	r3, #32
 8006f8e:	e00e      	b.n	8006fae <UART_SetConfig+0x766>
 8006f90:	2310      	movs	r3, #16
 8006f92:	e00c      	b.n	8006fae <UART_SetConfig+0x766>
 8006f94:	230c      	movs	r3, #12
 8006f96:	e00a      	b.n	8006fae <UART_SetConfig+0x766>
 8006f98:	230a      	movs	r3, #10
 8006f9a:	e008      	b.n	8006fae <UART_SetConfig+0x766>
 8006f9c:	2308      	movs	r3, #8
 8006f9e:	e006      	b.n	8006fae <UART_SetConfig+0x766>
 8006fa0:	2306      	movs	r3, #6
 8006fa2:	e004      	b.n	8006fae <UART_SetConfig+0x766>
 8006fa4:	2304      	movs	r3, #4
 8006fa6:	e002      	b.n	8006fae <UART_SetConfig+0x766>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	e000      	b.n	8006fae <UART_SetConfig+0x766>
 8006fac:	2301      	movs	r3, #1
 8006fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fb4:	e1c5      	b.n	8007342 <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fb6:	f107 030c 	add.w	r3, r7, #12
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7fe fee4 	bl	8005d88 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d044      	beq.n	8007054 <UART_SetConfig+0x80c>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d03e      	beq.n	8007050 <UART_SetConfig+0x808>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d038      	beq.n	800704c <UART_SetConfig+0x804>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	2b03      	cmp	r3, #3
 8006fe0:	d032      	beq.n	8007048 <UART_SetConfig+0x800>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe6:	2b04      	cmp	r3, #4
 8006fe8:	d02c      	beq.n	8007044 <UART_SetConfig+0x7fc>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fee:	2b05      	cmp	r3, #5
 8006ff0:	d026      	beq.n	8007040 <UART_SetConfig+0x7f8>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff6:	2b06      	cmp	r3, #6
 8006ff8:	d020      	beq.n	800703c <UART_SetConfig+0x7f4>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffe:	2b07      	cmp	r3, #7
 8007000:	d01a      	beq.n	8007038 <UART_SetConfig+0x7f0>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007006:	2b08      	cmp	r3, #8
 8007008:	d014      	beq.n	8007034 <UART_SetConfig+0x7ec>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700e:	2b09      	cmp	r3, #9
 8007010:	d00e      	beq.n	8007030 <UART_SetConfig+0x7e8>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007016:	2b0a      	cmp	r3, #10
 8007018:	d008      	beq.n	800702c <UART_SetConfig+0x7e4>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701e:	2b0b      	cmp	r3, #11
 8007020:	d102      	bne.n	8007028 <UART_SetConfig+0x7e0>
 8007022:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007026:	e016      	b.n	8007056 <UART_SetConfig+0x80e>
 8007028:	2301      	movs	r3, #1
 800702a:	e014      	b.n	8007056 <UART_SetConfig+0x80e>
 800702c:	2380      	movs	r3, #128	; 0x80
 800702e:	e012      	b.n	8007056 <UART_SetConfig+0x80e>
 8007030:	2340      	movs	r3, #64	; 0x40
 8007032:	e010      	b.n	8007056 <UART_SetConfig+0x80e>
 8007034:	2320      	movs	r3, #32
 8007036:	e00e      	b.n	8007056 <UART_SetConfig+0x80e>
 8007038:	2310      	movs	r3, #16
 800703a:	e00c      	b.n	8007056 <UART_SetConfig+0x80e>
 800703c:	230c      	movs	r3, #12
 800703e:	e00a      	b.n	8007056 <UART_SetConfig+0x80e>
 8007040:	230a      	movs	r3, #10
 8007042:	e008      	b.n	8007056 <UART_SetConfig+0x80e>
 8007044:	2308      	movs	r3, #8
 8007046:	e006      	b.n	8007056 <UART_SetConfig+0x80e>
 8007048:	2306      	movs	r3, #6
 800704a:	e004      	b.n	8007056 <UART_SetConfig+0x80e>
 800704c:	2304      	movs	r3, #4
 800704e:	e002      	b.n	8007056 <UART_SetConfig+0x80e>
 8007050:	2302      	movs	r3, #2
 8007052:	e000      	b.n	8007056 <UART_SetConfig+0x80e>
 8007054:	2301      	movs	r3, #1
 8007056:	fbb2 f3f3 	udiv	r3, r2, r3
 800705a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800705c:	e171      	b.n	8007342 <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800705e:	4b7a      	ldr	r3, [pc, #488]	; (8007248 <UART_SetConfig+0xa00>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0320 	and.w	r3, r3, #32
 8007066:	2b00      	cmp	r3, #0
 8007068:	d054      	beq.n	8007114 <UART_SetConfig+0x8cc>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800706a:	4b77      	ldr	r3, [pc, #476]	; (8007248 <UART_SetConfig+0xa00>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	08db      	lsrs	r3, r3, #3
 8007070:	f003 0303 	and.w	r3, r3, #3
 8007074:	4a75      	ldr	r2, [pc, #468]	; (800724c <UART_SetConfig+0xa04>)
 8007076:	40da      	lsrs	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707c:	2b00      	cmp	r3, #0
 800707e:	d044      	beq.n	800710a <UART_SetConfig+0x8c2>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007084:	2b01      	cmp	r3, #1
 8007086:	d03e      	beq.n	8007106 <UART_SetConfig+0x8be>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708c:	2b02      	cmp	r3, #2
 800708e:	d038      	beq.n	8007102 <UART_SetConfig+0x8ba>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007094:	2b03      	cmp	r3, #3
 8007096:	d032      	beq.n	80070fe <UART_SetConfig+0x8b6>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	2b04      	cmp	r3, #4
 800709e:	d02c      	beq.n	80070fa <UART_SetConfig+0x8b2>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a4:	2b05      	cmp	r3, #5
 80070a6:	d026      	beq.n	80070f6 <UART_SetConfig+0x8ae>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ac:	2b06      	cmp	r3, #6
 80070ae:	d020      	beq.n	80070f2 <UART_SetConfig+0x8aa>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b4:	2b07      	cmp	r3, #7
 80070b6:	d01a      	beq.n	80070ee <UART_SetConfig+0x8a6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d014      	beq.n	80070ea <UART_SetConfig+0x8a2>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c4:	2b09      	cmp	r3, #9
 80070c6:	d00e      	beq.n	80070e6 <UART_SetConfig+0x89e>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070cc:	2b0a      	cmp	r3, #10
 80070ce:	d008      	beq.n	80070e2 <UART_SetConfig+0x89a>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d4:	2b0b      	cmp	r3, #11
 80070d6:	d102      	bne.n	80070de <UART_SetConfig+0x896>
 80070d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070dc:	e016      	b.n	800710c <UART_SetConfig+0x8c4>
 80070de:	2301      	movs	r3, #1
 80070e0:	e014      	b.n	800710c <UART_SetConfig+0x8c4>
 80070e2:	2380      	movs	r3, #128	; 0x80
 80070e4:	e012      	b.n	800710c <UART_SetConfig+0x8c4>
 80070e6:	2340      	movs	r3, #64	; 0x40
 80070e8:	e010      	b.n	800710c <UART_SetConfig+0x8c4>
 80070ea:	2320      	movs	r3, #32
 80070ec:	e00e      	b.n	800710c <UART_SetConfig+0x8c4>
 80070ee:	2310      	movs	r3, #16
 80070f0:	e00c      	b.n	800710c <UART_SetConfig+0x8c4>
 80070f2:	230c      	movs	r3, #12
 80070f4:	e00a      	b.n	800710c <UART_SetConfig+0x8c4>
 80070f6:	230a      	movs	r3, #10
 80070f8:	e008      	b.n	800710c <UART_SetConfig+0x8c4>
 80070fa:	2308      	movs	r3, #8
 80070fc:	e006      	b.n	800710c <UART_SetConfig+0x8c4>
 80070fe:	2306      	movs	r3, #6
 8007100:	e004      	b.n	800710c <UART_SetConfig+0x8c4>
 8007102:	2304      	movs	r3, #4
 8007104:	e002      	b.n	800710c <UART_SetConfig+0x8c4>
 8007106:	2302      	movs	r3, #2
 8007108:	e000      	b.n	800710c <UART_SetConfig+0x8c4>
 800710a:	2301      	movs	r3, #1
 800710c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007110:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 8007112:	e116      	b.n	8007342 <UART_SetConfig+0xafa>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007118:	2b00      	cmp	r3, #0
 800711a:	d043      	beq.n	80071a4 <UART_SetConfig+0x95c>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007120:	2b01      	cmp	r3, #1
 8007122:	d03d      	beq.n	80071a0 <UART_SetConfig+0x958>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	2b02      	cmp	r3, #2
 800712a:	d037      	beq.n	800719c <UART_SetConfig+0x954>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007130:	2b03      	cmp	r3, #3
 8007132:	d031      	beq.n	8007198 <UART_SetConfig+0x950>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007138:	2b04      	cmp	r3, #4
 800713a:	d02b      	beq.n	8007194 <UART_SetConfig+0x94c>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	2b05      	cmp	r3, #5
 8007142:	d025      	beq.n	8007190 <UART_SetConfig+0x948>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007148:	2b06      	cmp	r3, #6
 800714a:	d01f      	beq.n	800718c <UART_SetConfig+0x944>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007150:	2b07      	cmp	r3, #7
 8007152:	d019      	beq.n	8007188 <UART_SetConfig+0x940>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007158:	2b08      	cmp	r3, #8
 800715a:	d013      	beq.n	8007184 <UART_SetConfig+0x93c>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007160:	2b09      	cmp	r3, #9
 8007162:	d00d      	beq.n	8007180 <UART_SetConfig+0x938>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007168:	2b0a      	cmp	r3, #10
 800716a:	d007      	beq.n	800717c <UART_SetConfig+0x934>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	2b0b      	cmp	r3, #11
 8007172:	d101      	bne.n	8007178 <UART_SetConfig+0x930>
 8007174:	4b36      	ldr	r3, [pc, #216]	; (8007250 <UART_SetConfig+0xa08>)
 8007176:	e016      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007178:	4b34      	ldr	r3, [pc, #208]	; (800724c <UART_SetConfig+0xa04>)
 800717a:	e014      	b.n	80071a6 <UART_SetConfig+0x95e>
 800717c:	4b35      	ldr	r3, [pc, #212]	; (8007254 <UART_SetConfig+0xa0c>)
 800717e:	e012      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007180:	4b35      	ldr	r3, [pc, #212]	; (8007258 <UART_SetConfig+0xa10>)
 8007182:	e010      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007184:	4b35      	ldr	r3, [pc, #212]	; (800725c <UART_SetConfig+0xa14>)
 8007186:	e00e      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007188:	4b35      	ldr	r3, [pc, #212]	; (8007260 <UART_SetConfig+0xa18>)
 800718a:	e00c      	b.n	80071a6 <UART_SetConfig+0x95e>
 800718c:	4b35      	ldr	r3, [pc, #212]	; (8007264 <UART_SetConfig+0xa1c>)
 800718e:	e00a      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007190:	4b35      	ldr	r3, [pc, #212]	; (8007268 <UART_SetConfig+0xa20>)
 8007192:	e008      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007194:	4b35      	ldr	r3, [pc, #212]	; (800726c <UART_SetConfig+0xa24>)
 8007196:	e006      	b.n	80071a6 <UART_SetConfig+0x95e>
 8007198:	4b35      	ldr	r3, [pc, #212]	; (8007270 <UART_SetConfig+0xa28>)
 800719a:	e004      	b.n	80071a6 <UART_SetConfig+0x95e>
 800719c:	4b35      	ldr	r3, [pc, #212]	; (8007274 <UART_SetConfig+0xa2c>)
 800719e:	e002      	b.n	80071a6 <UART_SetConfig+0x95e>
 80071a0:	4b35      	ldr	r3, [pc, #212]	; (8007278 <UART_SetConfig+0xa30>)
 80071a2:	e000      	b.n	80071a6 <UART_SetConfig+0x95e>
 80071a4:	4b29      	ldr	r3, [pc, #164]	; (800724c <UART_SetConfig+0xa04>)
 80071a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071a8:	e0cb      	b.n	8007342 <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d046      	beq.n	8007240 <UART_SetConfig+0x9f8>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d040      	beq.n	800723c <UART_SetConfig+0x9f4>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d03a      	beq.n	8007238 <UART_SetConfig+0x9f0>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c6:	2b03      	cmp	r3, #3
 80071c8:	d034      	beq.n	8007234 <UART_SetConfig+0x9ec>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ce:	2b04      	cmp	r3, #4
 80071d0:	d02e      	beq.n	8007230 <UART_SetConfig+0x9e8>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d6:	2b05      	cmp	r3, #5
 80071d8:	d028      	beq.n	800722c <UART_SetConfig+0x9e4>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071de:	2b06      	cmp	r3, #6
 80071e0:	d022      	beq.n	8007228 <UART_SetConfig+0x9e0>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e6:	2b07      	cmp	r3, #7
 80071e8:	d01c      	beq.n	8007224 <UART_SetConfig+0x9dc>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ee:	2b08      	cmp	r3, #8
 80071f0:	d016      	beq.n	8007220 <UART_SetConfig+0x9d8>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f6:	2b09      	cmp	r3, #9
 80071f8:	d00f      	beq.n	800721a <UART_SetConfig+0x9d2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fe:	2b0a      	cmp	r3, #10
 8007200:	d008      	beq.n	8007214 <UART_SetConfig+0x9cc>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007206:	2b0b      	cmp	r3, #11
 8007208:	d102      	bne.n	8007210 <UART_SetConfig+0x9c8>
 800720a:	f643 5309 	movw	r3, #15625	; 0x3d09
 800720e:	e018      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007210:	4b13      	ldr	r3, [pc, #76]	; (8007260 <UART_SetConfig+0xa18>)
 8007212:	e016      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007214:	f647 2312 	movw	r3, #31250	; 0x7a12
 8007218:	e013      	b.n	8007242 <UART_SetConfig+0x9fa>
 800721a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800721e:	e010      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007220:	4b16      	ldr	r3, [pc, #88]	; (800727c <UART_SetConfig+0xa34>)
 8007222:	e00e      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007224:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <UART_SetConfig+0xa08>)
 8007226:	e00c      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007228:	4b15      	ldr	r3, [pc, #84]	; (8007280 <UART_SetConfig+0xa38>)
 800722a:	e00a      	b.n	8007242 <UART_SetConfig+0x9fa>
 800722c:	4b15      	ldr	r3, [pc, #84]	; (8007284 <UART_SetConfig+0xa3c>)
 800722e:	e008      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007230:	4b08      	ldr	r3, [pc, #32]	; (8007254 <UART_SetConfig+0xa0c>)
 8007232:	e006      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007234:	4b14      	ldr	r3, [pc, #80]	; (8007288 <UART_SetConfig+0xa40>)
 8007236:	e004      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007238:	4b07      	ldr	r3, [pc, #28]	; (8007258 <UART_SetConfig+0xa10>)
 800723a:	e002      	b.n	8007242 <UART_SetConfig+0x9fa>
 800723c:	4b07      	ldr	r3, [pc, #28]	; (800725c <UART_SetConfig+0xa14>)
 800723e:	e000      	b.n	8007242 <UART_SetConfig+0x9fa>
 8007240:	4b07      	ldr	r3, [pc, #28]	; (8007260 <UART_SetConfig+0xa18>)
 8007242:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007244:	e07d      	b.n	8007342 <UART_SetConfig+0xafa>
 8007246:	bf00      	nop
 8007248:	58024400 	.word	0x58024400
 800724c:	03d09000 	.word	0x03d09000
 8007250:	0003d090 	.word	0x0003d090
 8007254:	0007a120 	.word	0x0007a120
 8007258:	000f4240 	.word	0x000f4240
 800725c:	001e8480 	.word	0x001e8480
 8007260:	003d0900 	.word	0x003d0900
 8007264:	00516155 	.word	0x00516155
 8007268:	0061a800 	.word	0x0061a800
 800726c:	007a1200 	.word	0x007a1200
 8007270:	00a2c2aa 	.word	0x00a2c2aa
 8007274:	00f42400 	.word	0x00f42400
 8007278:	01e84800 	.word	0x01e84800
 800727c:	0001e848 	.word	0x0001e848
 8007280:	00051615 	.word	0x00051615
 8007284:	00061a80 	.word	0x00061a80
 8007288:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007290:	2b00      	cmp	r3, #0
 8007292:	d04e      	beq.n	8007332 <UART_SetConfig+0xaea>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007298:	2b01      	cmp	r3, #1
 800729a:	d047      	beq.n	800732c <UART_SetConfig+0xae4>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d040      	beq.n	8007326 <UART_SetConfig+0xade>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a8:	2b03      	cmp	r3, #3
 80072aa:	d039      	beq.n	8007320 <UART_SetConfig+0xad8>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b0:	2b04      	cmp	r3, #4
 80072b2:	d032      	beq.n	800731a <UART_SetConfig+0xad2>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b8:	2b05      	cmp	r3, #5
 80072ba:	d02b      	beq.n	8007314 <UART_SetConfig+0xacc>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c0:	2b06      	cmp	r3, #6
 80072c2:	d024      	beq.n	800730e <UART_SetConfig+0xac6>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c8:	2b07      	cmp	r3, #7
 80072ca:	d01d      	beq.n	8007308 <UART_SetConfig+0xac0>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d0:	2b08      	cmp	r3, #8
 80072d2:	d016      	beq.n	8007302 <UART_SetConfig+0xaba>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d8:	2b09      	cmp	r3, #9
 80072da:	d00f      	beq.n	80072fc <UART_SetConfig+0xab4>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e0:	2b0a      	cmp	r3, #10
 80072e2:	d008      	beq.n	80072f6 <UART_SetConfig+0xaae>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e8:	2b0b      	cmp	r3, #11
 80072ea:	d101      	bne.n	80072f0 <UART_SetConfig+0xaa8>
 80072ec:	2380      	movs	r3, #128	; 0x80
 80072ee:	e022      	b.n	8007336 <UART_SetConfig+0xaee>
 80072f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072f4:	e01f      	b.n	8007336 <UART_SetConfig+0xaee>
 80072f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072fa:	e01c      	b.n	8007336 <UART_SetConfig+0xaee>
 80072fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007300:	e019      	b.n	8007336 <UART_SetConfig+0xaee>
 8007302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007306:	e016      	b.n	8007336 <UART_SetConfig+0xaee>
 8007308:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800730c:	e013      	b.n	8007336 <UART_SetConfig+0xaee>
 800730e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8007312:	e010      	b.n	8007336 <UART_SetConfig+0xaee>
 8007314:	f640 43cc 	movw	r3, #3276	; 0xccc
 8007318:	e00d      	b.n	8007336 <UART_SetConfig+0xaee>
 800731a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800731e:	e00a      	b.n	8007336 <UART_SetConfig+0xaee>
 8007320:	f241 5355 	movw	r3, #5461	; 0x1555
 8007324:	e007      	b.n	8007336 <UART_SetConfig+0xaee>
 8007326:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800732a:	e004      	b.n	8007336 <UART_SetConfig+0xaee>
 800732c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007330:	e001      	b.n	8007336 <UART_SetConfig+0xaee>
 8007332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007336:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007338:	e003      	b.n	8007342 <UART_SetConfig+0xafa>
      default:
        ret = HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8007340:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8007342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007344:	2b00      	cmp	r3, #0
 8007346:	f001 83e8 	beq.w	8008b1a <UART_SetConfig+0x22d2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685a      	ldr	r2, [r3, #4]
 800734e:	4613      	mov	r3, r2
 8007350:	005b      	lsls	r3, r3, #1
 8007352:	4413      	add	r3, r2
 8007354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007356:	429a      	cmp	r2, r3
 8007358:	d305      	bcc.n	8007366 <UART_SetConfig+0xb1e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007360:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007362:	429a      	cmp	r2, r3
 8007364:	d904      	bls.n	8007370 <UART_SetConfig+0xb28>
      {
        ret = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800736c:	f001 bbd5 	b.w	8008b1a <UART_SetConfig+0x22d2>
      }
      else
      {
        switch (clocksource)
 8007370:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007374:	2b08      	cmp	r3, #8
 8007376:	f000 8154 	beq.w	8007622 <UART_SetConfig+0xdda>
 800737a:	2b08      	cmp	r3, #8
 800737c:	dc06      	bgt.n	800738c <UART_SetConfig+0xb44>
 800737e:	2b02      	cmp	r3, #2
 8007380:	d00f      	beq.n	80073a2 <UART_SetConfig+0xb5a>
 8007382:	2b04      	cmp	r3, #4
 8007384:	f000 80ac 	beq.w	80074e0 <UART_SetConfig+0xc98>
 8007388:	f000 bc30 	b.w	8007bec <UART_SetConfig+0x13a4>
 800738c:	2b20      	cmp	r3, #32
 800738e:	f000 832d 	beq.w	80079ec <UART_SetConfig+0x11a4>
 8007392:	2b40      	cmp	r3, #64	; 0x40
 8007394:	f000 83a5 	beq.w	8007ae2 <UART_SetConfig+0x129a>
 8007398:	2b10      	cmp	r3, #16
 800739a:	f000 81e3 	beq.w	8007764 <UART_SetConfig+0xf1c>
 800739e:	f000 bc25 	b.w	8007bec <UART_SetConfig+0x13a4>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80073a2:	f7fe fb8f 	bl	8005ac4 <HAL_RCCEx_GetD3PCLK1Freq>
 80073a6:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073aa:	4618      	mov	r0, r3
 80073ac:	f04f 0100 	mov.w	r1, #0
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d067      	beq.n	8007488 <UART_SetConfig+0xc40>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d05e      	beq.n	800747e <UART_SetConfig+0xc36>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d055      	beq.n	8007474 <UART_SetConfig+0xc2c>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073cc:	2b03      	cmp	r3, #3
 80073ce:	d04c      	beq.n	800746a <UART_SetConfig+0xc22>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d4:	2b04      	cmp	r3, #4
 80073d6:	d043      	beq.n	8007460 <UART_SetConfig+0xc18>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073dc:	2b05      	cmp	r3, #5
 80073de:	d03a      	beq.n	8007456 <UART_SetConfig+0xc0e>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e4:	2b06      	cmp	r3, #6
 80073e6:	d031      	beq.n	800744c <UART_SetConfig+0xc04>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ec:	2b07      	cmp	r3, #7
 80073ee:	d028      	beq.n	8007442 <UART_SetConfig+0xbfa>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f4:	2b08      	cmp	r3, #8
 80073f6:	d01f      	beq.n	8007438 <UART_SetConfig+0xbf0>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fc:	2b09      	cmp	r3, #9
 80073fe:	d016      	beq.n	800742e <UART_SetConfig+0xbe6>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007404:	2b0a      	cmp	r3, #10
 8007406:	d00d      	beq.n	8007424 <UART_SetConfig+0xbdc>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740c:	2b0b      	cmp	r3, #11
 800740e:	d104      	bne.n	800741a <UART_SetConfig+0xbd2>
 8007410:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007414:	f04f 0400 	mov.w	r4, #0
 8007418:	e03a      	b.n	8007490 <UART_SetConfig+0xc48>
 800741a:	f04f 0301 	mov.w	r3, #1
 800741e:	f04f 0400 	mov.w	r4, #0
 8007422:	e035      	b.n	8007490 <UART_SetConfig+0xc48>
 8007424:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007428:	f04f 0400 	mov.w	r4, #0
 800742c:	e030      	b.n	8007490 <UART_SetConfig+0xc48>
 800742e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007432:	f04f 0400 	mov.w	r4, #0
 8007436:	e02b      	b.n	8007490 <UART_SetConfig+0xc48>
 8007438:	f04f 0320 	mov.w	r3, #32
 800743c:	f04f 0400 	mov.w	r4, #0
 8007440:	e026      	b.n	8007490 <UART_SetConfig+0xc48>
 8007442:	f04f 0310 	mov.w	r3, #16
 8007446:	f04f 0400 	mov.w	r4, #0
 800744a:	e021      	b.n	8007490 <UART_SetConfig+0xc48>
 800744c:	f04f 030c 	mov.w	r3, #12
 8007450:	f04f 0400 	mov.w	r4, #0
 8007454:	e01c      	b.n	8007490 <UART_SetConfig+0xc48>
 8007456:	f04f 030a 	mov.w	r3, #10
 800745a:	f04f 0400 	mov.w	r4, #0
 800745e:	e017      	b.n	8007490 <UART_SetConfig+0xc48>
 8007460:	f04f 0308 	mov.w	r3, #8
 8007464:	f04f 0400 	mov.w	r4, #0
 8007468:	e012      	b.n	8007490 <UART_SetConfig+0xc48>
 800746a:	f04f 0306 	mov.w	r3, #6
 800746e:	f04f 0400 	mov.w	r4, #0
 8007472:	e00d      	b.n	8007490 <UART_SetConfig+0xc48>
 8007474:	f04f 0304 	mov.w	r3, #4
 8007478:	f04f 0400 	mov.w	r4, #0
 800747c:	e008      	b.n	8007490 <UART_SetConfig+0xc48>
 800747e:	f04f 0302 	mov.w	r3, #2
 8007482:	f04f 0400 	mov.w	r4, #0
 8007486:	e003      	b.n	8007490 <UART_SetConfig+0xc48>
 8007488:	f04f 0301 	mov.w	r3, #1
 800748c:	f04f 0400 	mov.w	r4, #0
 8007490:	461a      	mov	r2, r3
 8007492:	4623      	mov	r3, r4
 8007494:	f7f8 ff74 	bl	8000380 <__aeabi_uldivmod>
 8007498:	4603      	mov	r3, r0
 800749a:	460c      	mov	r4, r1
 800749c:	4619      	mov	r1, r3
 800749e:	4622      	mov	r2, r4
 80074a0:	f04f 0300 	mov.w	r3, #0
 80074a4:	f04f 0400 	mov.w	r4, #0
 80074a8:	0214      	lsls	r4, r2, #8
 80074aa:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80074ae:	020b      	lsls	r3, r1, #8
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	6852      	ldr	r2, [r2, #4]
 80074b4:	0852      	lsrs	r2, r2, #1
 80074b6:	4611      	mov	r1, r2
 80074b8:	f04f 0200 	mov.w	r2, #0
 80074bc:	eb13 0b01 	adds.w	fp, r3, r1
 80074c0:	eb44 0c02 	adc.w	ip, r4, r2
 80074c4:	4658      	mov	r0, fp
 80074c6:	4661      	mov	r1, ip
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f04f 0400 	mov.w	r4, #0
 80074d0:	461a      	mov	r2, r3
 80074d2:	4623      	mov	r3, r4
 80074d4:	f7f8 ff54 	bl	8000380 <__aeabi_uldivmod>
 80074d8:	4603      	mov	r3, r0
 80074da:	460c      	mov	r4, r1
 80074dc:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80074de:	e389      	b.n	8007bf4 <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074e0:	f107 0318 	add.w	r3, r7, #24
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7fe fb03 	bl	8005af0 <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	4618      	mov	r0, r3
 80074ee:	f04f 0100 	mov.w	r1, #0
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d067      	beq.n	80075ca <UART_SetConfig+0xd82>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d05e      	beq.n	80075c0 <UART_SetConfig+0xd78>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007506:	2b02      	cmp	r3, #2
 8007508:	d055      	beq.n	80075b6 <UART_SetConfig+0xd6e>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750e:	2b03      	cmp	r3, #3
 8007510:	d04c      	beq.n	80075ac <UART_SetConfig+0xd64>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007516:	2b04      	cmp	r3, #4
 8007518:	d043      	beq.n	80075a2 <UART_SetConfig+0xd5a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751e:	2b05      	cmp	r3, #5
 8007520:	d03a      	beq.n	8007598 <UART_SetConfig+0xd50>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007526:	2b06      	cmp	r3, #6
 8007528:	d031      	beq.n	800758e <UART_SetConfig+0xd46>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752e:	2b07      	cmp	r3, #7
 8007530:	d028      	beq.n	8007584 <UART_SetConfig+0xd3c>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007536:	2b08      	cmp	r3, #8
 8007538:	d01f      	beq.n	800757a <UART_SetConfig+0xd32>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753e:	2b09      	cmp	r3, #9
 8007540:	d016      	beq.n	8007570 <UART_SetConfig+0xd28>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007546:	2b0a      	cmp	r3, #10
 8007548:	d00d      	beq.n	8007566 <UART_SetConfig+0xd1e>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754e:	2b0b      	cmp	r3, #11
 8007550:	d104      	bne.n	800755c <UART_SetConfig+0xd14>
 8007552:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007556:	f04f 0400 	mov.w	r4, #0
 800755a:	e03a      	b.n	80075d2 <UART_SetConfig+0xd8a>
 800755c:	f04f 0301 	mov.w	r3, #1
 8007560:	f04f 0400 	mov.w	r4, #0
 8007564:	e035      	b.n	80075d2 <UART_SetConfig+0xd8a>
 8007566:	f04f 0380 	mov.w	r3, #128	; 0x80
 800756a:	f04f 0400 	mov.w	r4, #0
 800756e:	e030      	b.n	80075d2 <UART_SetConfig+0xd8a>
 8007570:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007574:	f04f 0400 	mov.w	r4, #0
 8007578:	e02b      	b.n	80075d2 <UART_SetConfig+0xd8a>
 800757a:	f04f 0320 	mov.w	r3, #32
 800757e:	f04f 0400 	mov.w	r4, #0
 8007582:	e026      	b.n	80075d2 <UART_SetConfig+0xd8a>
 8007584:	f04f 0310 	mov.w	r3, #16
 8007588:	f04f 0400 	mov.w	r4, #0
 800758c:	e021      	b.n	80075d2 <UART_SetConfig+0xd8a>
 800758e:	f04f 030c 	mov.w	r3, #12
 8007592:	f04f 0400 	mov.w	r4, #0
 8007596:	e01c      	b.n	80075d2 <UART_SetConfig+0xd8a>
 8007598:	f04f 030a 	mov.w	r3, #10
 800759c:	f04f 0400 	mov.w	r4, #0
 80075a0:	e017      	b.n	80075d2 <UART_SetConfig+0xd8a>
 80075a2:	f04f 0308 	mov.w	r3, #8
 80075a6:	f04f 0400 	mov.w	r4, #0
 80075aa:	e012      	b.n	80075d2 <UART_SetConfig+0xd8a>
 80075ac:	f04f 0306 	mov.w	r3, #6
 80075b0:	f04f 0400 	mov.w	r4, #0
 80075b4:	e00d      	b.n	80075d2 <UART_SetConfig+0xd8a>
 80075b6:	f04f 0304 	mov.w	r3, #4
 80075ba:	f04f 0400 	mov.w	r4, #0
 80075be:	e008      	b.n	80075d2 <UART_SetConfig+0xd8a>
 80075c0:	f04f 0302 	mov.w	r3, #2
 80075c4:	f04f 0400 	mov.w	r4, #0
 80075c8:	e003      	b.n	80075d2 <UART_SetConfig+0xd8a>
 80075ca:	f04f 0301 	mov.w	r3, #1
 80075ce:	f04f 0400 	mov.w	r4, #0
 80075d2:	461a      	mov	r2, r3
 80075d4:	4623      	mov	r3, r4
 80075d6:	f7f8 fed3 	bl	8000380 <__aeabi_uldivmod>
 80075da:	4603      	mov	r3, r0
 80075dc:	460c      	mov	r4, r1
 80075de:	4619      	mov	r1, r3
 80075e0:	4622      	mov	r2, r4
 80075e2:	f04f 0300 	mov.w	r3, #0
 80075e6:	f04f 0400 	mov.w	r4, #0
 80075ea:	0214      	lsls	r4, r2, #8
 80075ec:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80075f0:	020b      	lsls	r3, r1, #8
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	6852      	ldr	r2, [r2, #4]
 80075f6:	0852      	lsrs	r2, r2, #1
 80075f8:	4611      	mov	r1, r2
 80075fa:	f04f 0200 	mov.w	r2, #0
 80075fe:	eb13 0b01 	adds.w	fp, r3, r1
 8007602:	eb44 0c02 	adc.w	ip, r4, r2
 8007606:	4658      	mov	r0, fp
 8007608:	4661      	mov	r1, ip
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f04f 0400 	mov.w	r4, #0
 8007612:	461a      	mov	r2, r3
 8007614:	4623      	mov	r3, r4
 8007616:	f7f8 feb3 	bl	8000380 <__aeabi_uldivmod>
 800761a:	4603      	mov	r3, r0
 800761c:	460c      	mov	r4, r1
 800761e:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007620:	e2e8      	b.n	8007bf4 <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007622:	f107 030c 	add.w	r3, r7, #12
 8007626:	4618      	mov	r0, r3
 8007628:	f7fe fbae 	bl	8005d88 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	4618      	mov	r0, r3
 8007630:	f04f 0100 	mov.w	r1, #0
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007638:	2b00      	cmp	r3, #0
 800763a:	d067      	beq.n	800770c <UART_SetConfig+0xec4>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007640:	2b01      	cmp	r3, #1
 8007642:	d05e      	beq.n	8007702 <UART_SetConfig+0xeba>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007648:	2b02      	cmp	r3, #2
 800764a:	d055      	beq.n	80076f8 <UART_SetConfig+0xeb0>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007650:	2b03      	cmp	r3, #3
 8007652:	d04c      	beq.n	80076ee <UART_SetConfig+0xea6>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007658:	2b04      	cmp	r3, #4
 800765a:	d043      	beq.n	80076e4 <UART_SetConfig+0xe9c>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007660:	2b05      	cmp	r3, #5
 8007662:	d03a      	beq.n	80076da <UART_SetConfig+0xe92>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007668:	2b06      	cmp	r3, #6
 800766a:	d031      	beq.n	80076d0 <UART_SetConfig+0xe88>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007670:	2b07      	cmp	r3, #7
 8007672:	d028      	beq.n	80076c6 <UART_SetConfig+0xe7e>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007678:	2b08      	cmp	r3, #8
 800767a:	d01f      	beq.n	80076bc <UART_SetConfig+0xe74>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007680:	2b09      	cmp	r3, #9
 8007682:	d016      	beq.n	80076b2 <UART_SetConfig+0xe6a>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007688:	2b0a      	cmp	r3, #10
 800768a:	d00d      	beq.n	80076a8 <UART_SetConfig+0xe60>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007690:	2b0b      	cmp	r3, #11
 8007692:	d104      	bne.n	800769e <UART_SetConfig+0xe56>
 8007694:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007698:	f04f 0400 	mov.w	r4, #0
 800769c:	e03a      	b.n	8007714 <UART_SetConfig+0xecc>
 800769e:	f04f 0301 	mov.w	r3, #1
 80076a2:	f04f 0400 	mov.w	r4, #0
 80076a6:	e035      	b.n	8007714 <UART_SetConfig+0xecc>
 80076a8:	f04f 0380 	mov.w	r3, #128	; 0x80
 80076ac:	f04f 0400 	mov.w	r4, #0
 80076b0:	e030      	b.n	8007714 <UART_SetConfig+0xecc>
 80076b2:	f04f 0340 	mov.w	r3, #64	; 0x40
 80076b6:	f04f 0400 	mov.w	r4, #0
 80076ba:	e02b      	b.n	8007714 <UART_SetConfig+0xecc>
 80076bc:	f04f 0320 	mov.w	r3, #32
 80076c0:	f04f 0400 	mov.w	r4, #0
 80076c4:	e026      	b.n	8007714 <UART_SetConfig+0xecc>
 80076c6:	f04f 0310 	mov.w	r3, #16
 80076ca:	f04f 0400 	mov.w	r4, #0
 80076ce:	e021      	b.n	8007714 <UART_SetConfig+0xecc>
 80076d0:	f04f 030c 	mov.w	r3, #12
 80076d4:	f04f 0400 	mov.w	r4, #0
 80076d8:	e01c      	b.n	8007714 <UART_SetConfig+0xecc>
 80076da:	f04f 030a 	mov.w	r3, #10
 80076de:	f04f 0400 	mov.w	r4, #0
 80076e2:	e017      	b.n	8007714 <UART_SetConfig+0xecc>
 80076e4:	f04f 0308 	mov.w	r3, #8
 80076e8:	f04f 0400 	mov.w	r4, #0
 80076ec:	e012      	b.n	8007714 <UART_SetConfig+0xecc>
 80076ee:	f04f 0306 	mov.w	r3, #6
 80076f2:	f04f 0400 	mov.w	r4, #0
 80076f6:	e00d      	b.n	8007714 <UART_SetConfig+0xecc>
 80076f8:	f04f 0304 	mov.w	r3, #4
 80076fc:	f04f 0400 	mov.w	r4, #0
 8007700:	e008      	b.n	8007714 <UART_SetConfig+0xecc>
 8007702:	f04f 0302 	mov.w	r3, #2
 8007706:	f04f 0400 	mov.w	r4, #0
 800770a:	e003      	b.n	8007714 <UART_SetConfig+0xecc>
 800770c:	f04f 0301 	mov.w	r3, #1
 8007710:	f04f 0400 	mov.w	r4, #0
 8007714:	461a      	mov	r2, r3
 8007716:	4623      	mov	r3, r4
 8007718:	f7f8 fe32 	bl	8000380 <__aeabi_uldivmod>
 800771c:	4603      	mov	r3, r0
 800771e:	460c      	mov	r4, r1
 8007720:	4619      	mov	r1, r3
 8007722:	4622      	mov	r2, r4
 8007724:	f04f 0300 	mov.w	r3, #0
 8007728:	f04f 0400 	mov.w	r4, #0
 800772c:	0214      	lsls	r4, r2, #8
 800772e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007732:	020b      	lsls	r3, r1, #8
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6852      	ldr	r2, [r2, #4]
 8007738:	0852      	lsrs	r2, r2, #1
 800773a:	4611      	mov	r1, r2
 800773c:	f04f 0200 	mov.w	r2, #0
 8007740:	eb13 0b01 	adds.w	fp, r3, r1
 8007744:	eb44 0c02 	adc.w	ip, r4, r2
 8007748:	4658      	mov	r0, fp
 800774a:	4661      	mov	r1, ip
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f04f 0400 	mov.w	r4, #0
 8007754:	461a      	mov	r2, r3
 8007756:	4623      	mov	r3, r4
 8007758:	f7f8 fe12 	bl	8000380 <__aeabi_uldivmod>
 800775c:	4603      	mov	r3, r0
 800775e:	460c      	mov	r4, r1
 8007760:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007762:	e247      	b.n	8007bf4 <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007764:	4b96      	ldr	r3, [pc, #600]	; (80079c0 <UART_SetConfig+0x1178>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0320 	and.w	r3, r3, #32
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 80a3 	beq.w	80078b8 <UART_SetConfig+0x1070>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007772:	4b93      	ldr	r3, [pc, #588]	; (80079c0 <UART_SetConfig+0x1178>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	08db      	lsrs	r3, r3, #3
 8007778:	f003 0303 	and.w	r3, r3, #3
 800777c:	4a91      	ldr	r2, [pc, #580]	; (80079c4 <UART_SetConfig+0x117c>)
 800777e:	fa22 f303 	lsr.w	r3, r2, r3
 8007782:	4618      	mov	r0, r3
 8007784:	f04f 0100 	mov.w	r1, #0
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778c:	2b00      	cmp	r3, #0
 800778e:	d067      	beq.n	8007860 <UART_SetConfig+0x1018>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007794:	2b01      	cmp	r3, #1
 8007796:	d05e      	beq.n	8007856 <UART_SetConfig+0x100e>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779c:	2b02      	cmp	r3, #2
 800779e:	d055      	beq.n	800784c <UART_SetConfig+0x1004>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a4:	2b03      	cmp	r3, #3
 80077a6:	d04c      	beq.n	8007842 <UART_SetConfig+0xffa>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ac:	2b04      	cmp	r3, #4
 80077ae:	d043      	beq.n	8007838 <UART_SetConfig+0xff0>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b4:	2b05      	cmp	r3, #5
 80077b6:	d03a      	beq.n	800782e <UART_SetConfig+0xfe6>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077bc:	2b06      	cmp	r3, #6
 80077be:	d031      	beq.n	8007824 <UART_SetConfig+0xfdc>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c4:	2b07      	cmp	r3, #7
 80077c6:	d028      	beq.n	800781a <UART_SetConfig+0xfd2>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d01f      	beq.n	8007810 <UART_SetConfig+0xfc8>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d4:	2b09      	cmp	r3, #9
 80077d6:	d016      	beq.n	8007806 <UART_SetConfig+0xfbe>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077dc:	2b0a      	cmp	r3, #10
 80077de:	d00d      	beq.n	80077fc <UART_SetConfig+0xfb4>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e4:	2b0b      	cmp	r3, #11
 80077e6:	d104      	bne.n	80077f2 <UART_SetConfig+0xfaa>
 80077e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077ec:	f04f 0400 	mov.w	r4, #0
 80077f0:	e03a      	b.n	8007868 <UART_SetConfig+0x1020>
 80077f2:	f04f 0301 	mov.w	r3, #1
 80077f6:	f04f 0400 	mov.w	r4, #0
 80077fa:	e035      	b.n	8007868 <UART_SetConfig+0x1020>
 80077fc:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007800:	f04f 0400 	mov.w	r4, #0
 8007804:	e030      	b.n	8007868 <UART_SetConfig+0x1020>
 8007806:	f04f 0340 	mov.w	r3, #64	; 0x40
 800780a:	f04f 0400 	mov.w	r4, #0
 800780e:	e02b      	b.n	8007868 <UART_SetConfig+0x1020>
 8007810:	f04f 0320 	mov.w	r3, #32
 8007814:	f04f 0400 	mov.w	r4, #0
 8007818:	e026      	b.n	8007868 <UART_SetConfig+0x1020>
 800781a:	f04f 0310 	mov.w	r3, #16
 800781e:	f04f 0400 	mov.w	r4, #0
 8007822:	e021      	b.n	8007868 <UART_SetConfig+0x1020>
 8007824:	f04f 030c 	mov.w	r3, #12
 8007828:	f04f 0400 	mov.w	r4, #0
 800782c:	e01c      	b.n	8007868 <UART_SetConfig+0x1020>
 800782e:	f04f 030a 	mov.w	r3, #10
 8007832:	f04f 0400 	mov.w	r4, #0
 8007836:	e017      	b.n	8007868 <UART_SetConfig+0x1020>
 8007838:	f04f 0308 	mov.w	r3, #8
 800783c:	f04f 0400 	mov.w	r4, #0
 8007840:	e012      	b.n	8007868 <UART_SetConfig+0x1020>
 8007842:	f04f 0306 	mov.w	r3, #6
 8007846:	f04f 0400 	mov.w	r4, #0
 800784a:	e00d      	b.n	8007868 <UART_SetConfig+0x1020>
 800784c:	f04f 0304 	mov.w	r3, #4
 8007850:	f04f 0400 	mov.w	r4, #0
 8007854:	e008      	b.n	8007868 <UART_SetConfig+0x1020>
 8007856:	f04f 0302 	mov.w	r3, #2
 800785a:	f04f 0400 	mov.w	r4, #0
 800785e:	e003      	b.n	8007868 <UART_SetConfig+0x1020>
 8007860:	f04f 0301 	mov.w	r3, #1
 8007864:	f04f 0400 	mov.w	r4, #0
 8007868:	461a      	mov	r2, r3
 800786a:	4623      	mov	r3, r4
 800786c:	f7f8 fd88 	bl	8000380 <__aeabi_uldivmod>
 8007870:	4603      	mov	r3, r0
 8007872:	460c      	mov	r4, r1
 8007874:	4619      	mov	r1, r3
 8007876:	4622      	mov	r2, r4
 8007878:	f04f 0300 	mov.w	r3, #0
 800787c:	f04f 0400 	mov.w	r4, #0
 8007880:	0214      	lsls	r4, r2, #8
 8007882:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007886:	020b      	lsls	r3, r1, #8
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	6852      	ldr	r2, [r2, #4]
 800788c:	0852      	lsrs	r2, r2, #1
 800788e:	4611      	mov	r1, r2
 8007890:	f04f 0200 	mov.w	r2, #0
 8007894:	eb13 0b01 	adds.w	fp, r3, r1
 8007898:	eb44 0c02 	adc.w	ip, r4, r2
 800789c:	4658      	mov	r0, fp
 800789e:	4661      	mov	r1, ip
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f04f 0400 	mov.w	r4, #0
 80078a8:	461a      	mov	r2, r3
 80078aa:	4623      	mov	r3, r4
 80078ac:	f7f8 fd68 	bl	8000380 <__aeabi_uldivmod>
 80078b0:	4603      	mov	r3, r0
 80078b2:	460c      	mov	r4, r1
 80078b4:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 80078b6:	e19d      	b.n	8007bf4 <UART_SetConfig+0x13ac>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d05b      	beq.n	8007978 <UART_SetConfig+0x1130>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d053      	beq.n	8007970 <UART_SetConfig+0x1128>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d04b      	beq.n	8007968 <UART_SetConfig+0x1120>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d4:	2b03      	cmp	r3, #3
 80078d6:	d043      	beq.n	8007960 <UART_SetConfig+0x1118>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078dc:	2b04      	cmp	r3, #4
 80078de:	d03b      	beq.n	8007958 <UART_SetConfig+0x1110>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e4:	2b05      	cmp	r3, #5
 80078e6:	d033      	beq.n	8007950 <UART_SetConfig+0x1108>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ec:	2b06      	cmp	r3, #6
 80078ee:	d02b      	beq.n	8007948 <UART_SetConfig+0x1100>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f4:	2b07      	cmp	r3, #7
 80078f6:	d023      	beq.n	8007940 <UART_SetConfig+0x10f8>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fc:	2b08      	cmp	r3, #8
 80078fe:	d01b      	beq.n	8007938 <UART_SetConfig+0x10f0>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007904:	2b09      	cmp	r3, #9
 8007906:	d013      	beq.n	8007930 <UART_SetConfig+0x10e8>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790c:	2b0a      	cmp	r3, #10
 800790e:	d00b      	beq.n	8007928 <UART_SetConfig+0x10e0>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007914:	2b0b      	cmp	r3, #11
 8007916:	d103      	bne.n	8007920 <UART_SetConfig+0x10d8>
 8007918:	4b2a      	ldr	r3, [pc, #168]	; (80079c4 <UART_SetConfig+0x117c>)
 800791a:	f04f 0400 	mov.w	r4, #0
 800791e:	e02e      	b.n	800797e <UART_SetConfig+0x1136>
 8007920:	4b29      	ldr	r3, [pc, #164]	; (80079c8 <UART_SetConfig+0x1180>)
 8007922:	f04f 0403 	mov.w	r4, #3
 8007926:	e02a      	b.n	800797e <UART_SetConfig+0x1136>
 8007928:	4b28      	ldr	r3, [pc, #160]	; (80079cc <UART_SetConfig+0x1184>)
 800792a:	f04f 0400 	mov.w	r4, #0
 800792e:	e026      	b.n	800797e <UART_SetConfig+0x1136>
 8007930:	4b27      	ldr	r3, [pc, #156]	; (80079d0 <UART_SetConfig+0x1188>)
 8007932:	f04f 0400 	mov.w	r4, #0
 8007936:	e022      	b.n	800797e <UART_SetConfig+0x1136>
 8007938:	4b26      	ldr	r3, [pc, #152]	; (80079d4 <UART_SetConfig+0x118c>)
 800793a:	f04f 0400 	mov.w	r4, #0
 800793e:	e01e      	b.n	800797e <UART_SetConfig+0x1136>
 8007940:	4b25      	ldr	r3, [pc, #148]	; (80079d8 <UART_SetConfig+0x1190>)
 8007942:	f04f 0400 	mov.w	r4, #0
 8007946:	e01a      	b.n	800797e <UART_SetConfig+0x1136>
 8007948:	a419      	add	r4, pc, #100	; (adr r4, 80079b0 <UART_SetConfig+0x1168>)
 800794a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800794e:	e016      	b.n	800797e <UART_SetConfig+0x1136>
 8007950:	4b22      	ldr	r3, [pc, #136]	; (80079dc <UART_SetConfig+0x1194>)
 8007952:	f04f 0400 	mov.w	r4, #0
 8007956:	e012      	b.n	800797e <UART_SetConfig+0x1136>
 8007958:	4b21      	ldr	r3, [pc, #132]	; (80079e0 <UART_SetConfig+0x1198>)
 800795a:	f04f 0400 	mov.w	r4, #0
 800795e:	e00e      	b.n	800797e <UART_SetConfig+0x1136>
 8007960:	a415      	add	r4, pc, #84	; (adr r4, 80079b8 <UART_SetConfig+0x1170>)
 8007962:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007966:	e00a      	b.n	800797e <UART_SetConfig+0x1136>
 8007968:	4b1e      	ldr	r3, [pc, #120]	; (80079e4 <UART_SetConfig+0x119c>)
 800796a:	f04f 0400 	mov.w	r4, #0
 800796e:	e006      	b.n	800797e <UART_SetConfig+0x1136>
 8007970:	4b1d      	ldr	r3, [pc, #116]	; (80079e8 <UART_SetConfig+0x11a0>)
 8007972:	f04f 0401 	mov.w	r4, #1
 8007976:	e002      	b.n	800797e <UART_SetConfig+0x1136>
 8007978:	4b13      	ldr	r3, [pc, #76]	; (80079c8 <UART_SetConfig+0x1180>)
 800797a:	f04f 0403 	mov.w	r4, #3
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	6852      	ldr	r2, [r2, #4]
 8007982:	0852      	lsrs	r2, r2, #1
 8007984:	4611      	mov	r1, r2
 8007986:	f04f 0200 	mov.w	r2, #0
 800798a:	eb13 0b01 	adds.w	fp, r3, r1
 800798e:	eb44 0c02 	adc.w	ip, r4, r2
 8007992:	4658      	mov	r0, fp
 8007994:	4661      	mov	r1, ip
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f04f 0400 	mov.w	r4, #0
 800799e:	461a      	mov	r2, r3
 80079a0:	4623      	mov	r3, r4
 80079a2:	f7f8 fced 	bl	8000380 <__aeabi_uldivmod>
 80079a6:	4603      	mov	r3, r0
 80079a8:	460c      	mov	r4, r1
 80079aa:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80079ac:	e122      	b.n	8007bf4 <UART_SetConfig+0x13ac>
 80079ae:	bf00      	nop
 80079b0:	51615500 	.word	0x51615500
 80079b4:	00000000 	.word	0x00000000
 80079b8:	a2c2aa00 	.word	0xa2c2aa00
 80079bc:	00000000 	.word	0x00000000
 80079c0:	58024400 	.word	0x58024400
 80079c4:	03d09000 	.word	0x03d09000
 80079c8:	d0900000 	.word	0xd0900000
 80079cc:	07a12000 	.word	0x07a12000
 80079d0:	0f424000 	.word	0x0f424000
 80079d4:	1e848000 	.word	0x1e848000
 80079d8:	3d090000 	.word	0x3d090000
 80079dc:	61a80000 	.word	0x61a80000
 80079e0:	7a120000 	.word	0x7a120000
 80079e4:	f4240000 	.word	0xf4240000
 80079e8:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d05b      	beq.n	8007aac <UART_SetConfig+0x1264>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d053      	beq.n	8007aa4 <UART_SetConfig+0x125c>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a00:	2b02      	cmp	r3, #2
 8007a02:	d04b      	beq.n	8007a9c <UART_SetConfig+0x1254>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d043      	beq.n	8007a94 <UART_SetConfig+0x124c>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a10:	2b04      	cmp	r3, #4
 8007a12:	d03b      	beq.n	8007a8c <UART_SetConfig+0x1244>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a18:	2b05      	cmp	r3, #5
 8007a1a:	d033      	beq.n	8007a84 <UART_SetConfig+0x123c>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a20:	2b06      	cmp	r3, #6
 8007a22:	d02b      	beq.n	8007a7c <UART_SetConfig+0x1234>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a28:	2b07      	cmp	r3, #7
 8007a2a:	d023      	beq.n	8007a74 <UART_SetConfig+0x122c>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d01b      	beq.n	8007a6c <UART_SetConfig+0x1224>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a38:	2b09      	cmp	r3, #9
 8007a3a:	d013      	beq.n	8007a64 <UART_SetConfig+0x121c>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a40:	2b0a      	cmp	r3, #10
 8007a42:	d00b      	beq.n	8007a5c <UART_SetConfig+0x1214>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a48:	2b0b      	cmp	r3, #11
 8007a4a:	d103      	bne.n	8007a54 <UART_SetConfig+0x120c>
 8007a4c:	4bc0      	ldr	r3, [pc, #768]	; (8007d50 <UART_SetConfig+0x1508>)
 8007a4e:	f04f 0400 	mov.w	r4, #0
 8007a52:	e02e      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a54:	4bbf      	ldr	r3, [pc, #764]	; (8007d54 <UART_SetConfig+0x150c>)
 8007a56:	f04f 0400 	mov.w	r4, #0
 8007a5a:	e02a      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a5c:	4bbe      	ldr	r3, [pc, #760]	; (8007d58 <UART_SetConfig+0x1510>)
 8007a5e:	f04f 0400 	mov.w	r4, #0
 8007a62:	e026      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a64:	4bbd      	ldr	r3, [pc, #756]	; (8007d5c <UART_SetConfig+0x1514>)
 8007a66:	f04f 0400 	mov.w	r4, #0
 8007a6a:	e022      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a6c:	4bbc      	ldr	r3, [pc, #752]	; (8007d60 <UART_SetConfig+0x1518>)
 8007a6e:	f04f 0400 	mov.w	r4, #0
 8007a72:	e01e      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a74:	4bbb      	ldr	r3, [pc, #748]	; (8007d64 <UART_SetConfig+0x151c>)
 8007a76:	f04f 0400 	mov.w	r4, #0
 8007a7a:	e01a      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a7c:	a4b0      	add	r4, pc, #704	; (adr r4, 8007d40 <UART_SetConfig+0x14f8>)
 8007a7e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007a82:	e016      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a84:	4bb8      	ldr	r3, [pc, #736]	; (8007d68 <UART_SetConfig+0x1520>)
 8007a86:	f04f 0400 	mov.w	r4, #0
 8007a8a:	e012      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a8c:	4bb7      	ldr	r3, [pc, #732]	; (8007d6c <UART_SetConfig+0x1524>)
 8007a8e:	f04f 0400 	mov.w	r4, #0
 8007a92:	e00e      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a94:	a4ac      	add	r4, pc, #688	; (adr r4, 8007d48 <UART_SetConfig+0x1500>)
 8007a96:	e9d4 3400 	ldrd	r3, r4, [r4]
 8007a9a:	e00a      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007a9c:	4bb4      	ldr	r3, [pc, #720]	; (8007d70 <UART_SetConfig+0x1528>)
 8007a9e:	f04f 0400 	mov.w	r4, #0
 8007aa2:	e006      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007aa4:	4bb3      	ldr	r3, [pc, #716]	; (8007d74 <UART_SetConfig+0x152c>)
 8007aa6:	f04f 0400 	mov.w	r4, #0
 8007aaa:	e002      	b.n	8007ab2 <UART_SetConfig+0x126a>
 8007aac:	4ba9      	ldr	r3, [pc, #676]	; (8007d54 <UART_SetConfig+0x150c>)
 8007aae:	f04f 0400 	mov.w	r4, #0
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	6852      	ldr	r2, [r2, #4]
 8007ab6:	0852      	lsrs	r2, r2, #1
 8007ab8:	4611      	mov	r1, r2
 8007aba:	f04f 0200 	mov.w	r2, #0
 8007abe:	eb13 0b01 	adds.w	fp, r3, r1
 8007ac2:	eb44 0c02 	adc.w	ip, r4, r2
 8007ac6:	4658      	mov	r0, fp
 8007ac8:	4661      	mov	r1, ip
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	f04f 0400 	mov.w	r4, #0
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	4623      	mov	r3, r4
 8007ad6:	f7f8 fc53 	bl	8000380 <__aeabi_uldivmod>
 8007ada:	4603      	mov	r3, r0
 8007adc:	460c      	mov	r4, r1
 8007ade:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007ae0:	e088      	b.n	8007bf4 <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d064      	beq.n	8007bb4 <UART_SetConfig+0x136c>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d05b      	beq.n	8007baa <UART_SetConfig+0x1362>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d052      	beq.n	8007ba0 <UART_SetConfig+0x1358>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afe:	2b03      	cmp	r3, #3
 8007b00:	d04a      	beq.n	8007b98 <UART_SetConfig+0x1350>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b06:	2b04      	cmp	r3, #4
 8007b08:	d041      	beq.n	8007b8e <UART_SetConfig+0x1346>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0e:	2b05      	cmp	r3, #5
 8007b10:	d039      	beq.n	8007b86 <UART_SetConfig+0x133e>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b16:	2b06      	cmp	r3, #6
 8007b18:	d031      	beq.n	8007b7e <UART_SetConfig+0x1336>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1e:	2b07      	cmp	r3, #7
 8007b20:	d028      	beq.n	8007b74 <UART_SetConfig+0x132c>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b26:	2b08      	cmp	r3, #8
 8007b28:	d01f      	beq.n	8007b6a <UART_SetConfig+0x1322>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2e:	2b09      	cmp	r3, #9
 8007b30:	d016      	beq.n	8007b60 <UART_SetConfig+0x1318>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b36:	2b0a      	cmp	r3, #10
 8007b38:	d00d      	beq.n	8007b56 <UART_SetConfig+0x130e>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3e:	2b0b      	cmp	r3, #11
 8007b40:	d104      	bne.n	8007b4c <UART_SetConfig+0x1304>
 8007b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b46:	f04f 0400 	mov.w	r4, #0
 8007b4a:	e037      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b4c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007b50:	f04f 0400 	mov.w	r4, #0
 8007b54:	e032      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007b5a:	f04f 0400 	mov.w	r4, #0
 8007b5e:	e02d      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007b64:	f04f 0400 	mov.w	r4, #0
 8007b68:	e028      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b6a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007b6e:	f04f 0400 	mov.w	r4, #0
 8007b72:	e023      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007b78:	f04f 0400 	mov.w	r4, #0
 8007b7c:	e01e      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b7e:	4b7e      	ldr	r3, [pc, #504]	; (8007d78 <UART_SetConfig+0x1530>)
 8007b80:	f04f 0400 	mov.w	r4, #0
 8007b84:	e01a      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b86:	4b7d      	ldr	r3, [pc, #500]	; (8007d7c <UART_SetConfig+0x1534>)
 8007b88:	f04f 0400 	mov.w	r4, #0
 8007b8c:	e016      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b92:	f04f 0400 	mov.w	r4, #0
 8007b96:	e011      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007b98:	4b79      	ldr	r3, [pc, #484]	; (8007d80 <UART_SetConfig+0x1538>)
 8007b9a:	f04f 0400 	mov.w	r4, #0
 8007b9e:	e00d      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007ba0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007ba4:	f04f 0400 	mov.w	r4, #0
 8007ba8:	e008      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007baa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007bae:	f04f 0400 	mov.w	r4, #0
 8007bb2:	e003      	b.n	8007bbc <UART_SetConfig+0x1374>
 8007bb4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007bb8:	f04f 0400 	mov.w	r4, #0
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	6852      	ldr	r2, [r2, #4]
 8007bc0:	0852      	lsrs	r2, r2, #1
 8007bc2:	4611      	mov	r1, r2
 8007bc4:	f04f 0200 	mov.w	r2, #0
 8007bc8:	eb13 0b01 	adds.w	fp, r3, r1
 8007bcc:	eb44 0c02 	adc.w	ip, r4, r2
 8007bd0:	4658      	mov	r0, fp
 8007bd2:	4661      	mov	r1, ip
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	f04f 0400 	mov.w	r4, #0
 8007bdc:	461a      	mov	r2, r3
 8007bde:	4623      	mov	r3, r4
 8007be0:	f7f8 fbce 	bl	8000380 <__aeabi_uldivmod>
 8007be4:	4603      	mov	r3, r0
 8007be6:	460c      	mov	r4, r1
 8007be8:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8007bea:	e003      	b.n	8007bf4 <UART_SetConfig+0x13ac>
          default:
            ret = HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 8007bf2:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007bfa:	d309      	bcc.n	8007c10 <UART_SetConfig+0x13c8>
 8007bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c02:	d205      	bcs.n	8007c10 <UART_SetConfig+0x13c8>
        {
          huart->Instance->BRR = usartdiv;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c0a:	60da      	str	r2, [r3, #12]
 8007c0c:	f000 bf85 	b.w	8008b1a <UART_SetConfig+0x22d2>
        }
        else
        {
          ret = HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c16:	f000 bf80 	b.w	8008b1a <UART_SetConfig+0x22d2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69db      	ldr	r3, [r3, #28]
 8007c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c22:	f040 83da 	bne.w	80083da <UART_SetConfig+0x1b92>
  {
    switch (clocksource)
 8007c26:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007c2a:	2b40      	cmp	r3, #64	; 0x40
 8007c2c:	f200 83b3 	bhi.w	8008396 <UART_SetConfig+0x1b4e>
 8007c30:	a201      	add	r2, pc, #4	; (adr r2, 8007c38 <UART_SetConfig+0x13f0>)
 8007c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c36:	bf00      	nop
 8007c38:	08007d85 	.word	0x08007d85
 8007c3c:	08007e3d 	.word	0x08007e3d
 8007c40:	08008397 	.word	0x08008397
 8007c44:	08008397 	.word	0x08008397
 8007c48:	08007ef5 	.word	0x08007ef5
 8007c4c:	08008397 	.word	0x08008397
 8007c50:	08008397 	.word	0x08008397
 8007c54:	08008397 	.word	0x08008397
 8007c58:	08007fb1 	.word	0x08007fb1
 8007c5c:	08008397 	.word	0x08008397
 8007c60:	08008397 	.word	0x08008397
 8007c64:	08008397 	.word	0x08008397
 8007c68:	08008397 	.word	0x08008397
 8007c6c:	08008397 	.word	0x08008397
 8007c70:	08008397 	.word	0x08008397
 8007c74:	08008397 	.word	0x08008397
 8007c78:	0800806d 	.word	0x0800806d
 8007c7c:	08008397 	.word	0x08008397
 8007c80:	08008397 	.word	0x08008397
 8007c84:	08008397 	.word	0x08008397
 8007c88:	08008397 	.word	0x08008397
 8007c8c:	08008397 	.word	0x08008397
 8007c90:	08008397 	.word	0x08008397
 8007c94:	08008397 	.word	0x08008397
 8007c98:	08008397 	.word	0x08008397
 8007c9c:	08008397 	.word	0x08008397
 8007ca0:	08008397 	.word	0x08008397
 8007ca4:	08008397 	.word	0x08008397
 8007ca8:	08008397 	.word	0x08008397
 8007cac:	08008397 	.word	0x08008397
 8007cb0:	08008397 	.word	0x08008397
 8007cb4:	08008397 	.word	0x08008397
 8007cb8:	080081df 	.word	0x080081df
 8007cbc:	08008397 	.word	0x08008397
 8007cc0:	08008397 	.word	0x08008397
 8007cc4:	08008397 	.word	0x08008397
 8007cc8:	08008397 	.word	0x08008397
 8007ccc:	08008397 	.word	0x08008397
 8007cd0:	08008397 	.word	0x08008397
 8007cd4:	08008397 	.word	0x08008397
 8007cd8:	08008397 	.word	0x08008397
 8007cdc:	08008397 	.word	0x08008397
 8007ce0:	08008397 	.word	0x08008397
 8007ce4:	08008397 	.word	0x08008397
 8007ce8:	08008397 	.word	0x08008397
 8007cec:	08008397 	.word	0x08008397
 8007cf0:	08008397 	.word	0x08008397
 8007cf4:	08008397 	.word	0x08008397
 8007cf8:	08008397 	.word	0x08008397
 8007cfc:	08008397 	.word	0x08008397
 8007d00:	08008397 	.word	0x08008397
 8007d04:	08008397 	.word	0x08008397
 8007d08:	08008397 	.word	0x08008397
 8007d0c:	08008397 	.word	0x08008397
 8007d10:	08008397 	.word	0x08008397
 8007d14:	08008397 	.word	0x08008397
 8007d18:	08008397 	.word	0x08008397
 8007d1c:	08008397 	.word	0x08008397
 8007d20:	08008397 	.word	0x08008397
 8007d24:	08008397 	.word	0x08008397
 8007d28:	08008397 	.word	0x08008397
 8007d2c:	08008397 	.word	0x08008397
 8007d30:	08008397 	.word	0x08008397
 8007d34:	08008397 	.word	0x08008397
 8007d38:	080082d5 	.word	0x080082d5
 8007d3c:	f3af 8000 	nop.w
 8007d40:	05161500 	.word	0x05161500
 8007d44:	00000000 	.word	0x00000000
 8007d48:	0a2c2a00 	.word	0x0a2c2a00
 8007d4c:	00000000 	.word	0x00000000
 8007d50:	003d0900 	.word	0x003d0900
 8007d54:	3d090000 	.word	0x3d090000
 8007d58:	007a1200 	.word	0x007a1200
 8007d5c:	00f42400 	.word	0x00f42400
 8007d60:	01e84800 	.word	0x01e84800
 8007d64:	03d09000 	.word	0x03d09000
 8007d68:	061a8000 	.word	0x061a8000
 8007d6c:	07a12000 	.word	0x07a12000
 8007d70:	0f424000 	.word	0x0f424000
 8007d74:	1e848000 	.word	0x1e848000
 8007d78:	000aaa00 	.word	0x000aaa00
 8007d7c:	000ccc00 	.word	0x000ccc00
 8007d80:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d84:	f7fc ff52 	bl	8004c2c <HAL_RCC_GetPCLK1Freq>
 8007d88:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d044      	beq.n	8007e1c <UART_SetConfig+0x15d4>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d03e      	beq.n	8007e18 <UART_SetConfig+0x15d0>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d038      	beq.n	8007e14 <UART_SetConfig+0x15cc>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da6:	2b03      	cmp	r3, #3
 8007da8:	d032      	beq.n	8007e10 <UART_SetConfig+0x15c8>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dae:	2b04      	cmp	r3, #4
 8007db0:	d02c      	beq.n	8007e0c <UART_SetConfig+0x15c4>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db6:	2b05      	cmp	r3, #5
 8007db8:	d026      	beq.n	8007e08 <UART_SetConfig+0x15c0>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbe:	2b06      	cmp	r3, #6
 8007dc0:	d020      	beq.n	8007e04 <UART_SetConfig+0x15bc>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	2b07      	cmp	r3, #7
 8007dc8:	d01a      	beq.n	8007e00 <UART_SetConfig+0x15b8>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dce:	2b08      	cmp	r3, #8
 8007dd0:	d014      	beq.n	8007dfc <UART_SetConfig+0x15b4>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd6:	2b09      	cmp	r3, #9
 8007dd8:	d00e      	beq.n	8007df8 <UART_SetConfig+0x15b0>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dde:	2b0a      	cmp	r3, #10
 8007de0:	d008      	beq.n	8007df4 <UART_SetConfig+0x15ac>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de6:	2b0b      	cmp	r3, #11
 8007de8:	d102      	bne.n	8007df0 <UART_SetConfig+0x15a8>
 8007dea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007dee:	e016      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e014      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007df4:	2380      	movs	r3, #128	; 0x80
 8007df6:	e012      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007df8:	2340      	movs	r3, #64	; 0x40
 8007dfa:	e010      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007dfc:	2320      	movs	r3, #32
 8007dfe:	e00e      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e00:	2310      	movs	r3, #16
 8007e02:	e00c      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e04:	230c      	movs	r3, #12
 8007e06:	e00a      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e08:	230a      	movs	r3, #10
 8007e0a:	e008      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e0c:	2308      	movs	r3, #8
 8007e0e:	e006      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e10:	2306      	movs	r3, #6
 8007e12:	e004      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e14:	2304      	movs	r3, #4
 8007e16:	e002      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	e000      	b.n	8007e1e <UART_SetConfig+0x15d6>
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e24:	005a      	lsls	r2, r3, #1
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	085b      	lsrs	r3, r3, #1
 8007e2c:	441a      	add	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007e3a:	e2b0      	b.n	800839e <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e3c:	f7fc ff0c 	bl	8004c58 <HAL_RCC_GetPCLK2Freq>
 8007e40:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d044      	beq.n	8007ed4 <UART_SetConfig+0x168c>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d03e      	beq.n	8007ed0 <UART_SetConfig+0x1688>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d038      	beq.n	8007ecc <UART_SetConfig+0x1684>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5e:	2b03      	cmp	r3, #3
 8007e60:	d032      	beq.n	8007ec8 <UART_SetConfig+0x1680>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	2b04      	cmp	r3, #4
 8007e68:	d02c      	beq.n	8007ec4 <UART_SetConfig+0x167c>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6e:	2b05      	cmp	r3, #5
 8007e70:	d026      	beq.n	8007ec0 <UART_SetConfig+0x1678>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e76:	2b06      	cmp	r3, #6
 8007e78:	d020      	beq.n	8007ebc <UART_SetConfig+0x1674>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7e:	2b07      	cmp	r3, #7
 8007e80:	d01a      	beq.n	8007eb8 <UART_SetConfig+0x1670>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e86:	2b08      	cmp	r3, #8
 8007e88:	d014      	beq.n	8007eb4 <UART_SetConfig+0x166c>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8e:	2b09      	cmp	r3, #9
 8007e90:	d00e      	beq.n	8007eb0 <UART_SetConfig+0x1668>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e96:	2b0a      	cmp	r3, #10
 8007e98:	d008      	beq.n	8007eac <UART_SetConfig+0x1664>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9e:	2b0b      	cmp	r3, #11
 8007ea0:	d102      	bne.n	8007ea8 <UART_SetConfig+0x1660>
 8007ea2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ea6:	e016      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e014      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007eac:	2380      	movs	r3, #128	; 0x80
 8007eae:	e012      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007eb0:	2340      	movs	r3, #64	; 0x40
 8007eb2:	e010      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007eb4:	2320      	movs	r3, #32
 8007eb6:	e00e      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007eb8:	2310      	movs	r3, #16
 8007eba:	e00c      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ebc:	230c      	movs	r3, #12
 8007ebe:	e00a      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ec0:	230a      	movs	r3, #10
 8007ec2:	e008      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ec4:	2308      	movs	r3, #8
 8007ec6:	e006      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ec8:	2306      	movs	r3, #6
 8007eca:	e004      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ecc:	2304      	movs	r3, #4
 8007ece:	e002      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ed0:	2302      	movs	r3, #2
 8007ed2:	e000      	b.n	8007ed6 <UART_SetConfig+0x168e>
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007edc:	005a      	lsls	r2, r3, #1
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	085b      	lsrs	r3, r3, #1
 8007ee4:	441a      	add	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007ef2:	e254      	b.n	800839e <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ef4:	f107 0318 	add.w	r3, r7, #24
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7fd fdf9 	bl	8005af0 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007efe:	69fa      	ldr	r2, [r7, #28]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d044      	beq.n	8007f92 <UART_SetConfig+0x174a>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d03e      	beq.n	8007f8e <UART_SetConfig+0x1746>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	d038      	beq.n	8007f8a <UART_SetConfig+0x1742>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1c:	2b03      	cmp	r3, #3
 8007f1e:	d032      	beq.n	8007f86 <UART_SetConfig+0x173e>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d02c      	beq.n	8007f82 <UART_SetConfig+0x173a>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2c:	2b05      	cmp	r3, #5
 8007f2e:	d026      	beq.n	8007f7e <UART_SetConfig+0x1736>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f34:	2b06      	cmp	r3, #6
 8007f36:	d020      	beq.n	8007f7a <UART_SetConfig+0x1732>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3c:	2b07      	cmp	r3, #7
 8007f3e:	d01a      	beq.n	8007f76 <UART_SetConfig+0x172e>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f44:	2b08      	cmp	r3, #8
 8007f46:	d014      	beq.n	8007f72 <UART_SetConfig+0x172a>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4c:	2b09      	cmp	r3, #9
 8007f4e:	d00e      	beq.n	8007f6e <UART_SetConfig+0x1726>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f54:	2b0a      	cmp	r3, #10
 8007f56:	d008      	beq.n	8007f6a <UART_SetConfig+0x1722>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5c:	2b0b      	cmp	r3, #11
 8007f5e:	d102      	bne.n	8007f66 <UART_SetConfig+0x171e>
 8007f60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f64:	e016      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f66:	2301      	movs	r3, #1
 8007f68:	e014      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f6a:	2380      	movs	r3, #128	; 0x80
 8007f6c:	e012      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f6e:	2340      	movs	r3, #64	; 0x40
 8007f70:	e010      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f72:	2320      	movs	r3, #32
 8007f74:	e00e      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f76:	2310      	movs	r3, #16
 8007f78:	e00c      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f7a:	230c      	movs	r3, #12
 8007f7c:	e00a      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f7e:	230a      	movs	r3, #10
 8007f80:	e008      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f82:	2308      	movs	r3, #8
 8007f84:	e006      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f86:	2306      	movs	r3, #6
 8007f88:	e004      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f8a:	2304      	movs	r3, #4
 8007f8c:	e002      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f8e:	2302      	movs	r3, #2
 8007f90:	e000      	b.n	8007f94 <UART_SetConfig+0x174c>
 8007f92:	2301      	movs	r3, #1
 8007f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f98:	005a      	lsls	r2, r3, #1
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	085b      	lsrs	r3, r3, #1
 8007fa0:	441a      	add	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fae:	e1f6      	b.n	800839e <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fb0:	f107 030c 	add.w	r3, r7, #12
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f7fd fee7 	bl	8005d88 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d044      	beq.n	800804e <UART_SetConfig+0x1806>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d03e      	beq.n	800804a <UART_SetConfig+0x1802>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d038      	beq.n	8008046 <UART_SetConfig+0x17fe>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd8:	2b03      	cmp	r3, #3
 8007fda:	d032      	beq.n	8008042 <UART_SetConfig+0x17fa>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	d02c      	beq.n	800803e <UART_SetConfig+0x17f6>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe8:	2b05      	cmp	r3, #5
 8007fea:	d026      	beq.n	800803a <UART_SetConfig+0x17f2>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff0:	2b06      	cmp	r3, #6
 8007ff2:	d020      	beq.n	8008036 <UART_SetConfig+0x17ee>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff8:	2b07      	cmp	r3, #7
 8007ffa:	d01a      	beq.n	8008032 <UART_SetConfig+0x17ea>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008000:	2b08      	cmp	r3, #8
 8008002:	d014      	beq.n	800802e <UART_SetConfig+0x17e6>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008008:	2b09      	cmp	r3, #9
 800800a:	d00e      	beq.n	800802a <UART_SetConfig+0x17e2>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008010:	2b0a      	cmp	r3, #10
 8008012:	d008      	beq.n	8008026 <UART_SetConfig+0x17de>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008018:	2b0b      	cmp	r3, #11
 800801a:	d102      	bne.n	8008022 <UART_SetConfig+0x17da>
 800801c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008020:	e016      	b.n	8008050 <UART_SetConfig+0x1808>
 8008022:	2301      	movs	r3, #1
 8008024:	e014      	b.n	8008050 <UART_SetConfig+0x1808>
 8008026:	2380      	movs	r3, #128	; 0x80
 8008028:	e012      	b.n	8008050 <UART_SetConfig+0x1808>
 800802a:	2340      	movs	r3, #64	; 0x40
 800802c:	e010      	b.n	8008050 <UART_SetConfig+0x1808>
 800802e:	2320      	movs	r3, #32
 8008030:	e00e      	b.n	8008050 <UART_SetConfig+0x1808>
 8008032:	2310      	movs	r3, #16
 8008034:	e00c      	b.n	8008050 <UART_SetConfig+0x1808>
 8008036:	230c      	movs	r3, #12
 8008038:	e00a      	b.n	8008050 <UART_SetConfig+0x1808>
 800803a:	230a      	movs	r3, #10
 800803c:	e008      	b.n	8008050 <UART_SetConfig+0x1808>
 800803e:	2308      	movs	r3, #8
 8008040:	e006      	b.n	8008050 <UART_SetConfig+0x1808>
 8008042:	2306      	movs	r3, #6
 8008044:	e004      	b.n	8008050 <UART_SetConfig+0x1808>
 8008046:	2304      	movs	r3, #4
 8008048:	e002      	b.n	8008050 <UART_SetConfig+0x1808>
 800804a:	2302      	movs	r3, #2
 800804c:	e000      	b.n	8008050 <UART_SetConfig+0x1808>
 800804e:	2301      	movs	r3, #1
 8008050:	fbb2 f3f3 	udiv	r3, r2, r3
 8008054:	005a      	lsls	r2, r3, #1
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	085b      	lsrs	r3, r3, #1
 800805c:	441a      	add	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	fbb2 f3f3 	udiv	r3, r2, r3
 8008066:	b29b      	uxth	r3, r3
 8008068:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800806a:	e198      	b.n	800839e <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800806c:	4b87      	ldr	r3, [pc, #540]	; (800828c <UART_SetConfig+0x1a44>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0320 	and.w	r3, r3, #32
 8008074:	2b00      	cmp	r3, #0
 8008076:	d05e      	beq.n	8008136 <UART_SetConfig+0x18ee>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008078:	4b84      	ldr	r3, [pc, #528]	; (800828c <UART_SetConfig+0x1a44>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	08db      	lsrs	r3, r3, #3
 800807e:	f003 0303 	and.w	r3, r3, #3
 8008082:	4a83      	ldr	r2, [pc, #524]	; (8008290 <UART_SetConfig+0x1a48>)
 8008084:	40da      	lsrs	r2, r3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808a:	2b00      	cmp	r3, #0
 800808c:	d044      	beq.n	8008118 <UART_SetConfig+0x18d0>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008092:	2b01      	cmp	r3, #1
 8008094:	d03e      	beq.n	8008114 <UART_SetConfig+0x18cc>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809a:	2b02      	cmp	r3, #2
 800809c:	d038      	beq.n	8008110 <UART_SetConfig+0x18c8>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a2:	2b03      	cmp	r3, #3
 80080a4:	d032      	beq.n	800810c <UART_SetConfig+0x18c4>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080aa:	2b04      	cmp	r3, #4
 80080ac:	d02c      	beq.n	8008108 <UART_SetConfig+0x18c0>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b2:	2b05      	cmp	r3, #5
 80080b4:	d026      	beq.n	8008104 <UART_SetConfig+0x18bc>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ba:	2b06      	cmp	r3, #6
 80080bc:	d020      	beq.n	8008100 <UART_SetConfig+0x18b8>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c2:	2b07      	cmp	r3, #7
 80080c4:	d01a      	beq.n	80080fc <UART_SetConfig+0x18b4>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ca:	2b08      	cmp	r3, #8
 80080cc:	d014      	beq.n	80080f8 <UART_SetConfig+0x18b0>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d2:	2b09      	cmp	r3, #9
 80080d4:	d00e      	beq.n	80080f4 <UART_SetConfig+0x18ac>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080da:	2b0a      	cmp	r3, #10
 80080dc:	d008      	beq.n	80080f0 <UART_SetConfig+0x18a8>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e2:	2b0b      	cmp	r3, #11
 80080e4:	d102      	bne.n	80080ec <UART_SetConfig+0x18a4>
 80080e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080ea:	e016      	b.n	800811a <UART_SetConfig+0x18d2>
 80080ec:	2301      	movs	r3, #1
 80080ee:	e014      	b.n	800811a <UART_SetConfig+0x18d2>
 80080f0:	2380      	movs	r3, #128	; 0x80
 80080f2:	e012      	b.n	800811a <UART_SetConfig+0x18d2>
 80080f4:	2340      	movs	r3, #64	; 0x40
 80080f6:	e010      	b.n	800811a <UART_SetConfig+0x18d2>
 80080f8:	2320      	movs	r3, #32
 80080fa:	e00e      	b.n	800811a <UART_SetConfig+0x18d2>
 80080fc:	2310      	movs	r3, #16
 80080fe:	e00c      	b.n	800811a <UART_SetConfig+0x18d2>
 8008100:	230c      	movs	r3, #12
 8008102:	e00a      	b.n	800811a <UART_SetConfig+0x18d2>
 8008104:	230a      	movs	r3, #10
 8008106:	e008      	b.n	800811a <UART_SetConfig+0x18d2>
 8008108:	2308      	movs	r3, #8
 800810a:	e006      	b.n	800811a <UART_SetConfig+0x18d2>
 800810c:	2306      	movs	r3, #6
 800810e:	e004      	b.n	800811a <UART_SetConfig+0x18d2>
 8008110:	2304      	movs	r3, #4
 8008112:	e002      	b.n	800811a <UART_SetConfig+0x18d2>
 8008114:	2302      	movs	r3, #2
 8008116:	e000      	b.n	800811a <UART_SetConfig+0x18d2>
 8008118:	2301      	movs	r3, #1
 800811a:	fbb2 f3f3 	udiv	r3, r2, r3
 800811e:	005a      	lsls	r2, r3, #1
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	085b      	lsrs	r3, r3, #1
 8008126:	441a      	add	r2, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008130:	b29b      	uxth	r3, r3
 8008132:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 8008134:	e133      	b.n	800839e <UART_SetConfig+0x1b56>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813a:	2b00      	cmp	r3, #0
 800813c:	d043      	beq.n	80081c6 <UART_SetConfig+0x197e>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008142:	2b01      	cmp	r3, #1
 8008144:	d03d      	beq.n	80081c2 <UART_SetConfig+0x197a>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800814a:	2b02      	cmp	r3, #2
 800814c:	d037      	beq.n	80081be <UART_SetConfig+0x1976>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008152:	2b03      	cmp	r3, #3
 8008154:	d031      	beq.n	80081ba <UART_SetConfig+0x1972>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815a:	2b04      	cmp	r3, #4
 800815c:	d02b      	beq.n	80081b6 <UART_SetConfig+0x196e>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008162:	2b05      	cmp	r3, #5
 8008164:	d025      	beq.n	80081b2 <UART_SetConfig+0x196a>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816a:	2b06      	cmp	r3, #6
 800816c:	d01f      	beq.n	80081ae <UART_SetConfig+0x1966>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008172:	2b07      	cmp	r3, #7
 8008174:	d019      	beq.n	80081aa <UART_SetConfig+0x1962>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817a:	2b08      	cmp	r3, #8
 800817c:	d013      	beq.n	80081a6 <UART_SetConfig+0x195e>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008182:	2b09      	cmp	r3, #9
 8008184:	d00d      	beq.n	80081a2 <UART_SetConfig+0x195a>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818a:	2b0a      	cmp	r3, #10
 800818c:	d007      	beq.n	800819e <UART_SetConfig+0x1956>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008192:	2b0b      	cmp	r3, #11
 8008194:	d101      	bne.n	800819a <UART_SetConfig+0x1952>
 8008196:	4b3f      	ldr	r3, [pc, #252]	; (8008294 <UART_SetConfig+0x1a4c>)
 8008198:	e016      	b.n	80081c8 <UART_SetConfig+0x1980>
 800819a:	4b3f      	ldr	r3, [pc, #252]	; (8008298 <UART_SetConfig+0x1a50>)
 800819c:	e014      	b.n	80081c8 <UART_SetConfig+0x1980>
 800819e:	4b3f      	ldr	r3, [pc, #252]	; (800829c <UART_SetConfig+0x1a54>)
 80081a0:	e012      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081a2:	4b3f      	ldr	r3, [pc, #252]	; (80082a0 <UART_SetConfig+0x1a58>)
 80081a4:	e010      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081a6:	4b3f      	ldr	r3, [pc, #252]	; (80082a4 <UART_SetConfig+0x1a5c>)
 80081a8:	e00e      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081aa:	4b3f      	ldr	r3, [pc, #252]	; (80082a8 <UART_SetConfig+0x1a60>)
 80081ac:	e00c      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081ae:	4b3f      	ldr	r3, [pc, #252]	; (80082ac <UART_SetConfig+0x1a64>)
 80081b0:	e00a      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081b2:	4b3f      	ldr	r3, [pc, #252]	; (80082b0 <UART_SetConfig+0x1a68>)
 80081b4:	e008      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081b6:	4b3f      	ldr	r3, [pc, #252]	; (80082b4 <UART_SetConfig+0x1a6c>)
 80081b8:	e006      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081ba:	4b3f      	ldr	r3, [pc, #252]	; (80082b8 <UART_SetConfig+0x1a70>)
 80081bc:	e004      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081be:	4b3f      	ldr	r3, [pc, #252]	; (80082bc <UART_SetConfig+0x1a74>)
 80081c0:	e002      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081c2:	4b33      	ldr	r3, [pc, #204]	; (8008290 <UART_SetConfig+0x1a48>)
 80081c4:	e000      	b.n	80081c8 <UART_SetConfig+0x1980>
 80081c6:	4b34      	ldr	r3, [pc, #208]	; (8008298 <UART_SetConfig+0x1a50>)
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6852      	ldr	r2, [r2, #4]
 80081cc:	0852      	lsrs	r2, r2, #1
 80081ce:	441a      	add	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d8:	b29b      	uxth	r3, r3
 80081da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80081dc:	e0df      	b.n	800839e <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d045      	beq.n	8008272 <UART_SetConfig+0x1a2a>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d03f      	beq.n	800826e <UART_SetConfig+0x1a26>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d039      	beq.n	800826a <UART_SetConfig+0x1a22>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081fa:	2b03      	cmp	r3, #3
 80081fc:	d033      	beq.n	8008266 <UART_SetConfig+0x1a1e>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008202:	2b04      	cmp	r3, #4
 8008204:	d02d      	beq.n	8008262 <UART_SetConfig+0x1a1a>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820a:	2b05      	cmp	r3, #5
 800820c:	d027      	beq.n	800825e <UART_SetConfig+0x1a16>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008212:	2b06      	cmp	r3, #6
 8008214:	d021      	beq.n	800825a <UART_SetConfig+0x1a12>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800821a:	2b07      	cmp	r3, #7
 800821c:	d01b      	beq.n	8008256 <UART_SetConfig+0x1a0e>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008222:	2b08      	cmp	r3, #8
 8008224:	d015      	beq.n	8008252 <UART_SetConfig+0x1a0a>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800822a:	2b09      	cmp	r3, #9
 800822c:	d00f      	beq.n	800824e <UART_SetConfig+0x1a06>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008232:	2b0a      	cmp	r3, #10
 8008234:	d008      	beq.n	8008248 <UART_SetConfig+0x1a00>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823a:	2b0b      	cmp	r3, #11
 800823c:	d102      	bne.n	8008244 <UART_SetConfig+0x19fc>
 800823e:	f647 2312 	movw	r3, #31250	; 0x7a12
 8008242:	e017      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008244:	4b18      	ldr	r3, [pc, #96]	; (80082a8 <UART_SetConfig+0x1a60>)
 8008246:	e015      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008248:	f24f 4324 	movw	r3, #62500	; 0xf424
 800824c:	e012      	b.n	8008274 <UART_SetConfig+0x1a2c>
 800824e:	4b1c      	ldr	r3, [pc, #112]	; (80082c0 <UART_SetConfig+0x1a78>)
 8008250:	e010      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008252:	4b1c      	ldr	r3, [pc, #112]	; (80082c4 <UART_SetConfig+0x1a7c>)
 8008254:	e00e      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008256:	4b0f      	ldr	r3, [pc, #60]	; (8008294 <UART_SetConfig+0x1a4c>)
 8008258:	e00c      	b.n	8008274 <UART_SetConfig+0x1a2c>
 800825a:	4b1b      	ldr	r3, [pc, #108]	; (80082c8 <UART_SetConfig+0x1a80>)
 800825c:	e00a      	b.n	8008274 <UART_SetConfig+0x1a2c>
 800825e:	4b1b      	ldr	r3, [pc, #108]	; (80082cc <UART_SetConfig+0x1a84>)
 8008260:	e008      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008262:	4b0e      	ldr	r3, [pc, #56]	; (800829c <UART_SetConfig+0x1a54>)
 8008264:	e006      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008266:	4b1a      	ldr	r3, [pc, #104]	; (80082d0 <UART_SetConfig+0x1a88>)
 8008268:	e004      	b.n	8008274 <UART_SetConfig+0x1a2c>
 800826a:	4b0d      	ldr	r3, [pc, #52]	; (80082a0 <UART_SetConfig+0x1a58>)
 800826c:	e002      	b.n	8008274 <UART_SetConfig+0x1a2c>
 800826e:	4b0d      	ldr	r3, [pc, #52]	; (80082a4 <UART_SetConfig+0x1a5c>)
 8008270:	e000      	b.n	8008274 <UART_SetConfig+0x1a2c>
 8008272:	4b0d      	ldr	r3, [pc, #52]	; (80082a8 <UART_SetConfig+0x1a60>)
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	6852      	ldr	r2, [r2, #4]
 8008278:	0852      	lsrs	r2, r2, #1
 800827a:	441a      	add	r2, r3
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	fbb2 f3f3 	udiv	r3, r2, r3
 8008284:	b29b      	uxth	r3, r3
 8008286:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008288:	e089      	b.n	800839e <UART_SetConfig+0x1b56>
 800828a:	bf00      	nop
 800828c:	58024400 	.word	0x58024400
 8008290:	03d09000 	.word	0x03d09000
 8008294:	0007a120 	.word	0x0007a120
 8008298:	07a12000 	.word	0x07a12000
 800829c:	000f4240 	.word	0x000f4240
 80082a0:	001e8480 	.word	0x001e8480
 80082a4:	003d0900 	.word	0x003d0900
 80082a8:	007a1200 	.word	0x007a1200
 80082ac:	00a2c2aa 	.word	0x00a2c2aa
 80082b0:	00c35000 	.word	0x00c35000
 80082b4:	00f42400 	.word	0x00f42400
 80082b8:	01458554 	.word	0x01458554
 80082bc:	01e84800 	.word	0x01e84800
 80082c0:	0001e848 	.word	0x0001e848
 80082c4:	0003d090 	.word	0x0003d090
 80082c8:	000a2c2a 	.word	0x000a2c2a
 80082cc:	000c3500 	.word	0x000c3500
 80082d0:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d04f      	beq.n	800837c <UART_SetConfig+0x1b34>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d048      	beq.n	8008376 <UART_SetConfig+0x1b2e>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e8:	2b02      	cmp	r3, #2
 80082ea:	d041      	beq.n	8008370 <UART_SetConfig+0x1b28>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f0:	2b03      	cmp	r3, #3
 80082f2:	d03a      	beq.n	800836a <UART_SetConfig+0x1b22>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f8:	2b04      	cmp	r3, #4
 80082fa:	d033      	beq.n	8008364 <UART_SetConfig+0x1b1c>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008300:	2b05      	cmp	r3, #5
 8008302:	d02c      	beq.n	800835e <UART_SetConfig+0x1b16>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008308:	2b06      	cmp	r3, #6
 800830a:	d025      	beq.n	8008358 <UART_SetConfig+0x1b10>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008310:	2b07      	cmp	r3, #7
 8008312:	d01e      	beq.n	8008352 <UART_SetConfig+0x1b0a>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008318:	2b08      	cmp	r3, #8
 800831a:	d017      	beq.n	800834c <UART_SetConfig+0x1b04>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008320:	2b09      	cmp	r3, #9
 8008322:	d010      	beq.n	8008346 <UART_SetConfig+0x1afe>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008328:	2b0a      	cmp	r3, #10
 800832a:	d009      	beq.n	8008340 <UART_SetConfig+0x1af8>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008330:	2b0b      	cmp	r3, #11
 8008332:	d102      	bne.n	800833a <UART_SetConfig+0x1af2>
 8008334:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008338:	e022      	b.n	8008380 <UART_SetConfig+0x1b38>
 800833a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800833e:	e01f      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008340:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008344:	e01c      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800834a:	e019      	b.n	8008380 <UART_SetConfig+0x1b38>
 800834c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008350:	e016      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008352:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008356:	e013      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008358:	f241 5354 	movw	r3, #5460	; 0x1554
 800835c:	e010      	b.n	8008380 <UART_SetConfig+0x1b38>
 800835e:	f641 1398 	movw	r3, #6552	; 0x1998
 8008362:	e00d      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008364:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008368:	e00a      	b.n	8008380 <UART_SetConfig+0x1b38>
 800836a:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 800836e:	e007      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008370:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008374:	e004      	b.n	8008380 <UART_SetConfig+0x1b38>
 8008376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800837a:	e001      	b.n	8008380 <UART_SetConfig+0x1b38>
 800837c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	6852      	ldr	r2, [r2, #4]
 8008384:	0852      	lsrs	r2, r2, #1
 8008386:	441a      	add	r2, r3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008390:	b29b      	uxth	r3, r3
 8008392:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008394:	e003      	b.n	800839e <UART_SetConfig+0x1b56>
      default:
        ret = HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 800839c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800839e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083a0:	2b0f      	cmp	r3, #15
 80083a2:	d916      	bls.n	80083d2 <UART_SetConfig+0x1b8a>
 80083a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083aa:	d212      	bcs.n	80083d2 <UART_SetConfig+0x1b8a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80083ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	f023 030f 	bic.w	r3, r3, #15
 80083b4:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083b8:	085b      	lsrs	r3, r3, #1
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	f003 0307 	and.w	r3, r3, #7
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80083c4:	4313      	orrs	r3, r2
 80083c6:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80083ce:	60da      	str	r2, [r3, #12]
 80083d0:	e3a3      	b.n	8008b1a <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083d8:	e39f      	b.n	8008b1a <UART_SetConfig+0x22d2>
    }
  }
  else
  {
    switch (clocksource)
 80083da:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80083de:	2b40      	cmp	r3, #64	; 0x40
 80083e0:	f200 8388 	bhi.w	8008af4 <UART_SetConfig+0x22ac>
 80083e4:	a201      	add	r2, pc, #4	; (adr r2, 80083ec <UART_SetConfig+0x1ba4>)
 80083e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ea:	bf00      	nop
 80083ec:	080084f1 	.word	0x080084f1
 80083f0:	080085a7 	.word	0x080085a7
 80083f4:	08008af5 	.word	0x08008af5
 80083f8:	08008af5 	.word	0x08008af5
 80083fc:	0800865d 	.word	0x0800865d
 8008400:	08008af5 	.word	0x08008af5
 8008404:	08008af5 	.word	0x08008af5
 8008408:	08008af5 	.word	0x08008af5
 800840c:	08008717 	.word	0x08008717
 8008410:	08008af5 	.word	0x08008af5
 8008414:	08008af5 	.word	0x08008af5
 8008418:	08008af5 	.word	0x08008af5
 800841c:	08008af5 	.word	0x08008af5
 8008420:	08008af5 	.word	0x08008af5
 8008424:	08008af5 	.word	0x08008af5
 8008428:	08008af5 	.word	0x08008af5
 800842c:	080087d1 	.word	0x080087d1
 8008430:	08008af5 	.word	0x08008af5
 8008434:	08008af5 	.word	0x08008af5
 8008438:	08008af5 	.word	0x08008af5
 800843c:	08008af5 	.word	0x08008af5
 8008440:	08008af5 	.word	0x08008af5
 8008444:	08008af5 	.word	0x08008af5
 8008448:	08008af5 	.word	0x08008af5
 800844c:	08008af5 	.word	0x08008af5
 8008450:	08008af5 	.word	0x08008af5
 8008454:	08008af5 	.word	0x08008af5
 8008458:	08008af5 	.word	0x08008af5
 800845c:	08008af5 	.word	0x08008af5
 8008460:	08008af5 	.word	0x08008af5
 8008464:	08008af5 	.word	0x08008af5
 8008468:	08008af5 	.word	0x08008af5
 800846c:	08008941 	.word	0x08008941
 8008470:	08008af5 	.word	0x08008af5
 8008474:	08008af5 	.word	0x08008af5
 8008478:	08008af5 	.word	0x08008af5
 800847c:	08008af5 	.word	0x08008af5
 8008480:	08008af5 	.word	0x08008af5
 8008484:	08008af5 	.word	0x08008af5
 8008488:	08008af5 	.word	0x08008af5
 800848c:	08008af5 	.word	0x08008af5
 8008490:	08008af5 	.word	0x08008af5
 8008494:	08008af5 	.word	0x08008af5
 8008498:	08008af5 	.word	0x08008af5
 800849c:	08008af5 	.word	0x08008af5
 80084a0:	08008af5 	.word	0x08008af5
 80084a4:	08008af5 	.word	0x08008af5
 80084a8:	08008af5 	.word	0x08008af5
 80084ac:	08008af5 	.word	0x08008af5
 80084b0:	08008af5 	.word	0x08008af5
 80084b4:	08008af5 	.word	0x08008af5
 80084b8:	08008af5 	.word	0x08008af5
 80084bc:	08008af5 	.word	0x08008af5
 80084c0:	08008af5 	.word	0x08008af5
 80084c4:	08008af5 	.word	0x08008af5
 80084c8:	08008af5 	.word	0x08008af5
 80084cc:	08008af5 	.word	0x08008af5
 80084d0:	08008af5 	.word	0x08008af5
 80084d4:	08008af5 	.word	0x08008af5
 80084d8:	08008af5 	.word	0x08008af5
 80084dc:	08008af5 	.word	0x08008af5
 80084e0:	08008af5 	.word	0x08008af5
 80084e4:	08008af5 	.word	0x08008af5
 80084e8:	08008af5 	.word	0x08008af5
 80084ec:	08008a35 	.word	0x08008a35
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084f0:	f7fc fb9c 	bl	8004c2c <HAL_RCC_GetPCLK1Freq>
 80084f4:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d044      	beq.n	8008588 <UART_SetConfig+0x1d40>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008502:	2b01      	cmp	r3, #1
 8008504:	d03e      	beq.n	8008584 <UART_SetConfig+0x1d3c>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800850a:	2b02      	cmp	r3, #2
 800850c:	d038      	beq.n	8008580 <UART_SetConfig+0x1d38>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008512:	2b03      	cmp	r3, #3
 8008514:	d032      	beq.n	800857c <UART_SetConfig+0x1d34>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851a:	2b04      	cmp	r3, #4
 800851c:	d02c      	beq.n	8008578 <UART_SetConfig+0x1d30>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008522:	2b05      	cmp	r3, #5
 8008524:	d026      	beq.n	8008574 <UART_SetConfig+0x1d2c>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800852a:	2b06      	cmp	r3, #6
 800852c:	d020      	beq.n	8008570 <UART_SetConfig+0x1d28>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008532:	2b07      	cmp	r3, #7
 8008534:	d01a      	beq.n	800856c <UART_SetConfig+0x1d24>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800853a:	2b08      	cmp	r3, #8
 800853c:	d014      	beq.n	8008568 <UART_SetConfig+0x1d20>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008542:	2b09      	cmp	r3, #9
 8008544:	d00e      	beq.n	8008564 <UART_SetConfig+0x1d1c>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854a:	2b0a      	cmp	r3, #10
 800854c:	d008      	beq.n	8008560 <UART_SetConfig+0x1d18>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008552:	2b0b      	cmp	r3, #11
 8008554:	d102      	bne.n	800855c <UART_SetConfig+0x1d14>
 8008556:	f44f 7380 	mov.w	r3, #256	; 0x100
 800855a:	e016      	b.n	800858a <UART_SetConfig+0x1d42>
 800855c:	2301      	movs	r3, #1
 800855e:	e014      	b.n	800858a <UART_SetConfig+0x1d42>
 8008560:	2380      	movs	r3, #128	; 0x80
 8008562:	e012      	b.n	800858a <UART_SetConfig+0x1d42>
 8008564:	2340      	movs	r3, #64	; 0x40
 8008566:	e010      	b.n	800858a <UART_SetConfig+0x1d42>
 8008568:	2320      	movs	r3, #32
 800856a:	e00e      	b.n	800858a <UART_SetConfig+0x1d42>
 800856c:	2310      	movs	r3, #16
 800856e:	e00c      	b.n	800858a <UART_SetConfig+0x1d42>
 8008570:	230c      	movs	r3, #12
 8008572:	e00a      	b.n	800858a <UART_SetConfig+0x1d42>
 8008574:	230a      	movs	r3, #10
 8008576:	e008      	b.n	800858a <UART_SetConfig+0x1d42>
 8008578:	2308      	movs	r3, #8
 800857a:	e006      	b.n	800858a <UART_SetConfig+0x1d42>
 800857c:	2306      	movs	r3, #6
 800857e:	e004      	b.n	800858a <UART_SetConfig+0x1d42>
 8008580:	2304      	movs	r3, #4
 8008582:	e002      	b.n	800858a <UART_SetConfig+0x1d42>
 8008584:	2302      	movs	r3, #2
 8008586:	e000      	b.n	800858a <UART_SetConfig+0x1d42>
 8008588:	2301      	movs	r3, #1
 800858a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800858c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	085b      	lsrs	r3, r3, #1
 8008596:	441a      	add	r2, r3
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	fbb2 f3f3 	udiv	r3, r2, r3
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80085a4:	e2aa      	b.n	8008afc <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085a6:	f7fc fb57 	bl	8004c58 <HAL_RCC_GetPCLK2Freq>
 80085aa:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d044      	beq.n	800863e <UART_SetConfig+0x1df6>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d03e      	beq.n	800863a <UART_SetConfig+0x1df2>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d038      	beq.n	8008636 <UART_SetConfig+0x1dee>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d032      	beq.n	8008632 <UART_SetConfig+0x1dea>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d0:	2b04      	cmp	r3, #4
 80085d2:	d02c      	beq.n	800862e <UART_SetConfig+0x1de6>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d8:	2b05      	cmp	r3, #5
 80085da:	d026      	beq.n	800862a <UART_SetConfig+0x1de2>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e0:	2b06      	cmp	r3, #6
 80085e2:	d020      	beq.n	8008626 <UART_SetConfig+0x1dde>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e8:	2b07      	cmp	r3, #7
 80085ea:	d01a      	beq.n	8008622 <UART_SetConfig+0x1dda>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f0:	2b08      	cmp	r3, #8
 80085f2:	d014      	beq.n	800861e <UART_SetConfig+0x1dd6>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f8:	2b09      	cmp	r3, #9
 80085fa:	d00e      	beq.n	800861a <UART_SetConfig+0x1dd2>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008600:	2b0a      	cmp	r3, #10
 8008602:	d008      	beq.n	8008616 <UART_SetConfig+0x1dce>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008608:	2b0b      	cmp	r3, #11
 800860a:	d102      	bne.n	8008612 <UART_SetConfig+0x1dca>
 800860c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008610:	e016      	b.n	8008640 <UART_SetConfig+0x1df8>
 8008612:	2301      	movs	r3, #1
 8008614:	e014      	b.n	8008640 <UART_SetConfig+0x1df8>
 8008616:	2380      	movs	r3, #128	; 0x80
 8008618:	e012      	b.n	8008640 <UART_SetConfig+0x1df8>
 800861a:	2340      	movs	r3, #64	; 0x40
 800861c:	e010      	b.n	8008640 <UART_SetConfig+0x1df8>
 800861e:	2320      	movs	r3, #32
 8008620:	e00e      	b.n	8008640 <UART_SetConfig+0x1df8>
 8008622:	2310      	movs	r3, #16
 8008624:	e00c      	b.n	8008640 <UART_SetConfig+0x1df8>
 8008626:	230c      	movs	r3, #12
 8008628:	e00a      	b.n	8008640 <UART_SetConfig+0x1df8>
 800862a:	230a      	movs	r3, #10
 800862c:	e008      	b.n	8008640 <UART_SetConfig+0x1df8>
 800862e:	2308      	movs	r3, #8
 8008630:	e006      	b.n	8008640 <UART_SetConfig+0x1df8>
 8008632:	2306      	movs	r3, #6
 8008634:	e004      	b.n	8008640 <UART_SetConfig+0x1df8>
 8008636:	2304      	movs	r3, #4
 8008638:	e002      	b.n	8008640 <UART_SetConfig+0x1df8>
 800863a:	2302      	movs	r3, #2
 800863c:	e000      	b.n	8008640 <UART_SetConfig+0x1df8>
 800863e:	2301      	movs	r3, #1
 8008640:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008642:	fbb2 f2f3 	udiv	r2, r2, r3
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	085b      	lsrs	r3, r3, #1
 800864c:	441a      	add	r2, r3
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	fbb2 f3f3 	udiv	r3, r2, r3
 8008656:	b29b      	uxth	r3, r3
 8008658:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800865a:	e24f      	b.n	8008afc <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800865c:	f107 0318 	add.w	r3, r7, #24
 8008660:	4618      	mov	r0, r3
 8008662:	f7fd fa45 	bl	8005af0 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	2b00      	cmp	r3, #0
 800866e:	d044      	beq.n	80086fa <UART_SetConfig+0x1eb2>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008674:	2b01      	cmp	r3, #1
 8008676:	d03e      	beq.n	80086f6 <UART_SetConfig+0x1eae>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800867c:	2b02      	cmp	r3, #2
 800867e:	d038      	beq.n	80086f2 <UART_SetConfig+0x1eaa>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008684:	2b03      	cmp	r3, #3
 8008686:	d032      	beq.n	80086ee <UART_SetConfig+0x1ea6>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800868c:	2b04      	cmp	r3, #4
 800868e:	d02c      	beq.n	80086ea <UART_SetConfig+0x1ea2>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008694:	2b05      	cmp	r3, #5
 8008696:	d026      	beq.n	80086e6 <UART_SetConfig+0x1e9e>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869c:	2b06      	cmp	r3, #6
 800869e:	d020      	beq.n	80086e2 <UART_SetConfig+0x1e9a>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086a4:	2b07      	cmp	r3, #7
 80086a6:	d01a      	beq.n	80086de <UART_SetConfig+0x1e96>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ac:	2b08      	cmp	r3, #8
 80086ae:	d014      	beq.n	80086da <UART_SetConfig+0x1e92>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b4:	2b09      	cmp	r3, #9
 80086b6:	d00e      	beq.n	80086d6 <UART_SetConfig+0x1e8e>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086bc:	2b0a      	cmp	r3, #10
 80086be:	d008      	beq.n	80086d2 <UART_SetConfig+0x1e8a>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c4:	2b0b      	cmp	r3, #11
 80086c6:	d102      	bne.n	80086ce <UART_SetConfig+0x1e86>
 80086c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80086cc:	e016      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086ce:	2301      	movs	r3, #1
 80086d0:	e014      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086d2:	2380      	movs	r3, #128	; 0x80
 80086d4:	e012      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086d6:	2340      	movs	r3, #64	; 0x40
 80086d8:	e010      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086da:	2320      	movs	r3, #32
 80086dc:	e00e      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086de:	2310      	movs	r3, #16
 80086e0:	e00c      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086e2:	230c      	movs	r3, #12
 80086e4:	e00a      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086e6:	230a      	movs	r3, #10
 80086e8:	e008      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086ea:	2308      	movs	r3, #8
 80086ec:	e006      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086ee:	2306      	movs	r3, #6
 80086f0:	e004      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086f2:	2304      	movs	r3, #4
 80086f4:	e002      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086f6:	2302      	movs	r3, #2
 80086f8:	e000      	b.n	80086fc <UART_SetConfig+0x1eb4>
 80086fa:	2301      	movs	r3, #1
 80086fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	085b      	lsrs	r3, r3, #1
 8008706:	441a      	add	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008710:	b29b      	uxth	r3, r3
 8008712:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008714:	e1f2      	b.n	8008afc <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008716:	f107 030c 	add.w	r3, r7, #12
 800871a:	4618      	mov	r0, r3
 800871c:	f7fd fb34 	bl	8005d88 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008720:	693a      	ldr	r2, [r7, #16]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008726:	2b00      	cmp	r3, #0
 8008728:	d044      	beq.n	80087b4 <UART_SetConfig+0x1f6c>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800872e:	2b01      	cmp	r3, #1
 8008730:	d03e      	beq.n	80087b0 <UART_SetConfig+0x1f68>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008736:	2b02      	cmp	r3, #2
 8008738:	d038      	beq.n	80087ac <UART_SetConfig+0x1f64>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873e:	2b03      	cmp	r3, #3
 8008740:	d032      	beq.n	80087a8 <UART_SetConfig+0x1f60>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008746:	2b04      	cmp	r3, #4
 8008748:	d02c      	beq.n	80087a4 <UART_SetConfig+0x1f5c>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874e:	2b05      	cmp	r3, #5
 8008750:	d026      	beq.n	80087a0 <UART_SetConfig+0x1f58>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008756:	2b06      	cmp	r3, #6
 8008758:	d020      	beq.n	800879c <UART_SetConfig+0x1f54>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875e:	2b07      	cmp	r3, #7
 8008760:	d01a      	beq.n	8008798 <UART_SetConfig+0x1f50>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008766:	2b08      	cmp	r3, #8
 8008768:	d014      	beq.n	8008794 <UART_SetConfig+0x1f4c>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876e:	2b09      	cmp	r3, #9
 8008770:	d00e      	beq.n	8008790 <UART_SetConfig+0x1f48>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008776:	2b0a      	cmp	r3, #10
 8008778:	d008      	beq.n	800878c <UART_SetConfig+0x1f44>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	2b0b      	cmp	r3, #11
 8008780:	d102      	bne.n	8008788 <UART_SetConfig+0x1f40>
 8008782:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008786:	e016      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 8008788:	2301      	movs	r3, #1
 800878a:	e014      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 800878c:	2380      	movs	r3, #128	; 0x80
 800878e:	e012      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 8008790:	2340      	movs	r3, #64	; 0x40
 8008792:	e010      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 8008794:	2320      	movs	r3, #32
 8008796:	e00e      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 8008798:	2310      	movs	r3, #16
 800879a:	e00c      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 800879c:	230c      	movs	r3, #12
 800879e:	e00a      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 80087a0:	230a      	movs	r3, #10
 80087a2:	e008      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 80087a4:	2308      	movs	r3, #8
 80087a6:	e006      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 80087a8:	2306      	movs	r3, #6
 80087aa:	e004      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 80087ac:	2304      	movs	r3, #4
 80087ae:	e002      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 80087b0:	2302      	movs	r3, #2
 80087b2:	e000      	b.n	80087b6 <UART_SetConfig+0x1f6e>
 80087b4:	2301      	movs	r3, #1
 80087b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	085b      	lsrs	r3, r3, #1
 80087c0:	441a      	add	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087ce:	e195      	b.n	8008afc <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80087d0:	4b87      	ldr	r3, [pc, #540]	; (80089f0 <UART_SetConfig+0x21a8>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f003 0320 	and.w	r3, r3, #32
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d05d      	beq.n	8008898 <UART_SetConfig+0x2050>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087dc:	4b84      	ldr	r3, [pc, #528]	; (80089f0 <UART_SetConfig+0x21a8>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	08db      	lsrs	r3, r3, #3
 80087e2:	f003 0303 	and.w	r3, r3, #3
 80087e6:	4a83      	ldr	r2, [pc, #524]	; (80089f4 <UART_SetConfig+0x21ac>)
 80087e8:	40da      	lsrs	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d044      	beq.n	800887c <UART_SetConfig+0x2034>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d03e      	beq.n	8008878 <UART_SetConfig+0x2030>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fe:	2b02      	cmp	r3, #2
 8008800:	d038      	beq.n	8008874 <UART_SetConfig+0x202c>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008806:	2b03      	cmp	r3, #3
 8008808:	d032      	beq.n	8008870 <UART_SetConfig+0x2028>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	2b04      	cmp	r3, #4
 8008810:	d02c      	beq.n	800886c <UART_SetConfig+0x2024>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008816:	2b05      	cmp	r3, #5
 8008818:	d026      	beq.n	8008868 <UART_SetConfig+0x2020>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881e:	2b06      	cmp	r3, #6
 8008820:	d020      	beq.n	8008864 <UART_SetConfig+0x201c>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008826:	2b07      	cmp	r3, #7
 8008828:	d01a      	beq.n	8008860 <UART_SetConfig+0x2018>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882e:	2b08      	cmp	r3, #8
 8008830:	d014      	beq.n	800885c <UART_SetConfig+0x2014>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008836:	2b09      	cmp	r3, #9
 8008838:	d00e      	beq.n	8008858 <UART_SetConfig+0x2010>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883e:	2b0a      	cmp	r3, #10
 8008840:	d008      	beq.n	8008854 <UART_SetConfig+0x200c>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008846:	2b0b      	cmp	r3, #11
 8008848:	d102      	bne.n	8008850 <UART_SetConfig+0x2008>
 800884a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800884e:	e016      	b.n	800887e <UART_SetConfig+0x2036>
 8008850:	2301      	movs	r3, #1
 8008852:	e014      	b.n	800887e <UART_SetConfig+0x2036>
 8008854:	2380      	movs	r3, #128	; 0x80
 8008856:	e012      	b.n	800887e <UART_SetConfig+0x2036>
 8008858:	2340      	movs	r3, #64	; 0x40
 800885a:	e010      	b.n	800887e <UART_SetConfig+0x2036>
 800885c:	2320      	movs	r3, #32
 800885e:	e00e      	b.n	800887e <UART_SetConfig+0x2036>
 8008860:	2310      	movs	r3, #16
 8008862:	e00c      	b.n	800887e <UART_SetConfig+0x2036>
 8008864:	230c      	movs	r3, #12
 8008866:	e00a      	b.n	800887e <UART_SetConfig+0x2036>
 8008868:	230a      	movs	r3, #10
 800886a:	e008      	b.n	800887e <UART_SetConfig+0x2036>
 800886c:	2308      	movs	r3, #8
 800886e:	e006      	b.n	800887e <UART_SetConfig+0x2036>
 8008870:	2306      	movs	r3, #6
 8008872:	e004      	b.n	800887e <UART_SetConfig+0x2036>
 8008874:	2304      	movs	r3, #4
 8008876:	e002      	b.n	800887e <UART_SetConfig+0x2036>
 8008878:	2302      	movs	r3, #2
 800887a:	e000      	b.n	800887e <UART_SetConfig+0x2036>
 800887c:	2301      	movs	r3, #1
 800887e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	085b      	lsrs	r3, r3, #1
 8008888:	441a      	add	r2, r3
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008892:	b29b      	uxth	r3, r3
 8008894:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 8008896:	e131      	b.n	8008afc <UART_SetConfig+0x22b4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889c:	2b00      	cmp	r3, #0
 800889e:	d043      	beq.n	8008928 <UART_SetConfig+0x20e0>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d03d      	beq.n	8008924 <UART_SetConfig+0x20dc>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ac:	2b02      	cmp	r3, #2
 80088ae:	d037      	beq.n	8008920 <UART_SetConfig+0x20d8>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b4:	2b03      	cmp	r3, #3
 80088b6:	d031      	beq.n	800891c <UART_SetConfig+0x20d4>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088bc:	2b04      	cmp	r3, #4
 80088be:	d02b      	beq.n	8008918 <UART_SetConfig+0x20d0>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c4:	2b05      	cmp	r3, #5
 80088c6:	d025      	beq.n	8008914 <UART_SetConfig+0x20cc>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088cc:	2b06      	cmp	r3, #6
 80088ce:	d01f      	beq.n	8008910 <UART_SetConfig+0x20c8>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	2b07      	cmp	r3, #7
 80088d6:	d019      	beq.n	800890c <UART_SetConfig+0x20c4>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088dc:	2b08      	cmp	r3, #8
 80088de:	d013      	beq.n	8008908 <UART_SetConfig+0x20c0>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e4:	2b09      	cmp	r3, #9
 80088e6:	d00d      	beq.n	8008904 <UART_SetConfig+0x20bc>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ec:	2b0a      	cmp	r3, #10
 80088ee:	d007      	beq.n	8008900 <UART_SetConfig+0x20b8>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f4:	2b0b      	cmp	r3, #11
 80088f6:	d101      	bne.n	80088fc <UART_SetConfig+0x20b4>
 80088f8:	4b3f      	ldr	r3, [pc, #252]	; (80089f8 <UART_SetConfig+0x21b0>)
 80088fa:	e016      	b.n	800892a <UART_SetConfig+0x20e2>
 80088fc:	4b3d      	ldr	r3, [pc, #244]	; (80089f4 <UART_SetConfig+0x21ac>)
 80088fe:	e014      	b.n	800892a <UART_SetConfig+0x20e2>
 8008900:	4b3e      	ldr	r3, [pc, #248]	; (80089fc <UART_SetConfig+0x21b4>)
 8008902:	e012      	b.n	800892a <UART_SetConfig+0x20e2>
 8008904:	4b3e      	ldr	r3, [pc, #248]	; (8008a00 <UART_SetConfig+0x21b8>)
 8008906:	e010      	b.n	800892a <UART_SetConfig+0x20e2>
 8008908:	4b3e      	ldr	r3, [pc, #248]	; (8008a04 <UART_SetConfig+0x21bc>)
 800890a:	e00e      	b.n	800892a <UART_SetConfig+0x20e2>
 800890c:	4b3e      	ldr	r3, [pc, #248]	; (8008a08 <UART_SetConfig+0x21c0>)
 800890e:	e00c      	b.n	800892a <UART_SetConfig+0x20e2>
 8008910:	4b3e      	ldr	r3, [pc, #248]	; (8008a0c <UART_SetConfig+0x21c4>)
 8008912:	e00a      	b.n	800892a <UART_SetConfig+0x20e2>
 8008914:	4b3e      	ldr	r3, [pc, #248]	; (8008a10 <UART_SetConfig+0x21c8>)
 8008916:	e008      	b.n	800892a <UART_SetConfig+0x20e2>
 8008918:	4b3e      	ldr	r3, [pc, #248]	; (8008a14 <UART_SetConfig+0x21cc>)
 800891a:	e006      	b.n	800892a <UART_SetConfig+0x20e2>
 800891c:	4b3e      	ldr	r3, [pc, #248]	; (8008a18 <UART_SetConfig+0x21d0>)
 800891e:	e004      	b.n	800892a <UART_SetConfig+0x20e2>
 8008920:	4b3e      	ldr	r3, [pc, #248]	; (8008a1c <UART_SetConfig+0x21d4>)
 8008922:	e002      	b.n	800892a <UART_SetConfig+0x20e2>
 8008924:	4b3e      	ldr	r3, [pc, #248]	; (8008a20 <UART_SetConfig+0x21d8>)
 8008926:	e000      	b.n	800892a <UART_SetConfig+0x20e2>
 8008928:	4b32      	ldr	r3, [pc, #200]	; (80089f4 <UART_SetConfig+0x21ac>)
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	6852      	ldr	r2, [r2, #4]
 800892e:	0852      	lsrs	r2, r2, #1
 8008930:	441a      	add	r2, r3
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	fbb2 f3f3 	udiv	r3, r2, r3
 800893a:	b29b      	uxth	r3, r3
 800893c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800893e:	e0dd      	b.n	8008afc <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008944:	2b00      	cmp	r3, #0
 8008946:	d046      	beq.n	80089d6 <UART_SetConfig+0x218e>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800894c:	2b01      	cmp	r3, #1
 800894e:	d040      	beq.n	80089d2 <UART_SetConfig+0x218a>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008954:	2b02      	cmp	r3, #2
 8008956:	d03a      	beq.n	80089ce <UART_SetConfig+0x2186>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800895c:	2b03      	cmp	r3, #3
 800895e:	d034      	beq.n	80089ca <UART_SetConfig+0x2182>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008964:	2b04      	cmp	r3, #4
 8008966:	d02e      	beq.n	80089c6 <UART_SetConfig+0x217e>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896c:	2b05      	cmp	r3, #5
 800896e:	d028      	beq.n	80089c2 <UART_SetConfig+0x217a>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008974:	2b06      	cmp	r3, #6
 8008976:	d022      	beq.n	80089be <UART_SetConfig+0x2176>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897c:	2b07      	cmp	r3, #7
 800897e:	d01c      	beq.n	80089ba <UART_SetConfig+0x2172>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008984:	2b08      	cmp	r3, #8
 8008986:	d016      	beq.n	80089b6 <UART_SetConfig+0x216e>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898c:	2b09      	cmp	r3, #9
 800898e:	d00f      	beq.n	80089b0 <UART_SetConfig+0x2168>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008994:	2b0a      	cmp	r3, #10
 8008996:	d008      	beq.n	80089aa <UART_SetConfig+0x2162>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899c:	2b0b      	cmp	r3, #11
 800899e:	d102      	bne.n	80089a6 <UART_SetConfig+0x215e>
 80089a0:	f643 5309 	movw	r3, #15625	; 0x3d09
 80089a4:	e018      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089a6:	4b18      	ldr	r3, [pc, #96]	; (8008a08 <UART_SetConfig+0x21c0>)
 80089a8:	e016      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089aa:	f647 2312 	movw	r3, #31250	; 0x7a12
 80089ae:	e013      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089b0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80089b4:	e010      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089b6:	4b1b      	ldr	r3, [pc, #108]	; (8008a24 <UART_SetConfig+0x21dc>)
 80089b8:	e00e      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089ba:	4b0f      	ldr	r3, [pc, #60]	; (80089f8 <UART_SetConfig+0x21b0>)
 80089bc:	e00c      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089be:	4b1a      	ldr	r3, [pc, #104]	; (8008a28 <UART_SetConfig+0x21e0>)
 80089c0:	e00a      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089c2:	4b1a      	ldr	r3, [pc, #104]	; (8008a2c <UART_SetConfig+0x21e4>)
 80089c4:	e008      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089c6:	4b0d      	ldr	r3, [pc, #52]	; (80089fc <UART_SetConfig+0x21b4>)
 80089c8:	e006      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089ca:	4b19      	ldr	r3, [pc, #100]	; (8008a30 <UART_SetConfig+0x21e8>)
 80089cc:	e004      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089ce:	4b0c      	ldr	r3, [pc, #48]	; (8008a00 <UART_SetConfig+0x21b8>)
 80089d0:	e002      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089d2:	4b0c      	ldr	r3, [pc, #48]	; (8008a04 <UART_SetConfig+0x21bc>)
 80089d4:	e000      	b.n	80089d8 <UART_SetConfig+0x2190>
 80089d6:	4b0c      	ldr	r3, [pc, #48]	; (8008a08 <UART_SetConfig+0x21c0>)
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	6852      	ldr	r2, [r2, #4]
 80089dc:	0852      	lsrs	r2, r2, #1
 80089de:	441a      	add	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80089ec:	e086      	b.n	8008afc <UART_SetConfig+0x22b4>
 80089ee:	bf00      	nop
 80089f0:	58024400 	.word	0x58024400
 80089f4:	03d09000 	.word	0x03d09000
 80089f8:	0003d090 	.word	0x0003d090
 80089fc:	0007a120 	.word	0x0007a120
 8008a00:	000f4240 	.word	0x000f4240
 8008a04:	001e8480 	.word	0x001e8480
 8008a08:	003d0900 	.word	0x003d0900
 8008a0c:	00516155 	.word	0x00516155
 8008a10:	0061a800 	.word	0x0061a800
 8008a14:	007a1200 	.word	0x007a1200
 8008a18:	00a2c2aa 	.word	0x00a2c2aa
 8008a1c:	00f42400 	.word	0x00f42400
 8008a20:	01e84800 	.word	0x01e84800
 8008a24:	0001e848 	.word	0x0001e848
 8008a28:	00051615 	.word	0x00051615
 8008a2c:	00061a80 	.word	0x00061a80
 8008a30:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d04e      	beq.n	8008ada <UART_SetConfig+0x2292>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d047      	beq.n	8008ad4 <UART_SetConfig+0x228c>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a48:	2b02      	cmp	r3, #2
 8008a4a:	d040      	beq.n	8008ace <UART_SetConfig+0x2286>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a50:	2b03      	cmp	r3, #3
 8008a52:	d039      	beq.n	8008ac8 <UART_SetConfig+0x2280>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a58:	2b04      	cmp	r3, #4
 8008a5a:	d032      	beq.n	8008ac2 <UART_SetConfig+0x227a>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a60:	2b05      	cmp	r3, #5
 8008a62:	d02b      	beq.n	8008abc <UART_SetConfig+0x2274>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a68:	2b06      	cmp	r3, #6
 8008a6a:	d024      	beq.n	8008ab6 <UART_SetConfig+0x226e>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a70:	2b07      	cmp	r3, #7
 8008a72:	d01d      	beq.n	8008ab0 <UART_SetConfig+0x2268>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a78:	2b08      	cmp	r3, #8
 8008a7a:	d016      	beq.n	8008aaa <UART_SetConfig+0x2262>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a80:	2b09      	cmp	r3, #9
 8008a82:	d00f      	beq.n	8008aa4 <UART_SetConfig+0x225c>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a88:	2b0a      	cmp	r3, #10
 8008a8a:	d008      	beq.n	8008a9e <UART_SetConfig+0x2256>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a90:	2b0b      	cmp	r3, #11
 8008a92:	d101      	bne.n	8008a98 <UART_SetConfig+0x2250>
 8008a94:	2380      	movs	r3, #128	; 0x80
 8008a96:	e022      	b.n	8008ade <UART_SetConfig+0x2296>
 8008a98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a9c:	e01f      	b.n	8008ade <UART_SetConfig+0x2296>
 8008a9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008aa2:	e01c      	b.n	8008ade <UART_SetConfig+0x2296>
 8008aa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008aa8:	e019      	b.n	8008ade <UART_SetConfig+0x2296>
 8008aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008aae:	e016      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ab0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ab4:	e013      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ab6:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8008aba:	e010      	b.n	8008ade <UART_SetConfig+0x2296>
 8008abc:	f640 43cc 	movw	r3, #3276	; 0xccc
 8008ac0:	e00d      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ac2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ac6:	e00a      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ac8:	f241 5355 	movw	r3, #5461	; 0x1555
 8008acc:	e007      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ace:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ad2:	e004      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ad4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008ad8:	e001      	b.n	8008ade <UART_SetConfig+0x2296>
 8008ada:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	6852      	ldr	r2, [r2, #4]
 8008ae2:	0852      	lsrs	r2, r2, #1
 8008ae4:	441a      	add	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008af2:	e003      	b.n	8008afc <UART_SetConfig+0x22b4>
      default:
        ret = HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8008afa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008afe:	2b0f      	cmp	r3, #15
 8008b00:	d908      	bls.n	8008b14 <UART_SetConfig+0x22cc>
 8008b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b08:	d204      	bcs.n	8008b14 <UART_SetConfig+0x22cc>
    {
      huart->Instance->BRR = usartdiv;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b10:	60da      	str	r2, [r3, #12]
 8008b12:	e002      	b.n	8008b1a <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2201      	movs	r2, #1
 8008b26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8008b36:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3740      	adds	r7, #64	; 0x40
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08008b44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b50:	f003 0301 	and.w	r3, r3, #1
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00a      	beq.n	8008b6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	430a      	orrs	r2, r1
 8008b6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b72:	f003 0302 	and.w	r3, r3, #2
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00a      	beq.n	8008b90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b94:	f003 0304 	and.w	r3, r3, #4
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00a      	beq.n	8008bb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	430a      	orrs	r2, r1
 8008bb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bb6:	f003 0308 	and.w	r3, r3, #8
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d00a      	beq.n	8008bd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	430a      	orrs	r2, r1
 8008bd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bd8:	f003 0310 	and.w	r3, r3, #16
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d00a      	beq.n	8008bf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	430a      	orrs	r2, r1
 8008bf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bfa:	f003 0320 	and.w	r3, r3, #32
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00a      	beq.n	8008c18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	430a      	orrs	r2, r1
 8008c16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d01a      	beq.n	8008c5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	430a      	orrs	r2, r1
 8008c38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c42:	d10a      	bne.n	8008c5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	430a      	orrs	r2, r1
 8008c58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00a      	beq.n	8008c7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	430a      	orrs	r2, r1
 8008c7a:	605a      	str	r2, [r3, #4]
  }
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af02      	add	r7, sp, #8
 8008c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008c98:	f7f8 fd02 	bl	80016a0 <HAL_GetTick>
 8008c9c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 0308 	and.w	r3, r3, #8
 8008ca8:	2b08      	cmp	r3, #8
 8008caa:	d10e      	bne.n	8008cca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cb0:	9300      	str	r3, [sp, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 f82c 	bl	8008d18 <UART_WaitOnFlagUntilTimeout>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d001      	beq.n	8008cca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	e022      	b.n	8008d10 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f003 0304 	and.w	r3, r3, #4
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d10e      	bne.n	8008cf6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cd8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cdc:	9300      	str	r3, [sp, #0]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f816 	bl	8008d18 <UART_WaitOnFlagUntilTimeout>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e00c      	b.n	8008d10 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2220      	movs	r2, #32
 8008cfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2220      	movs	r2, #32
 8008d02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008d0e:	2300      	movs	r3, #0
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3710      	adds	r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	603b      	str	r3, [r7, #0]
 8008d24:	4613      	mov	r3, r2
 8008d26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d28:	e062      	b.n	8008df0 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d30:	d05e      	beq.n	8008df0 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d32:	f7f8 fcb5 	bl	80016a0 <HAL_GetTick>
 8008d36:	4602      	mov	r2, r0
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	1ad3      	subs	r3, r2, r3
 8008d3c:	69ba      	ldr	r2, [r7, #24]
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d302      	bcc.n	8008d48 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d11d      	bne.n	8008d84 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d56:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	689a      	ldr	r2, [r3, #8]
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 0201 	bic.w	r2, r2, #1
 8008d66:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2220      	movs	r2, #32
 8008d74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008d80:	2303      	movs	r3, #3
 8008d82:	e045      	b.n	8008e10 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0304 	and.w	r3, r3, #4
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d02e      	beq.n	8008df0 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	69db      	ldr	r3, [r3, #28]
 8008d98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008da0:	d126      	bne.n	8008df0 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008daa:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008dba:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	689a      	ldr	r2, [r3, #8]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f022 0201 	bic.w	r2, r2, #1
 8008dca:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2220      	movs	r2, #32
 8008dd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2220      	movs	r2, #32
 8008dd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2220      	movs	r2, #32
 8008de0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 8008dec:	2303      	movs	r3, #3
 8008dee:	e00f      	b.n	8008e10 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	69da      	ldr	r2, [r3, #28]
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	4013      	ands	r3, r2
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	bf0c      	ite	eq
 8008e00:	2301      	moveq	r3, #1
 8008e02:	2300      	movne	r3, #0
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	461a      	mov	r2, r3
 8008e08:	79fb      	ldrb	r3, [r7, #7]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d08d      	beq.n	8008d2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3710      	adds	r7, #16
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d101      	bne.n	8008e2e <HAL_UARTEx_DisableFifoMode+0x16>
 8008e2a:	2302      	movs	r3, #2
 8008e2c:	e027      	b.n	8008e7e <HAL_UARTEx_DisableFifoMode+0x66>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2201      	movs	r2, #1
 8008e32:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2224      	movs	r2, #36	; 0x24
 8008e3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f022 0201 	bic.w	r2, r2, #1
 8008e54:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008e5c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2220      	movs	r2, #32
 8008e70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3714      	adds	r7, #20
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b084      	sub	sp, #16
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
 8008e92:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d101      	bne.n	8008ea2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	e02d      	b.n	8008efe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2224      	movs	r2, #36	; 0x24
 8008eae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f022 0201 	bic.w	r2, r2, #1
 8008ec8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	683a      	ldr	r2, [r7, #0]
 8008eda:	430a      	orrs	r2, r1
 8008edc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f850 	bl	8008f84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b084      	sub	sp, #16
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d101      	bne.n	8008f1e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008f1a:	2302      	movs	r3, #2
 8008f1c:	e02d      	b.n	8008f7a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2224      	movs	r2, #36	; 0x24
 8008f2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f022 0201 	bic.w	r2, r2, #1
 8008f44:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	683a      	ldr	r2, [r7, #0]
 8008f56:	430a      	orrs	r2, r1
 8008f58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 f812 	bl	8008f84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2220      	movs	r2, #32
 8008f6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3710      	adds	r7, #16
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
	...

08008f84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b089      	sub	sp, #36	; 0x24
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008f8c:	4a2f      	ldr	r2, [pc, #188]	; (800904c <UARTEx_SetNbDataToProcess+0xc8>)
 8008f8e:	f107 0314 	add.w	r3, r7, #20
 8008f92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f96:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008f9a:	4a2d      	ldr	r2, [pc, #180]	; (8009050 <UARTEx_SetNbDataToProcess+0xcc>)
 8008f9c:	f107 030c 	add.w	r3, r7, #12
 8008fa0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008fa4:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d108      	bne.n	8008fc2 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008fc0:	e03d      	b.n	800903e <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008fc2:	2308      	movs	r3, #8
 8008fc4:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008fc6:	2308      	movs	r3, #8
 8008fc8:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	0e5b      	lsrs	r3, r3, #25
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	f003 0307 	and.w	r3, r3, #7
 8008fd8:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	0f5b      	lsrs	r3, r3, #29
 8008fe2:	b2db      	uxtb	r3, r3
 8008fe4:	f003 0307 	and.w	r3, r3, #7
 8008fe8:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008fea:	7fbb      	ldrb	r3, [r7, #30]
 8008fec:	7f3a      	ldrb	r2, [r7, #28]
 8008fee:	f107 0120 	add.w	r1, r7, #32
 8008ff2:	440a      	add	r2, r1
 8008ff4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008ff8:	fb02 f303 	mul.w	r3, r2, r3
 8008ffc:	7f3a      	ldrb	r2, [r7, #28]
 8008ffe:	f107 0120 	add.w	r1, r7, #32
 8009002:	440a      	add	r2, r1
 8009004:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009008:	fb93 f3f2 	sdiv	r3, r3, r2
 800900c:	b29a      	uxth	r2, r3
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009014:	7ffb      	ldrb	r3, [r7, #31]
 8009016:	7f7a      	ldrb	r2, [r7, #29]
 8009018:	f107 0120 	add.w	r1, r7, #32
 800901c:	440a      	add	r2, r1
 800901e:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009022:	fb02 f303 	mul.w	r3, r2, r3
 8009026:	7f7a      	ldrb	r2, [r7, #29]
 8009028:	f107 0120 	add.w	r1, r7, #32
 800902c:	440a      	add	r2, r1
 800902e:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009032:	fb93 f3f2 	sdiv	r3, r3, r2
 8009036:	b29a      	uxth	r2, r3
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800903e:	bf00      	nop
 8009040:	3724      	adds	r7, #36	; 0x24
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	08019eb4 	.word	0x08019eb4
 8009050:	08019ebc 	.word	0x08019ebc

08009054 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009054:	b084      	sub	sp, #16
 8009056:	b580      	push	{r7, lr}
 8009058:	b084      	sub	sp, #16
 800905a:	af00      	add	r7, sp, #0
 800905c:	6078      	str	r0, [r7, #4]
 800905e:	f107 001c 	add.w	r0, r7, #28
 8009062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009068:	2b01      	cmp	r3, #1
 800906a:	d120      	bne.n	80090ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009070:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	68da      	ldr	r2, [r3, #12]
 800907c:	4b25      	ldr	r3, [pc, #148]	; (8009114 <USB_CoreInit+0xc0>)
 800907e:	4013      	ands	r3, r2
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009090:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009092:	2b01      	cmp	r3, #1
 8009094:	d105      	bne.n	80090a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 fa4c 	bl	8009540 <USB_CoreReset>
 80090a8:	4603      	mov	r3, r0
 80090aa:	73fb      	strb	r3, [r7, #15]
 80090ac:	e01a      	b.n	80090e4 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fa40 	bl	8009540 <USB_CoreReset>
 80090c0:	4603      	mov	r3, r0
 80090c2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d106      	bne.n	80090d8 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	639a      	str	r2, [r3, #56]	; 0x38
 80090d6:	e005      	b.n	80090e4 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80090e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d10b      	bne.n	8009102 <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	689b      	ldr	r3, [r3, #8]
 80090ee:	f043 0206 	orr.w	r2, r3, #6
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f043 0220 	orr.w	r2, r3, #32
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009102:	7bfb      	ldrb	r3, [r7, #15]
}
 8009104:	4618      	mov	r0, r3
 8009106:	3710      	adds	r7, #16
 8009108:	46bd      	mov	sp, r7
 800910a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800910e:	b004      	add	sp, #16
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	ffbdffbf 	.word	0xffbdffbf

08009118 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	f023 0201 	bic.w	r2, r3, #1
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	370c      	adds	r7, #12
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr

0800913a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b082      	sub	sp, #8
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
 8009142:	460b      	mov	r3, r1
 8009144:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009152:	78fb      	ldrb	r3, [r7, #3]
 8009154:	2b01      	cmp	r3, #1
 8009156:	d106      	bne.n	8009166 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	60da      	str	r2, [r3, #12]
 8009164:	e00b      	b.n	800917e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009166:	78fb      	ldrb	r3, [r7, #3]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d106      	bne.n	800917a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	60da      	str	r2, [r3, #12]
 8009178:	e001      	b.n	800917e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	e003      	b.n	8009186 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800917e:	2032      	movs	r0, #50	; 0x32
 8009180:	f7f8 fa9a 	bl	80016b8 <HAL_Delay>

  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
	...

08009190 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009190:	b084      	sub	sp, #16
 8009192:	b580      	push	{r7, lr}
 8009194:	b086      	sub	sp, #24
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
 800919a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800919e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80091a2:	2300      	movs	r3, #0
 80091a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80091aa:	2300      	movs	r3, #0
 80091ac:	613b      	str	r3, [r7, #16]
 80091ae:	e009      	b.n	80091c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	3340      	adds	r3, #64	; 0x40
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	4413      	add	r3, r2
 80091ba:	2200      	movs	r2, #0
 80091bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	3301      	adds	r3, #1
 80091c2:	613b      	str	r3, [r7, #16]
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	2b0e      	cmp	r3, #14
 80091c8:	d9f2      	bls.n	80091b0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80091ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d11c      	bne.n	800920a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091de:	f043 0302 	orr.w	r3, r3, #2
 80091e2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	e005      	b.n	8009216 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800920e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800921c:	461a      	mov	r2, r3
 800921e:	2300      	movs	r3, #0
 8009220:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009228:	4619      	mov	r1, r3
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009230:	461a      	mov	r2, r3
 8009232:	680b      	ldr	r3, [r1, #0]
 8009234:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009238:	2b01      	cmp	r3, #1
 800923a:	d10c      	bne.n	8009256 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800923c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923e:	2b00      	cmp	r3, #0
 8009240:	d104      	bne.n	800924c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009242:	2100      	movs	r1, #0
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f000 f949 	bl	80094dc <USB_SetDevSpeed>
 800924a:	e008      	b.n	800925e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800924c:	2101      	movs	r1, #1
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f944 	bl	80094dc <USB_SetDevSpeed>
 8009254:	e003      	b.n	800925e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009256:	2103      	movs	r1, #3
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 f93f 	bl	80094dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800925e:	2110      	movs	r1, #16
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 f8f3 	bl	800944c <USB_FlushTxFifo>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d001      	beq.n	8009270 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 f911 	bl	8009498 <USB_FlushRxFifo>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d001      	beq.n	8009280 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009286:	461a      	mov	r2, r3
 8009288:	2300      	movs	r3, #0
 800928a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009292:	461a      	mov	r2, r3
 8009294:	2300      	movs	r3, #0
 8009296:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800929e:	461a      	mov	r2, r3
 80092a0:	2300      	movs	r3, #0
 80092a2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80092a4:	2300      	movs	r3, #0
 80092a6:	613b      	str	r3, [r7, #16]
 80092a8:	e043      	b.n	8009332 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	015a      	lsls	r2, r3, #5
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	4413      	add	r3, r2
 80092b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092c0:	d118      	bne.n	80092f4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d10a      	bne.n	80092de <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	015a      	lsls	r2, r3, #5
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4413      	add	r3, r2
 80092d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092d4:	461a      	mov	r2, r3
 80092d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	e013      	b.n	8009306 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	015a      	lsls	r2, r3, #5
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	4413      	add	r3, r2
 80092e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ea:	461a      	mov	r2, r3
 80092ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	e008      	b.n	8009306 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	015a      	lsls	r2, r3, #5
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	4413      	add	r3, r2
 80092fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009300:	461a      	mov	r2, r3
 8009302:	2300      	movs	r3, #0
 8009304:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	015a      	lsls	r2, r3, #5
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	4413      	add	r3, r2
 800930e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009312:	461a      	mov	r2, r3
 8009314:	2300      	movs	r3, #0
 8009316:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	015a      	lsls	r2, r3, #5
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	4413      	add	r3, r2
 8009320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009324:	461a      	mov	r2, r3
 8009326:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800932a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	3301      	adds	r3, #1
 8009330:	613b      	str	r3, [r7, #16]
 8009332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009334:	693a      	ldr	r2, [r7, #16]
 8009336:	429a      	cmp	r2, r3
 8009338:	d3b7      	bcc.n	80092aa <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800933a:	2300      	movs	r3, #0
 800933c:	613b      	str	r3, [r7, #16]
 800933e:	e043      	b.n	80093c8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	015a      	lsls	r2, r3, #5
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	4413      	add	r3, r2
 8009348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009352:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009356:	d118      	bne.n	800938a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10a      	bne.n	8009374 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	015a      	lsls	r2, r3, #5
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	4413      	add	r3, r2
 8009366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800936a:	461a      	mov	r2, r3
 800936c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009370:	6013      	str	r3, [r2, #0]
 8009372:	e013      	b.n	800939c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	015a      	lsls	r2, r3, #5
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	4413      	add	r3, r2
 800937c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009380:	461a      	mov	r2, r3
 8009382:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009386:	6013      	str	r3, [r2, #0]
 8009388:	e008      	b.n	800939c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	015a      	lsls	r2, r3, #5
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	4413      	add	r3, r2
 8009392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009396:	461a      	mov	r2, r3
 8009398:	2300      	movs	r3, #0
 800939a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	015a      	lsls	r2, r3, #5
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	4413      	add	r3, r2
 80093a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093a8:	461a      	mov	r2, r3
 80093aa:	2300      	movs	r3, #0
 80093ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	015a      	lsls	r2, r3, #5
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	4413      	add	r3, r2
 80093b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ba:	461a      	mov	r2, r3
 80093bc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80093c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	3301      	adds	r3, #1
 80093c6:	613b      	str	r3, [r7, #16]
 80093c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ca:	693a      	ldr	r2, [r7, #16]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d3b7      	bcc.n	8009340 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093d6:	691b      	ldr	r3, [r3, #16]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093e2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80093f0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80093f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d105      	bne.n	8009404 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	699b      	ldr	r3, [r3, #24]
 80093fc:	f043 0210 	orr.w	r2, r3, #16
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	699a      	ldr	r2, [r3, #24]
 8009408:	4b0e      	ldr	r3, [pc, #56]	; (8009444 <USB_DevInit+0x2b4>)
 800940a:	4313      	orrs	r3, r2
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009412:	2b00      	cmp	r3, #0
 8009414:	d005      	beq.n	8009422 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	f043 0208 	orr.w	r2, r3, #8
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009424:	2b01      	cmp	r3, #1
 8009426:	d105      	bne.n	8009434 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	699a      	ldr	r2, [r3, #24]
 800942c:	4b06      	ldr	r3, [pc, #24]	; (8009448 <USB_DevInit+0x2b8>)
 800942e:	4313      	orrs	r3, r2
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009434:	7dfb      	ldrb	r3, [r7, #23]
}
 8009436:	4618      	mov	r0, r3
 8009438:	3718      	adds	r7, #24
 800943a:	46bd      	mov	sp, r7
 800943c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009440:	b004      	add	sp, #16
 8009442:	4770      	bx	lr
 8009444:	803c3800 	.word	0x803c3800
 8009448:	40000004 	.word	0x40000004

0800944c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800944c:	b480      	push	{r7}
 800944e:	b085      	sub	sp, #20
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	019b      	lsls	r3, r3, #6
 800945e:	f043 0220 	orr.w	r2, r3, #32
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	3301      	adds	r3, #1
 800946a:	60fb      	str	r3, [r7, #12]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	4a09      	ldr	r2, [pc, #36]	; (8009494 <USB_FlushTxFifo+0x48>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d901      	bls.n	8009478 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009474:	2303      	movs	r3, #3
 8009476:	e006      	b.n	8009486 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	691b      	ldr	r3, [r3, #16]
 800947c:	f003 0320 	and.w	r3, r3, #32
 8009480:	2b20      	cmp	r3, #32
 8009482:	d0f0      	beq.n	8009466 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009484:	2300      	movs	r3, #0
}
 8009486:	4618      	mov	r0, r3
 8009488:	3714      	adds	r7, #20
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	00030d40 	.word	0x00030d40

08009498 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2210      	movs	r2, #16
 80094a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	3301      	adds	r3, #1
 80094ae:	60fb      	str	r3, [r7, #12]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	4a09      	ldr	r2, [pc, #36]	; (80094d8 <USB_FlushRxFifo+0x40>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d901      	bls.n	80094bc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e006      	b.n	80094ca <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	f003 0310 	and.w	r3, r3, #16
 80094c4:	2b10      	cmp	r3, #16
 80094c6:	d0f0      	beq.n	80094aa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3714      	adds	r7, #20
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr
 80094d6:	bf00      	nop
 80094d8:	00030d40 	.word	0x00030d40

080094dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	460b      	mov	r3, r1
 80094e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	78fb      	ldrb	r3, [r7, #3]
 80094f6:	68f9      	ldr	r1, [r7, #12]
 80094f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094fc:	4313      	orrs	r3, r2
 80094fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr

0800950e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b084      	sub	sp, #16
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	68fa      	ldr	r2, [r7, #12]
 8009524:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009528:	f043 0302 	orr.w	r3, r3, #2
 800952c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800952e:	2003      	movs	r0, #3
 8009530:	f7f8 f8c2 	bl	80016b8 <HAL_Delay>

  return HAL_OK;
 8009534:	2300      	movs	r3, #0
}
 8009536:	4618      	mov	r0, r3
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
	...

08009540 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009540:	b480      	push	{r7}
 8009542:	b085      	sub	sp, #20
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009548:	2300      	movs	r3, #0
 800954a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	3301      	adds	r3, #1
 8009550:	60fb      	str	r3, [r7, #12]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	4a13      	ldr	r2, [pc, #76]	; (80095a4 <USB_CoreReset+0x64>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d901      	bls.n	800955e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e01b      	b.n	8009596 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	691b      	ldr	r3, [r3, #16]
 8009562:	2b00      	cmp	r3, #0
 8009564:	daf2      	bge.n	800954c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009566:	2300      	movs	r3, #0
 8009568:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	691b      	ldr	r3, [r3, #16]
 800956e:	f043 0201 	orr.w	r2, r3, #1
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	3301      	adds	r3, #1
 800957a:	60fb      	str	r3, [r7, #12]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	4a09      	ldr	r2, [pc, #36]	; (80095a4 <USB_CoreReset+0x64>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d901      	bls.n	8009588 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009584:	2303      	movs	r3, #3
 8009586:	e006      	b.n	8009596 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	691b      	ldr	r3, [r3, #16]
 800958c:	f003 0301 	and.w	r3, r3, #1
 8009590:	2b01      	cmp	r3, #1
 8009592:	d0f0      	beq.n	8009576 <USB_CoreReset+0x36>

  return HAL_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3714      	adds	r7, #20
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	00030d40 	.word	0x00030d40

080095a8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 169;
 80095ae:	4b8c      	ldr	r3, [pc, #560]	; (80097e0 <MX_LWIP_Init+0x238>)
 80095b0:	22a9      	movs	r2, #169	; 0xa9
 80095b2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 254;
 80095b4:	4b8a      	ldr	r3, [pc, #552]	; (80097e0 <MX_LWIP_Init+0x238>)
 80095b6:	22fe      	movs	r2, #254	; 0xfe
 80095b8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 80095ba:	4b89      	ldr	r3, [pc, #548]	; (80097e0 <MX_LWIP_Init+0x238>)
 80095bc:	2200      	movs	r2, #0
 80095be:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 20;
 80095c0:	4b87      	ldr	r3, [pc, #540]	; (80097e0 <MX_LWIP_Init+0x238>)
 80095c2:	2214      	movs	r2, #20
 80095c4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80095c6:	4b87      	ldr	r3, [pc, #540]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80095c8:	22ff      	movs	r2, #255	; 0xff
 80095ca:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80095cc:	4b85      	ldr	r3, [pc, #532]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80095ce:	22ff      	movs	r2, #255	; 0xff
 80095d0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 80095d2:	4b84      	ldr	r3, [pc, #528]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80095d8:	4b82      	ldr	r3, [pc, #520]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80095da:	2200      	movs	r2, #0
 80095dc:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 80095de:	4b82      	ldr	r3, [pc, #520]	; (80097e8 <MX_LWIP_Init+0x240>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 80095e4:	4b80      	ldr	r3, [pc, #512]	; (80097e8 <MX_LWIP_Init+0x240>)
 80095e6:	2200      	movs	r2, #0
 80095e8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 80095ea:	4b7f      	ldr	r3, [pc, #508]	; (80097e8 <MX_LWIP_Init+0x240>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 80095f0:	4b7d      	ldr	r3, [pc, #500]	; (80097e8 <MX_LWIP_Init+0x240>)
 80095f2:	2200      	movs	r2, #0
 80095f4:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80095f6:	2100      	movs	r1, #0
 80095f8:	2000      	movs	r0, #0
 80095fa:	f005 fe09 	bl	800f210 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80095fe:	4b78      	ldr	r3, [pc, #480]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	061a      	lsls	r2, r3, #24
 8009604:	4b76      	ldr	r3, [pc, #472]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009606:	785b      	ldrb	r3, [r3, #1]
 8009608:	041b      	lsls	r3, r3, #16
 800960a:	431a      	orrs	r2, r3
 800960c:	4b74      	ldr	r3, [pc, #464]	; (80097e0 <MX_LWIP_Init+0x238>)
 800960e:	789b      	ldrb	r3, [r3, #2]
 8009610:	021b      	lsls	r3, r3, #8
 8009612:	4313      	orrs	r3, r2
 8009614:	4a72      	ldr	r2, [pc, #456]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009616:	78d2      	ldrb	r2, [r2, #3]
 8009618:	4313      	orrs	r3, r2
 800961a:	061a      	lsls	r2, r3, #24
 800961c:	4b70      	ldr	r3, [pc, #448]	; (80097e0 <MX_LWIP_Init+0x238>)
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	0619      	lsls	r1, r3, #24
 8009622:	4b6f      	ldr	r3, [pc, #444]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009624:	785b      	ldrb	r3, [r3, #1]
 8009626:	041b      	lsls	r3, r3, #16
 8009628:	4319      	orrs	r1, r3
 800962a:	4b6d      	ldr	r3, [pc, #436]	; (80097e0 <MX_LWIP_Init+0x238>)
 800962c:	789b      	ldrb	r3, [r3, #2]
 800962e:	021b      	lsls	r3, r3, #8
 8009630:	430b      	orrs	r3, r1
 8009632:	496b      	ldr	r1, [pc, #428]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009634:	78c9      	ldrb	r1, [r1, #3]
 8009636:	430b      	orrs	r3, r1
 8009638:	021b      	lsls	r3, r3, #8
 800963a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800963e:	431a      	orrs	r2, r3
 8009640:	4b67      	ldr	r3, [pc, #412]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009642:	781b      	ldrb	r3, [r3, #0]
 8009644:	0619      	lsls	r1, r3, #24
 8009646:	4b66      	ldr	r3, [pc, #408]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009648:	785b      	ldrb	r3, [r3, #1]
 800964a:	041b      	lsls	r3, r3, #16
 800964c:	4319      	orrs	r1, r3
 800964e:	4b64      	ldr	r3, [pc, #400]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009650:	789b      	ldrb	r3, [r3, #2]
 8009652:	021b      	lsls	r3, r3, #8
 8009654:	430b      	orrs	r3, r1
 8009656:	4962      	ldr	r1, [pc, #392]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009658:	78c9      	ldrb	r1, [r1, #3]
 800965a:	430b      	orrs	r3, r1
 800965c:	0a1b      	lsrs	r3, r3, #8
 800965e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009662:	431a      	orrs	r2, r3
 8009664:	4b5e      	ldr	r3, [pc, #376]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	0619      	lsls	r1, r3, #24
 800966a:	4b5d      	ldr	r3, [pc, #372]	; (80097e0 <MX_LWIP_Init+0x238>)
 800966c:	785b      	ldrb	r3, [r3, #1]
 800966e:	041b      	lsls	r3, r3, #16
 8009670:	4319      	orrs	r1, r3
 8009672:	4b5b      	ldr	r3, [pc, #364]	; (80097e0 <MX_LWIP_Init+0x238>)
 8009674:	789b      	ldrb	r3, [r3, #2]
 8009676:	021b      	lsls	r3, r3, #8
 8009678:	430b      	orrs	r3, r1
 800967a:	4959      	ldr	r1, [pc, #356]	; (80097e0 <MX_LWIP_Init+0x238>)
 800967c:	78c9      	ldrb	r1, [r1, #3]
 800967e:	430b      	orrs	r3, r1
 8009680:	0e1b      	lsrs	r3, r3, #24
 8009682:	4313      	orrs	r3, r2
 8009684:	4a59      	ldr	r2, [pc, #356]	; (80097ec <MX_LWIP_Init+0x244>)
 8009686:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8009688:	4b56      	ldr	r3, [pc, #344]	; (80097e4 <MX_LWIP_Init+0x23c>)
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	061a      	lsls	r2, r3, #24
 800968e:	4b55      	ldr	r3, [pc, #340]	; (80097e4 <MX_LWIP_Init+0x23c>)
 8009690:	785b      	ldrb	r3, [r3, #1]
 8009692:	041b      	lsls	r3, r3, #16
 8009694:	431a      	orrs	r2, r3
 8009696:	4b53      	ldr	r3, [pc, #332]	; (80097e4 <MX_LWIP_Init+0x23c>)
 8009698:	789b      	ldrb	r3, [r3, #2]
 800969a:	021b      	lsls	r3, r3, #8
 800969c:	4313      	orrs	r3, r2
 800969e:	4a51      	ldr	r2, [pc, #324]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096a0:	78d2      	ldrb	r2, [r2, #3]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	061a      	lsls	r2, r3, #24
 80096a6:	4b4f      	ldr	r3, [pc, #316]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	0619      	lsls	r1, r3, #24
 80096ac:	4b4d      	ldr	r3, [pc, #308]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096ae:	785b      	ldrb	r3, [r3, #1]
 80096b0:	041b      	lsls	r3, r3, #16
 80096b2:	4319      	orrs	r1, r3
 80096b4:	4b4b      	ldr	r3, [pc, #300]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096b6:	789b      	ldrb	r3, [r3, #2]
 80096b8:	021b      	lsls	r3, r3, #8
 80096ba:	430b      	orrs	r3, r1
 80096bc:	4949      	ldr	r1, [pc, #292]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096be:	78c9      	ldrb	r1, [r1, #3]
 80096c0:	430b      	orrs	r3, r1
 80096c2:	021b      	lsls	r3, r3, #8
 80096c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80096c8:	431a      	orrs	r2, r3
 80096ca:	4b46      	ldr	r3, [pc, #280]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	0619      	lsls	r1, r3, #24
 80096d0:	4b44      	ldr	r3, [pc, #272]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096d2:	785b      	ldrb	r3, [r3, #1]
 80096d4:	041b      	lsls	r3, r3, #16
 80096d6:	4319      	orrs	r1, r3
 80096d8:	4b42      	ldr	r3, [pc, #264]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096da:	789b      	ldrb	r3, [r3, #2]
 80096dc:	021b      	lsls	r3, r3, #8
 80096de:	430b      	orrs	r3, r1
 80096e0:	4940      	ldr	r1, [pc, #256]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096e2:	78c9      	ldrb	r1, [r1, #3]
 80096e4:	430b      	orrs	r3, r1
 80096e6:	0a1b      	lsrs	r3, r3, #8
 80096e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80096ec:	431a      	orrs	r2, r3
 80096ee:	4b3d      	ldr	r3, [pc, #244]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	0619      	lsls	r1, r3, #24
 80096f4:	4b3b      	ldr	r3, [pc, #236]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096f6:	785b      	ldrb	r3, [r3, #1]
 80096f8:	041b      	lsls	r3, r3, #16
 80096fa:	4319      	orrs	r1, r3
 80096fc:	4b39      	ldr	r3, [pc, #228]	; (80097e4 <MX_LWIP_Init+0x23c>)
 80096fe:	789b      	ldrb	r3, [r3, #2]
 8009700:	021b      	lsls	r3, r3, #8
 8009702:	430b      	orrs	r3, r1
 8009704:	4937      	ldr	r1, [pc, #220]	; (80097e4 <MX_LWIP_Init+0x23c>)
 8009706:	78c9      	ldrb	r1, [r1, #3]
 8009708:	430b      	orrs	r3, r1
 800970a:	0e1b      	lsrs	r3, r3, #24
 800970c:	4313      	orrs	r3, r2
 800970e:	4a38      	ldr	r2, [pc, #224]	; (80097f0 <MX_LWIP_Init+0x248>)
 8009710:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009712:	4b35      	ldr	r3, [pc, #212]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	061a      	lsls	r2, r3, #24
 8009718:	4b33      	ldr	r3, [pc, #204]	; (80097e8 <MX_LWIP_Init+0x240>)
 800971a:	785b      	ldrb	r3, [r3, #1]
 800971c:	041b      	lsls	r3, r3, #16
 800971e:	431a      	orrs	r2, r3
 8009720:	4b31      	ldr	r3, [pc, #196]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009722:	789b      	ldrb	r3, [r3, #2]
 8009724:	021b      	lsls	r3, r3, #8
 8009726:	4313      	orrs	r3, r2
 8009728:	4a2f      	ldr	r2, [pc, #188]	; (80097e8 <MX_LWIP_Init+0x240>)
 800972a:	78d2      	ldrb	r2, [r2, #3]
 800972c:	4313      	orrs	r3, r2
 800972e:	061a      	lsls	r2, r3, #24
 8009730:	4b2d      	ldr	r3, [pc, #180]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	0619      	lsls	r1, r3, #24
 8009736:	4b2c      	ldr	r3, [pc, #176]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009738:	785b      	ldrb	r3, [r3, #1]
 800973a:	041b      	lsls	r3, r3, #16
 800973c:	4319      	orrs	r1, r3
 800973e:	4b2a      	ldr	r3, [pc, #168]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009740:	789b      	ldrb	r3, [r3, #2]
 8009742:	021b      	lsls	r3, r3, #8
 8009744:	430b      	orrs	r3, r1
 8009746:	4928      	ldr	r1, [pc, #160]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009748:	78c9      	ldrb	r1, [r1, #3]
 800974a:	430b      	orrs	r3, r1
 800974c:	021b      	lsls	r3, r3, #8
 800974e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009752:	431a      	orrs	r2, r3
 8009754:	4b24      	ldr	r3, [pc, #144]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	0619      	lsls	r1, r3, #24
 800975a:	4b23      	ldr	r3, [pc, #140]	; (80097e8 <MX_LWIP_Init+0x240>)
 800975c:	785b      	ldrb	r3, [r3, #1]
 800975e:	041b      	lsls	r3, r3, #16
 8009760:	4319      	orrs	r1, r3
 8009762:	4b21      	ldr	r3, [pc, #132]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009764:	789b      	ldrb	r3, [r3, #2]
 8009766:	021b      	lsls	r3, r3, #8
 8009768:	430b      	orrs	r3, r1
 800976a:	491f      	ldr	r1, [pc, #124]	; (80097e8 <MX_LWIP_Init+0x240>)
 800976c:	78c9      	ldrb	r1, [r1, #3]
 800976e:	430b      	orrs	r3, r1
 8009770:	0a1b      	lsrs	r3, r3, #8
 8009772:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009776:	431a      	orrs	r2, r3
 8009778:	4b1b      	ldr	r3, [pc, #108]	; (80097e8 <MX_LWIP_Init+0x240>)
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	0619      	lsls	r1, r3, #24
 800977e:	4b1a      	ldr	r3, [pc, #104]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009780:	785b      	ldrb	r3, [r3, #1]
 8009782:	041b      	lsls	r3, r3, #16
 8009784:	4319      	orrs	r1, r3
 8009786:	4b18      	ldr	r3, [pc, #96]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009788:	789b      	ldrb	r3, [r3, #2]
 800978a:	021b      	lsls	r3, r3, #8
 800978c:	430b      	orrs	r3, r1
 800978e:	4916      	ldr	r1, [pc, #88]	; (80097e8 <MX_LWIP_Init+0x240>)
 8009790:	78c9      	ldrb	r1, [r1, #3]
 8009792:	430b      	orrs	r3, r1
 8009794:	0e1b      	lsrs	r3, r3, #24
 8009796:	4313      	orrs	r3, r2
 8009798:	4a16      	ldr	r2, [pc, #88]	; (80097f4 <MX_LWIP_Init+0x24c>)
 800979a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800979c:	4b16      	ldr	r3, [pc, #88]	; (80097f8 <MX_LWIP_Init+0x250>)
 800979e:	9302      	str	r3, [sp, #8]
 80097a0:	4b16      	ldr	r3, [pc, #88]	; (80097fc <MX_LWIP_Init+0x254>)
 80097a2:	9301      	str	r3, [sp, #4]
 80097a4:	2300      	movs	r3, #0
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	4b12      	ldr	r3, [pc, #72]	; (80097f4 <MX_LWIP_Init+0x24c>)
 80097aa:	4a11      	ldr	r2, [pc, #68]	; (80097f0 <MX_LWIP_Init+0x248>)
 80097ac:	490f      	ldr	r1, [pc, #60]	; (80097ec <MX_LWIP_Init+0x244>)
 80097ae:	4814      	ldr	r0, [pc, #80]	; (8009800 <MX_LWIP_Init+0x258>)
 80097b0:	f006 fa2c 	bl	800fc0c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80097b4:	4812      	ldr	r0, [pc, #72]	; (8009800 <MX_LWIP_Init+0x258>)
 80097b6:	f006 fb09 	bl	800fdcc <netif_set_default>

  if (netif_is_link_up(&gnetif))
 80097ba:	4b11      	ldr	r3, [pc, #68]	; (8009800 <MX_LWIP_Init+0x258>)
 80097bc:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80097c0:	089b      	lsrs	r3, r3, #2
 80097c2:	f003 0301 	and.w	r3, r3, #1
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d003      	beq.n	80097d4 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 80097cc:	480c      	ldr	r0, [pc, #48]	; (8009800 <MX_LWIP_Init+0x258>)
 80097ce:	f006 fb0d 	bl	800fdec <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80097d2:	e002      	b.n	80097da <MX_LWIP_Init+0x232>
    netif_set_down(&gnetif);
 80097d4:	480a      	ldr	r0, [pc, #40]	; (8009800 <MX_LWIP_Init+0x258>)
 80097d6:	f006 fb4d 	bl	800fe74 <netif_set_down>
}
 80097da:	bf00      	nop
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	2000ce60 	.word	0x2000ce60
 80097e4:	2000ce5c 	.word	0x2000ce5c
 80097e8:	2000ce24 	.word	0x2000ce24
 80097ec:	2000ce58 	.word	0x2000ce58
 80097f0:	2000ce64 	.word	0x2000ce64
 80097f4:	2000ce68 	.word	0x2000ce68
 80097f8:	0800f10d 	.word	0x0800f10d
 80097fc:	08009e89 	.word	0x08009e89
 8009800:	2000ce28 	.word	0x2000ce28

08009804 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8009804:	b480      	push	{r7}
 8009806:	b087      	sub	sp, #28
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8009816:	2320      	movs	r3, #32
 8009818:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800981a:	f3bf 8f4f 	dsb	sy

    __DSB();

    while (op_size > 0) {
 800981e:	e00b      	b.n	8009838 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 8009820:	4a0c      	ldr	r2, [pc, #48]	; (8009854 <SCB_InvalidateDCache_by_Addr+0x50>)
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	4413      	add	r3, r2
 800982e:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	1ad3      	subs	r3, r2, r3
 8009836:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	2b00      	cmp	r3, #0
 800983c:	dcf0      	bgt.n	8009820 <SCB_InvalidateDCache_by_Addr+0x1c>
 800983e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8009842:	f3bf 8f6f 	isb	sy
    }

    __DSB();
    __ISB();
  #endif
}
 8009846:	bf00      	nop
 8009848:	371c      	adds	r7, #28
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	e000ed00 	.word	0xe000ed00

08009858 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b08e      	sub	sp, #56	; 0x38
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009860:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009864:	2200      	movs	r2, #0
 8009866:	601a      	str	r2, [r3, #0]
 8009868:	605a      	str	r2, [r3, #4]
 800986a:	609a      	str	r2, [r3, #8]
 800986c:	60da      	str	r2, [r3, #12]
 800986e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a5d      	ldr	r2, [pc, #372]	; (80099ec <HAL_ETH_MspInit+0x194>)
 8009876:	4293      	cmp	r3, r2
 8009878:	f040 80b3 	bne.w	80099e2 <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800987c:	4b5c      	ldr	r3, [pc, #368]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 800987e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009882:	4a5b      	ldr	r2, [pc, #364]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009884:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009888:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800988c:	4b58      	ldr	r3, [pc, #352]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 800988e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009892:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009896:	623b      	str	r3, [r7, #32]
 8009898:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800989a:	4b55      	ldr	r3, [pc, #340]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 800989c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80098a0:	4a53      	ldr	r2, [pc, #332]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098a6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80098aa:	4b51      	ldr	r3, [pc, #324]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80098b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098b4:	61fb      	str	r3, [r7, #28]
 80098b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80098b8:	4b4d      	ldr	r3, [pc, #308]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80098be:	4a4c      	ldr	r2, [pc, #304]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098c4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80098c8:	4b49      	ldr	r3, [pc, #292]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80098ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098d2:	61bb      	str	r3, [r7, #24]
 80098d4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80098d6:	4b46      	ldr	r3, [pc, #280]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098dc:	4a44      	ldr	r2, [pc, #272]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098de:	f043 0304 	orr.w	r3, r3, #4
 80098e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80098e6:	4b42      	ldr	r3, [pc, #264]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098ec:	f003 0304 	and.w	r3, r3, #4
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80098f4:	4b3e      	ldr	r3, [pc, #248]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098fa:	4a3d      	ldr	r2, [pc, #244]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 80098fc:	f043 0301 	orr.w	r3, r3, #1
 8009900:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009904:	4b3a      	ldr	r3, [pc, #232]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800990a:	f003 0301 	and.w	r3, r3, #1
 800990e:	613b      	str	r3, [r7, #16]
 8009910:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009912:	4b37      	ldr	r3, [pc, #220]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009918:	4a35      	ldr	r2, [pc, #212]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 800991a:	f043 0302 	orr.w	r3, r3, #2
 800991e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009922:	4b33      	ldr	r3, [pc, #204]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009928:	f003 0302 	and.w	r3, r3, #2
 800992c:	60fb      	str	r3, [r7, #12]
 800992e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009930:	4b2f      	ldr	r3, [pc, #188]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009936:	4a2e      	ldr	r2, [pc, #184]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800993c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009940:	4b2b      	ldr	r3, [pc, #172]	; (80099f0 <HAL_ETH_MspInit+0x198>)
 8009942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800994a:	60bb      	str	r3, [r7, #8]
 800994c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800994e:	2332      	movs	r3, #50	; 0x32
 8009950:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009952:	2302      	movs	r3, #2
 8009954:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009956:	2300      	movs	r3, #0
 8009958:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800995a:	2300      	movs	r3, #0
 800995c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800995e:	230b      	movs	r3, #11
 8009960:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009966:	4619      	mov	r1, r3
 8009968:	4822      	ldr	r0, [pc, #136]	; (80099f4 <HAL_ETH_MspInit+0x19c>)
 800996a:	f7f9 fe6b 	bl	8003644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800996e:	2386      	movs	r3, #134	; 0x86
 8009970:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009972:	2302      	movs	r3, #2
 8009974:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009976:	2300      	movs	r3, #0
 8009978:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800997a:	2300      	movs	r3, #0
 800997c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800997e:	230b      	movs	r3, #11
 8009980:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009986:	4619      	mov	r1, r3
 8009988:	481b      	ldr	r0, [pc, #108]	; (80099f8 <HAL_ETH_MspInit+0x1a0>)
 800998a:	f7f9 fe5b 	bl	8003644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800998e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009992:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009994:	2302      	movs	r3, #2
 8009996:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009998:	2300      	movs	r3, #0
 800999a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800999c:	2300      	movs	r3, #0
 800999e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80099a0:	230b      	movs	r3, #11
 80099a2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80099a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099a8:	4619      	mov	r1, r3
 80099aa:	4814      	ldr	r0, [pc, #80]	; (80099fc <HAL_ETH_MspInit+0x1a4>)
 80099ac:	f7f9 fe4a 	bl	8003644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80099b0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80099b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099b6:	2302      	movs	r3, #2
 80099b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099ba:	2300      	movs	r3, #0
 80099bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099be:	2300      	movs	r3, #0
 80099c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80099c2:	230b      	movs	r3, #11
 80099c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80099c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099ca:	4619      	mov	r1, r3
 80099cc:	480c      	ldr	r0, [pc, #48]	; (8009a00 <HAL_ETH_MspInit+0x1a8>)
 80099ce:	f7f9 fe39 	bl	8003644 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80099d2:	2200      	movs	r2, #0
 80099d4:	2105      	movs	r1, #5
 80099d6:	203d      	movs	r0, #61	; 0x3d
 80099d8:	f7f7 ff68 	bl	80018ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80099dc:	203d      	movs	r0, #61	; 0x3d
 80099de:	f7f7 ff7f 	bl	80018e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80099e2:	bf00      	nop
 80099e4:	3738      	adds	r7, #56	; 0x38
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	40028000 	.word	0x40028000
 80099f0:	58024400 	.word	0x58024400
 80099f4:	58020800 	.word	0x58020800
 80099f8:	58020000 	.word	0x58020000
 80099fc:	58020400 	.word	0x58020400
 8009a00:	58021800 	.word	0x58021800

08009a04 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8009a0c:	4b04      	ldr	r3, [pc, #16]	; (8009a20 <HAL_ETH_RxCpltCallback+0x1c>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4618      	mov	r0, r3
 8009a12:	f000 fc93 	bl	800a33c <osSemaphoreRelease>
}
 8009a16:	bf00      	nop
 8009a18:	3708      	adds	r7, #8
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
 8009a1e:	bf00      	nop
 8009a20:	2000030c 	.word	0x2000030c

08009a24 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009a24:	b5b0      	push	{r4, r5, r7, lr}
 8009a26:	b0ac      	sub	sp, #176	; 0xb0
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status;
  uint32_t idx = 0;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 8009a32:	2300      	movs	r3, #0
 8009a34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009a38:	4b90      	ldr	r3, [pc, #576]	; (8009c7c <low_level_init+0x258>)
 8009a3a:	4a91      	ldr	r2, [pc, #580]	; (8009c80 <low_level_init+0x25c>)
 8009a3c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8009a44:	2380      	movs	r3, #128	; 0x80
 8009a46:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8009a4a:	23e1      	movs	r3, #225	; 0xe1
 8009a4c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8009a50:	2300      	movs	r3, #0
 8009a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8009a56:	2300      	movs	r3, #0
 8009a58:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8009a62:	4a86      	ldr	r2, [pc, #536]	; (8009c7c <low_level_init+0x258>)
 8009a64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009a68:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8009a6a:	4b84      	ldr	r3, [pc, #528]	; (8009c7c <low_level_init+0x258>)
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8009a70:	4b82      	ldr	r3, [pc, #520]	; (8009c7c <low_level_init+0x258>)
 8009a72:	4a84      	ldr	r2, [pc, #528]	; (8009c84 <low_level_init+0x260>)
 8009a74:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8009a76:	4b81      	ldr	r3, [pc, #516]	; (8009c7c <low_level_init+0x258>)
 8009a78:	4a83      	ldr	r2, [pc, #524]	; (8009c88 <low_level_init+0x264>)
 8009a7a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8009a7c:	4b7f      	ldr	r3, [pc, #508]	; (8009c7c <low_level_init+0x258>)
 8009a7e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009a82:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009a84:	487d      	ldr	r0, [pc, #500]	; (8009c7c <low_level_init+0x258>)
 8009a86:	f7f7 ffc5 	bl	8001a14 <HAL_ETH_Init>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8009a90:	2234      	movs	r2, #52	; 0x34
 8009a92:	2100      	movs	r1, #0
 8009a94:	487d      	ldr	r0, [pc, #500]	; (8009c8c <low_level_init+0x268>)
 8009a96:	f00f faf3 	bl	8019080 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8009a9a:	4b7c      	ldr	r3, [pc, #496]	; (8009c8c <low_level_init+0x268>)
 8009a9c:	2221      	movs	r2, #33	; 0x21
 8009a9e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8009aa0:	4b7a      	ldr	r3, [pc, #488]	; (8009c8c <low_level_init+0x268>)
 8009aa2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009aa6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8009aa8:	4b78      	ldr	r3, [pc, #480]	; (8009c8c <low_level_init+0x268>)
 8009aaa:	2200      	movs	r2, #0
 8009aac:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */
  
  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8009aae:	4878      	ldr	r0, [pc, #480]	; (8009c90 <low_level_init+0x26c>)
 8009ab0:	f005 ff66 	bl	800f980 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2206      	movs	r2, #6
 8009ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009abc:	4b6f      	ldr	r3, [pc, #444]	; (8009c7c <low_level_init+0x258>)
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	781a      	ldrb	r2, [r3, #0]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009ac8:	4b6c      	ldr	r3, [pc, #432]	; (8009c7c <low_level_init+0x258>)
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	785a      	ldrb	r2, [r3, #1]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009ad4:	4b69      	ldr	r3, [pc, #420]	; (8009c7c <low_level_init+0x258>)
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	789a      	ldrb	r2, [r3, #2]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009ae0:	4b66      	ldr	r3, [pc, #408]	; (8009c7c <low_level_init+0x258>)
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	78da      	ldrb	r2, [r3, #3]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009aec:	4b63      	ldr	r3, [pc, #396]	; (8009c7c <low_level_init+0x258>)
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	791a      	ldrb	r2, [r3, #4]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8009af8:	4b60      	ldr	r3, [pc, #384]	; (8009c7c <low_level_init+0x258>)
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	795a      	ldrb	r2, [r3, #5]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009b0a:	845a      	strh	r2, [r3, #34]	; 0x22
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009b12:	f043 030a 	orr.w	r3, r3, #10
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8009b1e:	2300      	movs	r3, #0
 8009b20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b24:	e012      	b.n	8009b4c <low_level_init+0x128>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 8009b26:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	005b      	lsls	r3, r3, #1
 8009b2e:	4413      	add	r3, r2
 8009b30:	025b      	lsls	r3, r3, #9
 8009b32:	4a58      	ldr	r2, [pc, #352]	; (8009c94 <low_level_init+0x270>)
 8009b34:	441a      	add	r2, r3
 8009b36:	2300      	movs	r3, #0
 8009b38:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8009b3c:	484f      	ldr	r0, [pc, #316]	; (8009c7c <low_level_init+0x258>)
 8009b3e:	f7f8 f843 	bl	8001bc8 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8009b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009b46:	3301      	adds	r3, #1
 8009b48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009b50:	2b03      	cmp	r3, #3
 8009b52:	d9e8      	bls.n	8009b26 <low_level_init+0x102>
  } 
      
  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8009b54:	2300      	movs	r3, #0
 8009b56:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b58:	2300      	movs	r3, #0
 8009b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 8009b5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009b60:	2101      	movs	r1, #1
 8009b62:	4618      	mov	r0, r3
 8009b64:	f000 fb68 	bl	800a238 <osSemaphoreCreate>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	4b4b      	ldr	r3, [pc, #300]	; (8009c98 <low_level_init+0x274>)
 8009b6c:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8009b6e:	4b4b      	ldr	r3, [pc, #300]	; (8009c9c <low_level_init+0x278>)
 8009b70:	f107 040c 	add.w	r4, r7, #12
 8009b74:	461d      	mov	r5, r3
 8009b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009b7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8009b82:	f107 030c 	add.w	r3, r7, #12
 8009b86:	6879      	ldr	r1, [r7, #4]
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f000 fa59 	bl	800a040 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
/* USER CODE BEGIN PHY_PRE_CONFIG */ 
    
/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8009b8e:	4944      	ldr	r1, [pc, #272]	; (8009ca0 <low_level_init+0x27c>)
 8009b90:	4844      	ldr	r0, [pc, #272]	; (8009ca4 <low_level_init+0x280>)
 8009b92:	f7f7 fbd4 	bl	800133e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 8009b96:	4843      	ldr	r0, [pc, #268]	; (8009ca4 <low_level_init+0x280>)
 8009b98:	f7f7 fc03 	bl	80013a2 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 8009b9c:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d164      	bne.n	8009c6e <low_level_init+0x24a>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8009ba4:	483f      	ldr	r0, [pc, #252]	; (8009ca4 <low_level_init+0x280>)
 8009ba6:	f7f7 fca4 	bl	80014f2 <LAN8742_GetLinkState>
 8009baa:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
  
    /* Get link state */  
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8009bae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	dc06      	bgt.n	8009bc4 <low_level_init+0x1a0>
    {
      netif_set_link_down(netif);
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f006 f9a1 	bl	800fefe <netif_set_link_down>
      netif_set_down(netif);
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f006 f959 	bl	800fe74 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 8009bc2:	e056      	b.n	8009c72 <low_level_init+0x24e>
      switch (PHYLinkState)
 8009bc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009bc8:	3b02      	subs	r3, #2
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d82a      	bhi.n	8009c24 <low_level_init+0x200>
 8009bce:	a201      	add	r2, pc, #4	; (adr r2, 8009bd4 <low_level_init+0x1b0>)
 8009bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bd4:	08009be5 	.word	0x08009be5
 8009bd8:	08009bf7 	.word	0x08009bf7
 8009bdc:	08009c07 	.word	0x08009c07
 8009be0:	08009c17 	.word	0x08009c17
        duplex = ETH_FULLDUPLEX_MODE;
 8009be4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009be8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8009bec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009bf0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009bf4:	e01f      	b.n	8009c36 <low_level_init+0x212>
        duplex = ETH_HALFDUPLEX_MODE;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8009bfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009c00:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009c04:	e017      	b.n	8009c36 <low_level_init+0x212>
        duplex = ETH_FULLDUPLEX_MODE;
 8009c06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009c0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009c14:	e00f      	b.n	8009c36 <low_level_init+0x212>
        duplex = ETH_HALFDUPLEX_MODE;
 8009c16:	2300      	movs	r3, #0
 8009c18:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 8009c22:	e008      	b.n	8009c36 <low_level_init+0x212>
        duplex = ETH_FULLDUPLEX_MODE;
 8009c24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009c28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 8009c2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009c30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;      
 8009c34:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf); 
 8009c36:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	480f      	ldr	r0, [pc, #60]	; (8009c7c <low_level_init+0x258>)
 8009c3e:	f7f8 fd2b 	bl	8002698 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8009c42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009c46:	653b      	str	r3, [r7, #80]	; 0x50
    MACConf.Speed = speed;
 8009c48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009c4c:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8009c4e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c52:	4619      	mov	r1, r3
 8009c54:	4809      	ldr	r0, [pc, #36]	; (8009c7c <low_level_init+0x258>)
 8009c56:	f7f8 fef3 	bl	8002a40 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 8009c5a:	4808      	ldr	r0, [pc, #32]	; (8009c7c <low_level_init+0x258>)
 8009c5c:	f7f7 fff5 	bl	8001c4a <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f006 f8c3 	bl	800fdec <netif_set_up>
    netif_set_link_up(netif);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f006 f926 	bl	800feb8 <netif_set_link_up>
}
 8009c6c:	e001      	b.n	8009c72 <low_level_init+0x24e>
    Error_Handler();
 8009c6e:	f7f7 f8d1 	bl	8000e14 <Error_Handler>
}
 8009c72:	bf00      	nop
 8009c74:	37b0      	adds	r7, #176	; 0xb0
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bdb0      	pop	{r4, r5, r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	2000cf58 	.word	0x2000cf58
 8009c80:	40028000 	.word	0x40028000
 8009c84:	30040060 	.word	0x30040060
 8009c88:	30040000 	.word	0x30040000
 8009c8c:	2000cfc8 	.word	0x2000cfc8
 8009c90:	0801c86c 	.word	0x0801c86c
 8009c94:	30040200 	.word	0x30040200
 8009c98:	2000030c 	.word	0x2000030c
 8009c9c:	08019ecc 	.word	0x08019ecc
 8009ca0:	20000010 	.word	0x20000010
 8009ca4:	2000cf38 	.word	0x2000cf38

08009ca8 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b092      	sub	sp, #72	; 0x48
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  uint32_t i=0, framelen = 0;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	647b      	str	r3, [r7, #68]	; 0x44
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf *q;
  err_t errval = ERR_OK;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];
  
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009cc0:	f107 0308 	add.w	r3, r7, #8
 8009cc4:	2230      	movs	r2, #48	; 0x30
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f00f f9d9 	bl	8019080 <memset>
  
  for(q = p; q != NULL; q = q->next)
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cd2:	e04f      	b.n	8009d74 <low_level_output+0xcc>
  {
    if(i >= ETH_TX_DESC_CNT)	
 8009cd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009cd6:	2b03      	cmp	r3, #3
 8009cd8:	d902      	bls.n	8009ce0 <low_level_output+0x38>
      return ERR_IF;
 8009cda:	f06f 030b 	mvn.w	r3, #11
 8009cde:	e05a      	b.n	8009d96 <low_level_output+0xee>
    
    Txbuffer[i].buffer = q->payload;
 8009ce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ce2:	6859      	ldr	r1, [r3, #4]
 8009ce4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	005b      	lsls	r3, r3, #1
 8009cea:	4413      	add	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009cf2:	4413      	add	r3, r2
 8009cf4:	3b40      	subs	r3, #64	; 0x40
 8009cf6:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8009cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cfa:	895b      	ldrh	r3, [r3, #10]
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d00:	4613      	mov	r3, r2
 8009d02:	005b      	lsls	r3, r3, #1
 8009d04:	4413      	add	r3, r2
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009d0c:	4413      	add	r3, r2
 8009d0e:	3b3c      	subs	r3, #60	; 0x3c
 8009d10:	6019      	str	r1, [r3, #0]
    framelen += q->len;
 8009d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d14:	895b      	ldrh	r3, [r3, #10]
 8009d16:	461a      	mov	r2, r3
 8009d18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d1a:	4413      	add	r3, r2
 8009d1c:	643b      	str	r3, [r7, #64]	; 0x40
    
    if(i>0)
 8009d1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d012      	beq.n	8009d4a <low_level_output+0xa2>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8009d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d26:	1e5a      	subs	r2, r3, #1
 8009d28:	f107 0008 	add.w	r0, r7, #8
 8009d2c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009d2e:	460b      	mov	r3, r1
 8009d30:	005b      	lsls	r3, r3, #1
 8009d32:	440b      	add	r3, r1
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	18c1      	adds	r1, r0, r3
 8009d38:	4613      	mov	r3, r2
 8009d3a:	005b      	lsls	r3, r3, #1
 8009d3c:	4413      	add	r3, r2
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009d44:	4413      	add	r3, r2
 8009d46:	3b38      	subs	r3, #56	; 0x38
 8009d48:	6019      	str	r1, [r3, #0]
    }
    
    if(q->next == NULL)
 8009d4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d10a      	bne.n	8009d68 <low_level_output+0xc0>
    {
      Txbuffer[i].next = NULL;
 8009d52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d54:	4613      	mov	r3, r2
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	4413      	add	r3, r2
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009d60:	4413      	add	r3, r2
 8009d62:	3b38      	subs	r3, #56	; 0x38
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
    }
    
    i++;
 8009d68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 8009d6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d1ac      	bne.n	8009cd4 <low_level_output+0x2c>
  }

  TxConfig.Length = framelen;
 8009d7a:	4a09      	ldr	r2, [pc, #36]	; (8009da0 <low_level_output+0xf8>)
 8009d7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d7e:	6053      	str	r3, [r2, #4]
  TxConfig.TxBuffer = Txbuffer;
 8009d80:	4a07      	ldr	r2, [pc, #28]	; (8009da0 <low_level_output+0xf8>)
 8009d82:	f107 0308 	add.w	r3, r7, #8
 8009d86:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8009d88:	2214      	movs	r2, #20
 8009d8a:	4905      	ldr	r1, [pc, #20]	; (8009da0 <low_level_output+0xf8>)
 8009d8c:	4805      	ldr	r0, [pc, #20]	; (8009da4 <low_level_output+0xfc>)
 8009d8e:	f7f7 fff2 	bl	8001d76 <HAL_ETH_Transmit>
  
  return errval;
 8009d92:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3748      	adds	r7, #72	; 0x48
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	2000cfc8 	.word	0x2000cfc8
 8009da4:	2000cf58 	.word	0x2000cf58

08009da8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b08a      	sub	sp, #40	; 0x28
 8009dac:	af02      	add	r7, sp, #8
 8009dae:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009db0:	2300      	movs	r3, #0
 8009db2:	61fb      	str	r3, [r7, #28]
  ETH_BufferTypeDef RxBuff;
  uint32_t framelength = 0;
 8009db4:	2300      	movs	r3, #0
 8009db6:	60bb      	str	r3, [r7, #8]
  struct pbuf_custom* custom_pbuf;
  
  if (HAL_ETH_GetRxDataBuffer(&heth, &RxBuff) == HAL_OK) 
 8009db8:	f107 030c 	add.w	r3, r7, #12
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	4817      	ldr	r0, [pc, #92]	; (8009e1c <low_level_input+0x74>)
 8009dc0:	f7f8 f943 	bl	800204a <HAL_ETH_GetRxDataBuffer>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d122      	bne.n	8009e10 <low_level_input+0x68>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 8009dca:	f107 0308 	add.w	r3, r7, #8
 8009dce:	4619      	mov	r1, r3
 8009dd0:	4812      	ldr	r0, [pc, #72]	; (8009e1c <low_level_input+0x74>)
 8009dd2:	f7f8 f9d8 	bl	8002186 <HAL_ETH_GetRxDataLength>
    
    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 8009dd6:	4811      	ldr	r0, [pc, #68]	; (8009e1c <low_level_input+0x74>)
 8009dd8:	f7f8 fa08 	bl	80021ec <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff.buffer, framelength);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	68ba      	ldr	r2, [r7, #8]
 8009de0:	4611      	mov	r1, r2
 8009de2:	4618      	mov	r0, r3
 8009de4:	f7ff fd0e 	bl	8009804 <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 8009de8:	480d      	ldr	r0, [pc, #52]	; (8009e20 <low_level_input+0x78>)
 8009dea:	f005 fe45 	bl	800fa78 <memp_malloc_pool>
 8009dee:	61b8      	str	r0, [r7, #24]
    custom_pbuf->custom_free_function = pbuf_free_custom;
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	4a0c      	ldr	r2, [pc, #48]	; (8009e24 <low_level_input+0x7c>)
 8009df4:	611a      	str	r2, [r3, #16]

    p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff.buffer, ETH_RX_BUFFER_SIZE);
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	b299      	uxth	r1, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8009e00:	9201      	str	r2, [sp, #4]
 8009e02:	9300      	str	r3, [sp, #0]
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	2202      	movs	r2, #2
 8009e08:	2004      	movs	r0, #4
 8009e0a:	f006 fa87 	bl	801031c <pbuf_alloced_custom>
 8009e0e:	61f8      	str	r0, [r7, #28]
  }
  
  
  return p;
 8009e10:	69fb      	ldr	r3, [r7, #28]
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3720      	adds	r7, #32
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	2000cf58 	.word	0x2000cf58
 8009e20:	0801c86c 	.word	0x0801c86c
 8009e24:	08009ee5 	.word	0x08009ee5

08009e28 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b084      	sub	sp, #16
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009e34:	4b12      	ldr	r3, [pc, #72]	; (8009e80 <ethernetif_input+0x58>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f04f 31ff 	mov.w	r1, #4294967295
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f000 fa2f 	bl	800a2a0 <osSemaphoreWait>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d1f5      	bne.n	8009e34 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8009e48:	480e      	ldr	r0, [pc, #56]	; (8009e84 <ethernetif_input+0x5c>)
 8009e4a:	f00f f87b 	bl	8018f44 <sys_mutex_lock>
        p = low_level_input( netif );
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f7ff ffaa 	bl	8009da8 <low_level_input>
 8009e54:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d00a      	beq.n	8009e72 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	691b      	ldr	r3, [r3, #16]
 8009e60:	68f9      	ldr	r1, [r7, #12]
 8009e62:	68b8      	ldr	r0, [r7, #8]
 8009e64:	4798      	blx	r3
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d002      	beq.n	8009e72 <ethernetif_input+0x4a>
          {
            pbuf_free(p);           
 8009e6c:	68b8      	ldr	r0, [r7, #8]
 8009e6e:	f006 fc33 	bl	80106d8 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8009e72:	4804      	ldr	r0, [pc, #16]	; (8009e84 <ethernetif_input+0x5c>)
 8009e74:	f00f f875 	bl	8018f62 <sys_mutex_unlock>
      } while(p!=NULL);
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1e4      	bne.n	8009e48 <ethernetif_input+0x20>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009e7e:	e7d9      	b.n	8009e34 <ethernetif_input+0xc>
 8009e80:	2000030c 	.word	0x2000030c
 8009e84:	2000d040 	.word	0x2000d040

08009e88 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d106      	bne.n	8009ea4 <ethernetif_init+0x1c>
 8009e96:	4b0e      	ldr	r3, [pc, #56]	; (8009ed0 <ethernetif_init+0x48>)
 8009e98:	f240 2241 	movw	r2, #577	; 0x241
 8009e9c:	490d      	ldr	r1, [pc, #52]	; (8009ed4 <ethernetif_init+0x4c>)
 8009e9e:	480e      	ldr	r0, [pc, #56]	; (8009ed8 <ethernetif_init+0x50>)
 8009ea0:	f00f f8f6 	bl	8019090 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2273      	movs	r2, #115	; 0x73
 8009ea8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2274      	movs	r2, #116	; 0x74
 8009eb0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a09      	ldr	r2, [pc, #36]	; (8009edc <ethernetif_init+0x54>)
 8009eb8:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	4a08      	ldr	r2, [pc, #32]	; (8009ee0 <ethernetif_init+0x58>)
 8009ebe:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f7ff fdaf 	bl	8009a24 <low_level_init>

  return ERR_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3708      	adds	r7, #8
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	08019ee8 	.word	0x08019ee8
 8009ed4:	08019f04 	.word	0x08019f04
 8009ed8:	08019f14 	.word	0x08019f14
 8009edc:	08017041 	.word	0x08017041
 8009ee0:	08009ca9 	.word	0x08009ca9

08009ee4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	60fb      	str	r3, [r7, #12]
  
#if !defined(DUAL_CORE) || defined(CORE_CM7)
  /* Invalidate data cache: lwIP and/or application may have written into buffer */
  SCB_InvalidateDCache_by_Addr((uint32_t *)p->payload, p->tot_len);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	685a      	ldr	r2, [r3, #4]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	891b      	ldrh	r3, [r3, #8]
 8009ef8:	4619      	mov	r1, r3
 8009efa:	4610      	mov	r0, r2
 8009efc:	f7ff fc82 	bl	8009804 <SCB_InvalidateDCache_by_Addr>
#endif
  
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8009f00:	68f9      	ldr	r1, [r7, #12]
 8009f02:	4803      	ldr	r0, [pc, #12]	; (8009f10 <pbuf_free_custom+0x2c>)
 8009f04:	f005 fe2c 	bl	800fb60 <memp_free_pool>
}
 8009f08:	bf00      	nop
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	0801c86c 	.word	0x0801c86c

08009f14 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009f18:	f7f7 fbc2 	bl	80016a0 <HAL_GetTick>
 8009f1c:	4603      	mov	r3, r0
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	bd80      	pop	{r7, pc}
	...

08009f24 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{  
 8009f24:	b580      	push	{r7, lr}
 8009f26:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here 
  */
  
  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8009f28:	4802      	ldr	r0, [pc, #8]	; (8009f34 <ETH_PHY_IO_Init+0x10>)
 8009f2a:	f7f8 fda3 	bl	8002a74 <HAL_ETH_SetMDIOClockRange>
  
  return 0;
 8009f2e:	2300      	movs	r3, #0
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	2000cf58 	.word	0x2000cf58

08009f38 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	af00      	add	r7, sp, #0
  return 0;
 8009f3c:	2300      	movs	r3, #0
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	68ba      	ldr	r2, [r7, #8]
 8009f58:	68f9      	ldr	r1, [r7, #12]
 8009f5a:	4807      	ldr	r0, [pc, #28]	; (8009f78 <ETH_PHY_IO_ReadReg+0x30>)
 8009f5c:	f7f8 faf4 	bl	8002548 <HAL_ETH_ReadPHYRegister>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d002      	beq.n	8009f6c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8009f66:	f04f 33ff 	mov.w	r3, #4294967295
 8009f6a:	e000      	b.n	8009f6e <ETH_PHY_IO_ReadReg+0x26>
  }
  
  return 0;
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}
 8009f76:	bf00      	nop
 8009f78:	2000cf58 	.word	0x2000cf58

08009f7c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written 
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	68ba      	ldr	r2, [r7, #8]
 8009f8c:	68f9      	ldr	r1, [r7, #12]
 8009f8e:	4807      	ldr	r0, [pc, #28]	; (8009fac <ETH_PHY_IO_WriteReg+0x30>)
 8009f90:	f7f8 fb2e 	bl	80025f0 <HAL_ETH_WritePHYRegister>
 8009f94:	4603      	mov	r3, r0
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d002      	beq.n	8009fa0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8009f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009f9e:	e000      	b.n	8009fa2 <ETH_PHY_IO_WriteReg+0x26>
  }
  
  return 0;
 8009fa0:	2300      	movs	r3, #0
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3710      	adds	r7, #16
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	2000cf58 	.word	0x2000cf58

08009fb0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009fb4:	f7f7 fb74 	bl	80016a0 <HAL_GetTick>
 8009fb8:	4603      	mov	r3, r0
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009fbe:	b480      	push	{r7}
 8009fc0:	b085      	sub	sp, #20
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009fcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009fd0:	2b84      	cmp	r3, #132	; 0x84
 8009fd2:	d005      	beq.n	8009fe0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009fd4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	4413      	add	r3, r2
 8009fdc:	3303      	adds	r3, #3
 8009fde:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3714      	adds	r7, #20
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr

08009fee <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009fee:	b480      	push	{r7}
 8009ff0:	b083      	sub	sp, #12
 8009ff2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ff4:	f3ef 8305 	mrs	r3, IPSR
 8009ff8:	607b      	str	r3, [r7, #4]
  return(result);
 8009ffa:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	bf14      	ite	ne
 800a000:	2301      	movne	r3, #1
 800a002:	2300      	moveq	r3, #0
 800a004:	b2db      	uxtb	r3, r3
}
 800a006:	4618      	mov	r0, r3
 800a008:	370c      	adds	r7, #12
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr

0800a012 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a012:	b580      	push	{r7, lr}
 800a014:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a016:	f001 fd07 	bl	800ba28 <vTaskStartScheduler>
  
  return osOK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a024:	f7ff ffe3 	bl	8009fee <inHandlerMode>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d003      	beq.n	800a036 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a02e:	f001 fe13 	bl	800bc58 <xTaskGetTickCountFromISR>
 800a032:	4603      	mov	r3, r0
 800a034:	e002      	b.n	800a03c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a036:	f001 fdff 	bl	800bc38 <xTaskGetTickCount>
 800a03a:	4603      	mov	r3, r0
  }
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a040:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a042:	b089      	sub	sp, #36	; 0x24
 800a044:	af04      	add	r7, sp, #16
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	695b      	ldr	r3, [r3, #20]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d020      	beq.n	800a094 <osThreadCreate+0x54>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d01c      	beq.n	800a094 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	685c      	ldr	r4, [r3, #4]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681d      	ldr	r5, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	691e      	ldr	r6, [r3, #16]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a06c:	4618      	mov	r0, r3
 800a06e:	f7ff ffa6 	bl	8009fbe <makeFreeRtosPriority>
 800a072:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	695b      	ldr	r3, [r3, #20]
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a07c:	9202      	str	r2, [sp, #8]
 800a07e:	9301      	str	r3, [sp, #4]
 800a080:	9100      	str	r1, [sp, #0]
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	4632      	mov	r2, r6
 800a086:	4629      	mov	r1, r5
 800a088:	4620      	mov	r0, r4
 800a08a:	f001 fb09 	bl	800b6a0 <xTaskCreateStatic>
 800a08e:	4603      	mov	r3, r0
 800a090:	60fb      	str	r3, [r7, #12]
 800a092:	e01c      	b.n	800a0ce <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	685c      	ldr	r4, [r3, #4]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a0a0:	b29e      	uxth	r6, r3
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f7ff ff88 	bl	8009fbe <makeFreeRtosPriority>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	f107 030c 	add.w	r3, r7, #12
 800a0b4:	9301      	str	r3, [sp, #4]
 800a0b6:	9200      	str	r2, [sp, #0]
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	4632      	mov	r2, r6
 800a0bc:	4629      	mov	r1, r5
 800a0be:	4620      	mov	r0, r4
 800a0c0:	f001 fb48 	bl	800b754 <xTaskCreate>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d001      	beq.n	800a0ce <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	e000      	b.n	800a0d0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3714      	adds	r7, #20
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a0d8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d001      	beq.n	800a0ee <osDelay+0x16>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	e000      	b.n	800a0f0 <osDelay+0x18>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f001 fc65 	bl	800b9c0 <vTaskDelay>
  
  return osOK;
 800a0f6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3710      	adds	r7, #16
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d007      	beq.n	800a120 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	4619      	mov	r1, r3
 800a116:	2001      	movs	r0, #1
 800a118:	f000 fc7f 	bl	800aa1a <xQueueCreateMutexStatic>
 800a11c:	4603      	mov	r3, r0
 800a11e:	e003      	b.n	800a128 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800a120:	2001      	movs	r0, #1
 800a122:	f000 fc62 	bl	800a9ea <xQueueCreateMutex>
 800a126:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3708      	adds	r7, #8
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a13a:	2300      	movs	r3, #0
 800a13c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d101      	bne.n	800a148 <osMutexWait+0x18>
    return osErrorParameter;
 800a144:	2380      	movs	r3, #128	; 0x80
 800a146:	e03a      	b.n	800a1be <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800a148:	2300      	movs	r3, #0
 800a14a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a152:	d103      	bne.n	800a15c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800a154:	f04f 33ff 	mov.w	r3, #4294967295
 800a158:	60fb      	str	r3, [r7, #12]
 800a15a:	e009      	b.n	800a170 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d006      	beq.n	800a170 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d101      	bne.n	800a170 <osMutexWait+0x40>
      ticks = 1;
 800a16c:	2301      	movs	r3, #1
 800a16e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a170:	f7ff ff3d 	bl	8009fee <inHandlerMode>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d017      	beq.n	800a1aa <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a17a:	f107 0308 	add.w	r3, r7, #8
 800a17e:	461a      	mov	r2, r3
 800a180:	2100      	movs	r1, #0
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f001 f860 	bl	800b248 <xQueueReceiveFromISR>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d001      	beq.n	800a192 <osMutexWait+0x62>
      return osErrorOS;
 800a18e:	23ff      	movs	r3, #255	; 0xff
 800a190:	e015      	b.n	800a1be <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d011      	beq.n	800a1bc <osMutexWait+0x8c>
 800a198:	4b0b      	ldr	r3, [pc, #44]	; (800a1c8 <osMutexWait+0x98>)
 800a19a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a19e:	601a      	str	r2, [r3, #0]
 800a1a0:	f3bf 8f4f 	dsb	sy
 800a1a4:	f3bf 8f6f 	isb	sy
 800a1a8:	e008      	b.n	800a1bc <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800a1aa:	68f9      	ldr	r1, [r7, #12]
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 ff43 	bl	800b038 <xQueueSemaphoreTake>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d001      	beq.n	800a1bc <osMutexWait+0x8c>
    return osErrorOS;
 800a1b8:	23ff      	movs	r3, #255	; 0xff
 800a1ba:	e000      	b.n	800a1be <osMutexWait+0x8e>
  }
  
  return osOK;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3710      	adds	r7, #16
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	e000ed04 	.word	0xe000ed04

0800a1cc <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800a1dc:	f7ff ff07 	bl	8009fee <inHandlerMode>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d016      	beq.n	800a214 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a1e6:	f107 0308 	add.w	r3, r7, #8
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f000 fdbd 	bl	800ad6c <xQueueGiveFromISR>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d001      	beq.n	800a1fc <osMutexRelease+0x30>
      return osErrorOS;
 800a1f8:	23ff      	movs	r3, #255	; 0xff
 800a1fa:	e017      	b.n	800a22c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d013      	beq.n	800a22a <osMutexRelease+0x5e>
 800a202:	4b0c      	ldr	r3, [pc, #48]	; (800a234 <osMutexRelease+0x68>)
 800a204:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a208:	601a      	str	r2, [r3, #0]
 800a20a:	f3bf 8f4f 	dsb	sy
 800a20e:	f3bf 8f6f 	isb	sy
 800a212:	e00a      	b.n	800a22a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800a214:	2300      	movs	r3, #0
 800a216:	2200      	movs	r2, #0
 800a218:	2100      	movs	r1, #0
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fc18 	bl	800aa50 <xQueueGenericSend>
 800a220:	4603      	mov	r3, r0
 800a222:	2b01      	cmp	r3, #1
 800a224:	d001      	beq.n	800a22a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800a226:	23ff      	movs	r3, #255	; 0xff
 800a228:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800a22a:	68fb      	ldr	r3, [r7, #12]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	e000ed04 	.word	0xe000ed04

0800a238 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800a238:	b580      	push	{r7, lr}
 800a23a:	b086      	sub	sp, #24
 800a23c:	af02      	add	r7, sp, #8
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d010      	beq.n	800a26c <osSemaphoreCreate+0x34>
    if (count == 1) {
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d10b      	bne.n	800a268 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	2303      	movs	r3, #3
 800a256:	9300      	str	r3, [sp, #0]
 800a258:	4613      	mov	r3, r2
 800a25a:	2200      	movs	r2, #0
 800a25c:	2100      	movs	r1, #0
 800a25e:	2001      	movs	r0, #1
 800a260:	f000 fad8 	bl	800a814 <xQueueGenericCreateStatic>
 800a264:	4603      	mov	r3, r0
 800a266:	e016      	b.n	800a296 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800a268:	2300      	movs	r3, #0
 800a26a:	e014      	b.n	800a296 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d110      	bne.n	800a294 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800a272:	2203      	movs	r2, #3
 800a274:	2100      	movs	r1, #0
 800a276:	2001      	movs	r0, #1
 800a278:	f000 fb3f 	bl	800a8fa <xQueueGenericCreate>
 800a27c:	60f8      	str	r0, [r7, #12]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d005      	beq.n	800a290 <osSemaphoreCreate+0x58>
 800a284:	2300      	movs	r3, #0
 800a286:	2200      	movs	r2, #0
 800a288:	2100      	movs	r1, #0
 800a28a:	68f8      	ldr	r0, [r7, #12]
 800a28c:	f000 fbe0 	bl	800aa50 <xQueueGenericSend>
      return sema;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	e000      	b.n	800a296 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800a294:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d101      	bne.n	800a2b8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800a2b4:	2380      	movs	r3, #128	; 0x80
 800a2b6:	e03a      	b.n	800a32e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c2:	d103      	bne.n	800a2cc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800a2c4:	f04f 33ff 	mov.w	r3, #4294967295
 800a2c8:	60fb      	str	r3, [r7, #12]
 800a2ca:	e009      	b.n	800a2e0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d006      	beq.n	800a2e0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d101      	bne.n	800a2e0 <osSemaphoreWait+0x40>
      ticks = 1;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a2e0:	f7ff fe85 	bl	8009fee <inHandlerMode>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d017      	beq.n	800a31a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a2ea:	f107 0308 	add.w	r3, r7, #8
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 ffa8 	bl	800b248 <xQueueReceiveFromISR>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	d001      	beq.n	800a302 <osSemaphoreWait+0x62>
      return osErrorOS;
 800a2fe:	23ff      	movs	r3, #255	; 0xff
 800a300:	e015      	b.n	800a32e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d011      	beq.n	800a32c <osSemaphoreWait+0x8c>
 800a308:	4b0b      	ldr	r3, [pc, #44]	; (800a338 <osSemaphoreWait+0x98>)
 800a30a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a30e:	601a      	str	r2, [r3, #0]
 800a310:	f3bf 8f4f 	dsb	sy
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	e008      	b.n	800a32c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800a31a:	68f9      	ldr	r1, [r7, #12]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fe8b 	bl	800b038 <xQueueSemaphoreTake>
 800a322:	4603      	mov	r3, r0
 800a324:	2b01      	cmp	r3, #1
 800a326:	d001      	beq.n	800a32c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800a328:	23ff      	movs	r3, #255	; 0xff
 800a32a:	e000      	b.n	800a32e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3710      	adds	r7, #16
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	e000ed04 	.word	0xe000ed04

0800a33c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a344:	2300      	movs	r3, #0
 800a346:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a348:	2300      	movs	r3, #0
 800a34a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800a34c:	f7ff fe4f 	bl	8009fee <inHandlerMode>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d016      	beq.n	800a384 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a356:	f107 0308 	add.w	r3, r7, #8
 800a35a:	4619      	mov	r1, r3
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 fd05 	bl	800ad6c <xQueueGiveFromISR>
 800a362:	4603      	mov	r3, r0
 800a364:	2b01      	cmp	r3, #1
 800a366:	d001      	beq.n	800a36c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800a368:	23ff      	movs	r3, #255	; 0xff
 800a36a:	e017      	b.n	800a39c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d013      	beq.n	800a39a <osSemaphoreRelease+0x5e>
 800a372:	4b0c      	ldr	r3, [pc, #48]	; (800a3a4 <osSemaphoreRelease+0x68>)
 800a374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a378:	601a      	str	r2, [r3, #0]
 800a37a:	f3bf 8f4f 	dsb	sy
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	e00a      	b.n	800a39a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800a384:	2300      	movs	r3, #0
 800a386:	2200      	movs	r2, #0
 800a388:	2100      	movs	r1, #0
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f000 fb60 	bl	800aa50 <xQueueGenericSend>
 800a390:	4603      	mov	r3, r0
 800a392:	2b01      	cmp	r3, #1
 800a394:	d001      	beq.n	800a39a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800a396:	23ff      	movs	r3, #255	; 0xff
 800a398:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800a39a:	68fb      	ldr	r3, [r7, #12]
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3710      	adds	r7, #16
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}
 800a3a4:	e000ed04 	.word	0xe000ed04

0800a3a8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a3b0:	f7ff fe1d 	bl	8009fee <inHandlerMode>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d001      	beq.n	800a3be <osSemaphoreDelete+0x16>
    return osErrorISR;
 800a3ba:	2382      	movs	r3, #130	; 0x82
 800a3bc:	e003      	b.n	800a3c6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 fff9 	bl	800b3b6 <vQueueDelete>

  return osOK; 
 800a3c4:	2300      	movs	r3, #0
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}

0800a3ce <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a3ce:	b590      	push	{r4, r7, lr}
 800a3d0:	b085      	sub	sp, #20
 800a3d2:	af02      	add	r7, sp, #8
 800a3d4:	6078      	str	r0, [r7, #4]
 800a3d6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d012      	beq.n	800a406 <osMessageCreate+0x38>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	68db      	ldr	r3, [r3, #12]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00e      	beq.n	800a406 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6818      	ldr	r0, [r3, #0]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6859      	ldr	r1, [r3, #4]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	689a      	ldr	r2, [r3, #8]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	68dc      	ldr	r4, [r3, #12]
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	9300      	str	r3, [sp, #0]
 800a3fc:	4623      	mov	r3, r4
 800a3fe:	f000 fa09 	bl	800a814 <xQueueGenericCreateStatic>
 800a402:	4603      	mov	r3, r0
 800a404:	e008      	b.n	800a418 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6818      	ldr	r0, [r3, #0]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	2200      	movs	r2, #0
 800a410:	4619      	mov	r1, r3
 800a412:	f000 fa72 	bl	800a8fa <xQueueGenericCreate>
 800a416:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a418:	4618      	mov	r0, r3
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd90      	pop	{r4, r7, pc}

0800a420 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a42c:	2300      	movs	r3, #0
 800a42e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d101      	bne.n	800a43e <osMessagePut+0x1e>
    ticks = 1;
 800a43a:	2301      	movs	r3, #1
 800a43c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a43e:	f7ff fdd6 	bl	8009fee <inHandlerMode>
 800a442:	4603      	mov	r3, r0
 800a444:	2b00      	cmp	r3, #0
 800a446:	d018      	beq.n	800a47a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a448:	f107 0210 	add.w	r2, r7, #16
 800a44c:	f107 0108 	add.w	r1, r7, #8
 800a450:	2300      	movs	r3, #0
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f000 fbf6 	bl	800ac44 <xQueueGenericSendFromISR>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d001      	beq.n	800a462 <osMessagePut+0x42>
      return osErrorOS;
 800a45e:	23ff      	movs	r3, #255	; 0xff
 800a460:	e018      	b.n	800a494 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d014      	beq.n	800a492 <osMessagePut+0x72>
 800a468:	4b0c      	ldr	r3, [pc, #48]	; (800a49c <osMessagePut+0x7c>)
 800a46a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a46e:	601a      	str	r2, [r3, #0]
 800a470:	f3bf 8f4f 	dsb	sy
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	e00b      	b.n	800a492 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a47a:	f107 0108 	add.w	r1, r7, #8
 800a47e:	2300      	movs	r3, #0
 800a480:	697a      	ldr	r2, [r7, #20]
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f000 fae4 	bl	800aa50 <xQueueGenericSend>
 800a488:	4603      	mov	r3, r0
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d001      	beq.n	800a492 <osMessagePut+0x72>
      return osErrorOS;
 800a48e:	23ff      	movs	r3, #255	; 0xff
 800a490:	e000      	b.n	800a494 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a492:	2300      	movs	r3, #0
}
 800a494:	4618      	mov	r0, r3
 800a496:	3718      	adds	r7, #24
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}
 800a49c:	e000ed04 	.word	0xe000ed04

0800a4a0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a4a0:	b590      	push	{r4, r7, lr}
 800a4a2:	b08b      	sub	sp, #44	; 0x2c
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	60f8      	str	r0, [r7, #12]
 800a4a8:	60b9      	str	r1, [r7, #8]
 800a4aa:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d10a      	bne.n	800a4d0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a4ba:	2380      	movs	r3, #128	; 0x80
 800a4bc:	617b      	str	r3, [r7, #20]
    return event;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	461c      	mov	r4, r3
 800a4c2:	f107 0314 	add.w	r3, r7, #20
 800a4c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a4ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a4ce:	e054      	b.n	800a57a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4de:	d103      	bne.n	800a4e8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a4e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4e4:	627b      	str	r3, [r7, #36]	; 0x24
 800a4e6:	e009      	b.n	800a4fc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d006      	beq.n	800a4fc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800a4f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d101      	bne.n	800a4fc <osMessageGet+0x5c>
      ticks = 1;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a4fc:	f7ff fd77 	bl	8009fee <inHandlerMode>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d01c      	beq.n	800a540 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a506:	f107 0220 	add.w	r2, r7, #32
 800a50a:	f107 0314 	add.w	r3, r7, #20
 800a50e:	3304      	adds	r3, #4
 800a510:	4619      	mov	r1, r3
 800a512:	68b8      	ldr	r0, [r7, #8]
 800a514:	f000 fe98 	bl	800b248 <xQueueReceiveFromISR>
 800a518:	4603      	mov	r3, r0
 800a51a:	2b01      	cmp	r3, #1
 800a51c:	d102      	bne.n	800a524 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a51e:	2310      	movs	r3, #16
 800a520:	617b      	str	r3, [r7, #20]
 800a522:	e001      	b.n	800a528 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a524:	2300      	movs	r3, #0
 800a526:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a528:	6a3b      	ldr	r3, [r7, #32]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d01d      	beq.n	800a56a <osMessageGet+0xca>
 800a52e:	4b15      	ldr	r3, [pc, #84]	; (800a584 <osMessageGet+0xe4>)
 800a530:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a534:	601a      	str	r2, [r3, #0]
 800a536:	f3bf 8f4f 	dsb	sy
 800a53a:	f3bf 8f6f 	isb	sy
 800a53e:	e014      	b.n	800a56a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a540:	f107 0314 	add.w	r3, r7, #20
 800a544:	3304      	adds	r3, #4
 800a546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a548:	4619      	mov	r1, r3
 800a54a:	68b8      	ldr	r0, [r7, #8]
 800a54c:	f000 fc98 	bl	800ae80 <xQueueReceive>
 800a550:	4603      	mov	r3, r0
 800a552:	2b01      	cmp	r3, #1
 800a554:	d102      	bne.n	800a55c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a556:	2310      	movs	r3, #16
 800a558:	617b      	str	r3, [r7, #20]
 800a55a:	e006      	b.n	800a56a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d101      	bne.n	800a566 <osMessageGet+0xc6>
 800a562:	2300      	movs	r3, #0
 800a564:	e000      	b.n	800a568 <osMessageGet+0xc8>
 800a566:	2340      	movs	r3, #64	; 0x40
 800a568:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	461c      	mov	r4, r3
 800a56e:	f107 0314 	add.w	r3, r7, #20
 800a572:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a576:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a57a:	68f8      	ldr	r0, [r7, #12]
 800a57c:	372c      	adds	r7, #44	; 0x2c
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd90      	pop	{r4, r7, pc}
 800a582:	bf00      	nop
 800a584:	e000ed04 	.word	0xe000ed04

0800a588 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a590:	f7ff fd2d 	bl	8009fee <inHandlerMode>
 800a594:	4603      	mov	r3, r0
 800a596:	2b00      	cmp	r3, #0
 800a598:	d004      	beq.n	800a5a4 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 feee 	bl	800b37c <uxQueueMessagesWaitingFromISR>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	e003      	b.n	800a5ac <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 fecc 	bl	800b342 <uxQueueMessagesWaiting>
 800a5aa:	4603      	mov	r3, r0
  }
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3708      	adds	r7, #8
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a5bc:	f7ff fd17 	bl	8009fee <inHandlerMode>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d001      	beq.n	800a5ca <osMessageDelete+0x16>
    return osErrorISR;
 800a5c6:	2382      	movs	r3, #130	; 0x82
 800a5c8:	e003      	b.n	800a5d2 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 fef3 	bl	800b3b6 <vQueueDelete>

  return osOK; 
 800a5d0:	2300      	movs	r3, #0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a5da:	b480      	push	{r7}
 800a5dc:	b083      	sub	sp, #12
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f103 0208 	add.w	r2, r3, #8
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a5f2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f103 0208 	add.w	r2, r3, #8
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f103 0208 	add.w	r2, r3, #8
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a60e:	bf00      	nop
 800a610:	370c      	adds	r7, #12
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a61a:	b480      	push	{r7}
 800a61c:	b083      	sub	sp, #12
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2200      	movs	r2, #0
 800a626:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a628:	bf00      	nop
 800a62a:	370c      	adds	r7, #12
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr

0800a634 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a634:	b480      	push	{r7}
 800a636:	b085      	sub	sp, #20
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	689a      	ldr	r2, [r3, #8]
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	683a      	ldr	r2, [r7, #0]
 800a658:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	683a      	ldr	r2, [r7, #0]
 800a65e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	1c5a      	adds	r2, r3, #1
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	601a      	str	r2, [r3, #0]
}
 800a670:	bf00      	nop
 800a672:	3714      	adds	r7, #20
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr

0800a67c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a692:	d103      	bne.n	800a69c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	60fb      	str	r3, [r7, #12]
 800a69a:	e00c      	b.n	800a6b6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	3308      	adds	r3, #8
 800a6a0:	60fb      	str	r3, [r7, #12]
 800a6a2:	e002      	b.n	800a6aa <vListInsert+0x2e>
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	60fb      	str	r3, [r7, #12]
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	68ba      	ldr	r2, [r7, #8]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d2f6      	bcs.n	800a6a4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	685a      	ldr	r2, [r3, #4]
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	683a      	ldr	r2, [r7, #0]
 800a6c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	68fa      	ldr	r2, [r7, #12]
 800a6ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	683a      	ldr	r2, [r7, #0]
 800a6d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	1c5a      	adds	r2, r3, #1
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	601a      	str	r2, [r3, #0]
}
 800a6e2:	bf00      	nop
 800a6e4:	3714      	adds	r7, #20
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr

0800a6ee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b085      	sub	sp, #20
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	691b      	ldr	r3, [r3, #16]
 800a6fa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	6892      	ldr	r2, [r2, #8]
 800a704:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	6852      	ldr	r2, [r2, #4]
 800a70e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	429a      	cmp	r2, r3
 800a718:	d103      	bne.n	800a722 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	689a      	ldr	r2, [r3, #8]
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	1e5a      	subs	r2, r3, #1
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
}
 800a736:	4618      	mov	r0, r3
 800a738:	3714      	adds	r7, #20
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
	...

0800a744 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b084      	sub	sp, #16
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d109      	bne.n	800a76c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75c:	f383 8811 	msr	BASEPRI, r3
 800a760:	f3bf 8f6f 	isb	sy
 800a764:	f3bf 8f4f 	dsb	sy
 800a768:	60bb      	str	r3, [r7, #8]
 800a76a:	e7fe      	b.n	800a76a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800a76c:	f002 f8ce 	bl	800c90c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a778:	68f9      	ldr	r1, [r7, #12]
 800a77a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a77c:	fb01 f303 	mul.w	r3, r1, r3
 800a780:	441a      	add	r2, r3
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	2200      	movs	r2, #0
 800a78a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681a      	ldr	r2, [r3, #0]
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681a      	ldr	r2, [r3, #0]
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a79c:	3b01      	subs	r3, #1
 800a79e:	68f9      	ldr	r1, [r7, #12]
 800a7a0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a7a2:	fb01 f303 	mul.w	r3, r1, r3
 800a7a6:	441a      	add	r2, r3
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	22ff      	movs	r2, #255	; 0xff
 800a7b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	22ff      	movs	r2, #255	; 0xff
 800a7b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d114      	bne.n	800a7ec <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	691b      	ldr	r3, [r3, #16]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d01a      	beq.n	800a800 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	3310      	adds	r3, #16
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f001 fb8a 	bl	800bee8 <xTaskRemoveFromEventList>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d012      	beq.n	800a800 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a7da:	4b0d      	ldr	r3, [pc, #52]	; (800a810 <xQueueGenericReset+0xcc>)
 800a7dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7e0:	601a      	str	r2, [r3, #0]
 800a7e2:	f3bf 8f4f 	dsb	sy
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	e009      	b.n	800a800 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	3310      	adds	r3, #16
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f7ff fef2 	bl	800a5da <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	3324      	adds	r3, #36	; 0x24
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f7ff feed 	bl	800a5da <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a800:	f002 f8b2 	bl	800c968 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a804:	2301      	movs	r3, #1
}
 800a806:	4618      	mov	r0, r3
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	e000ed04 	.word	0xe000ed04

0800a814 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a814:	b580      	push	{r7, lr}
 800a816:	b08e      	sub	sp, #56	; 0x38
 800a818:	af02      	add	r7, sp, #8
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
 800a820:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d109      	bne.n	800a83c <xQueueGenericCreateStatic+0x28>
 800a828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a82c:	f383 8811 	msr	BASEPRI, r3
 800a830:	f3bf 8f6f 	isb	sy
 800a834:	f3bf 8f4f 	dsb	sy
 800a838:	62bb      	str	r3, [r7, #40]	; 0x28
 800a83a:	e7fe      	b.n	800a83a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d109      	bne.n	800a856 <xQueueGenericCreateStatic+0x42>
 800a842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a846:	f383 8811 	msr	BASEPRI, r3
 800a84a:	f3bf 8f6f 	isb	sy
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	627b      	str	r3, [r7, #36]	; 0x24
 800a854:	e7fe      	b.n	800a854 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d002      	beq.n	800a862 <xQueueGenericCreateStatic+0x4e>
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d001      	beq.n	800a866 <xQueueGenericCreateStatic+0x52>
 800a862:	2301      	movs	r3, #1
 800a864:	e000      	b.n	800a868 <xQueueGenericCreateStatic+0x54>
 800a866:	2300      	movs	r3, #0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d109      	bne.n	800a880 <xQueueGenericCreateStatic+0x6c>
 800a86c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a870:	f383 8811 	msr	BASEPRI, r3
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	623b      	str	r3, [r7, #32]
 800a87e:	e7fe      	b.n	800a87e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d102      	bne.n	800a88c <xQueueGenericCreateStatic+0x78>
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d101      	bne.n	800a890 <xQueueGenericCreateStatic+0x7c>
 800a88c:	2301      	movs	r3, #1
 800a88e:	e000      	b.n	800a892 <xQueueGenericCreateStatic+0x7e>
 800a890:	2300      	movs	r3, #0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d109      	bne.n	800a8aa <xQueueGenericCreateStatic+0x96>
 800a896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	61fb      	str	r3, [r7, #28]
 800a8a8:	e7fe      	b.n	800a8a8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a8aa:	2348      	movs	r3, #72	; 0x48
 800a8ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	2b48      	cmp	r3, #72	; 0x48
 800a8b2:	d009      	beq.n	800a8c8 <xQueueGenericCreateStatic+0xb4>
 800a8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b8:	f383 8811 	msr	BASEPRI, r3
 800a8bc:	f3bf 8f6f 	isb	sy
 800a8c0:	f3bf 8f4f 	dsb	sy
 800a8c4:	61bb      	str	r3, [r7, #24]
 800a8c6:	e7fe      	b.n	800a8c6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a8c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a8ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00d      	beq.n	800a8f0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a8d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a8dc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a8e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e2:	9300      	str	r3, [sp, #0]
 800a8e4:	4613      	mov	r3, r2
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	68b9      	ldr	r1, [r7, #8]
 800a8ea:	68f8      	ldr	r0, [r7, #12]
 800a8ec:	f000 f844 	bl	800a978 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a8f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3730      	adds	r7, #48	; 0x30
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}

0800a8fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a8fa:	b580      	push	{r7, lr}
 800a8fc:	b08a      	sub	sp, #40	; 0x28
 800a8fe:	af02      	add	r7, sp, #8
 800a900:	60f8      	str	r0, [r7, #12]
 800a902:	60b9      	str	r1, [r7, #8]
 800a904:	4613      	mov	r3, r2
 800a906:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d109      	bne.n	800a922 <xQueueGenericCreate+0x28>
 800a90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	613b      	str	r3, [r7, #16]
 800a920:	e7fe      	b.n	800a920 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d102      	bne.n	800a92e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a928:	2300      	movs	r3, #0
 800a92a:	61fb      	str	r3, [r7, #28]
 800a92c:	e004      	b.n	800a938 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	68ba      	ldr	r2, [r7, #8]
 800a932:	fb02 f303 	mul.w	r3, r2, r3
 800a936:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	3348      	adds	r3, #72	; 0x48
 800a93c:	4618      	mov	r0, r3
 800a93e:	f002 f8ff 	bl	800cb40 <pvPortMalloc>
 800a942:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a944:	69bb      	ldr	r3, [r7, #24]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d011      	beq.n	800a96e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	3348      	adds	r3, #72	; 0x48
 800a952:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	2200      	movs	r2, #0
 800a958:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a95c:	79fa      	ldrb	r2, [r7, #7]
 800a95e:	69bb      	ldr	r3, [r7, #24]
 800a960:	9300      	str	r3, [sp, #0]
 800a962:	4613      	mov	r3, r2
 800a964:	697a      	ldr	r2, [r7, #20]
 800a966:	68b9      	ldr	r1, [r7, #8]
 800a968:	68f8      	ldr	r0, [r7, #12]
 800a96a:	f000 f805 	bl	800a978 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a96e:	69bb      	ldr	r3, [r7, #24]
	}
 800a970:	4618      	mov	r0, r3
 800a972:	3720      	adds	r7, #32
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b084      	sub	sp, #16
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	60f8      	str	r0, [r7, #12]
 800a980:	60b9      	str	r1, [r7, #8]
 800a982:	607a      	str	r2, [r7, #4]
 800a984:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d103      	bne.n	800a994 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a98c:	69bb      	ldr	r3, [r7, #24]
 800a98e:	69ba      	ldr	r2, [r7, #24]
 800a990:	601a      	str	r2, [r3, #0]
 800a992:	e002      	b.n	800a99a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a994:	69bb      	ldr	r3, [r7, #24]
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a99a:	69bb      	ldr	r3, [r7, #24]
 800a99c:	68fa      	ldr	r2, [r7, #12]
 800a99e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a9a0:	69bb      	ldr	r3, [r7, #24]
 800a9a2:	68ba      	ldr	r2, [r7, #8]
 800a9a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a9a6:	2101      	movs	r1, #1
 800a9a8:	69b8      	ldr	r0, [r7, #24]
 800a9aa:	f7ff fecb 	bl	800a744 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a9ae:	bf00      	nop
 800a9b0:	3710      	adds	r7, #16
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}

0800a9b6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a9b6:	b580      	push	{r7, lr}
 800a9b8:	b082      	sub	sp, #8
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00e      	beq.n	800a9e2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	2200      	movs	r2, #0
 800a9da:	2100      	movs	r1, #0
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 f837 	bl	800aa50 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a9e2:	bf00      	nop
 800a9e4:	3708      	adds	r7, #8
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b086      	sub	sp, #24
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	617b      	str	r3, [r7, #20]
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a9fc:	79fb      	ldrb	r3, [r7, #7]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	6939      	ldr	r1, [r7, #16]
 800aa02:	6978      	ldr	r0, [r7, #20]
 800aa04:	f7ff ff79 	bl	800a8fa <xQueueGenericCreate>
 800aa08:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f7ff ffd3 	bl	800a9b6 <prvInitialiseMutex>

		return xNewQueue;
 800aa10:	68fb      	ldr	r3, [r7, #12]
	}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3718      	adds	r7, #24
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b088      	sub	sp, #32
 800aa1e:	af02      	add	r7, sp, #8
 800aa20:	4603      	mov	r3, r0
 800aa22:	6039      	str	r1, [r7, #0]
 800aa24:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800aa26:	2301      	movs	r3, #1
 800aa28:	617b      	str	r3, [r7, #20]
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800aa2e:	79fb      	ldrb	r3, [r7, #7]
 800aa30:	9300      	str	r3, [sp, #0]
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	2200      	movs	r2, #0
 800aa36:	6939      	ldr	r1, [r7, #16]
 800aa38:	6978      	ldr	r0, [r7, #20]
 800aa3a:	f7ff feeb 	bl	800a814 <xQueueGenericCreateStatic>
 800aa3e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800aa40:	68f8      	ldr	r0, [r7, #12]
 800aa42:	f7ff ffb8 	bl	800a9b6 <prvInitialiseMutex>

		return xNewQueue;
 800aa46:	68fb      	ldr	r3, [r7, #12]
	}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3718      	adds	r7, #24
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b08e      	sub	sp, #56	; 0x38
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	60b9      	str	r1, [r7, #8]
 800aa5a:	607a      	str	r2, [r7, #4]
 800aa5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d109      	bne.n	800aa80 <xQueueGenericSend+0x30>
 800aa6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa70:	f383 8811 	msr	BASEPRI, r3
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	f3bf 8f4f 	dsb	sy
 800aa7c:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa7e:	e7fe      	b.n	800aa7e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d103      	bne.n	800aa8e <xQueueGenericSend+0x3e>
 800aa86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d101      	bne.n	800aa92 <xQueueGenericSend+0x42>
 800aa8e:	2301      	movs	r3, #1
 800aa90:	e000      	b.n	800aa94 <xQueueGenericSend+0x44>
 800aa92:	2300      	movs	r3, #0
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d109      	bne.n	800aaac <xQueueGenericSend+0x5c>
 800aa98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa9c:	f383 8811 	msr	BASEPRI, r3
 800aaa0:	f3bf 8f6f 	isb	sy
 800aaa4:	f3bf 8f4f 	dsb	sy
 800aaa8:	627b      	str	r3, [r7, #36]	; 0x24
 800aaaa:	e7fe      	b.n	800aaaa <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	2b02      	cmp	r3, #2
 800aab0:	d103      	bne.n	800aaba <xQueueGenericSend+0x6a>
 800aab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d101      	bne.n	800aabe <xQueueGenericSend+0x6e>
 800aaba:	2301      	movs	r3, #1
 800aabc:	e000      	b.n	800aac0 <xQueueGenericSend+0x70>
 800aabe:	2300      	movs	r3, #0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d109      	bne.n	800aad8 <xQueueGenericSend+0x88>
 800aac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac8:	f383 8811 	msr	BASEPRI, r3
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f3bf 8f4f 	dsb	sy
 800aad4:	623b      	str	r3, [r7, #32]
 800aad6:	e7fe      	b.n	800aad6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aad8:	f001 fbbc 	bl	800c254 <xTaskGetSchedulerState>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d102      	bne.n	800aae8 <xQueueGenericSend+0x98>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d101      	bne.n	800aaec <xQueueGenericSend+0x9c>
 800aae8:	2301      	movs	r3, #1
 800aaea:	e000      	b.n	800aaee <xQueueGenericSend+0x9e>
 800aaec:	2300      	movs	r3, #0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d109      	bne.n	800ab06 <xQueueGenericSend+0xb6>
 800aaf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf6:	f383 8811 	msr	BASEPRI, r3
 800aafa:	f3bf 8f6f 	isb	sy
 800aafe:	f3bf 8f4f 	dsb	sy
 800ab02:	61fb      	str	r3, [r7, #28]
 800ab04:	e7fe      	b.n	800ab04 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab06:	f001 ff01 	bl	800c90c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d302      	bcc.n	800ab1c <xQueueGenericSend+0xcc>
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	2b02      	cmp	r3, #2
 800ab1a:	d129      	bne.n	800ab70 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab1c:	683a      	ldr	r2, [r7, #0]
 800ab1e:	68b9      	ldr	r1, [r7, #8]
 800ab20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab22:	f000 fc82 	bl	800b42a <prvCopyDataToQueue>
 800ab26:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d010      	beq.n	800ab52 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab32:	3324      	adds	r3, #36	; 0x24
 800ab34:	4618      	mov	r0, r3
 800ab36:	f001 f9d7 	bl	800bee8 <xTaskRemoveFromEventList>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d013      	beq.n	800ab68 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ab40:	4b3f      	ldr	r3, [pc, #252]	; (800ac40 <xQueueGenericSend+0x1f0>)
 800ab42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab46:	601a      	str	r2, [r3, #0]
 800ab48:	f3bf 8f4f 	dsb	sy
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	e00a      	b.n	800ab68 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ab52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d007      	beq.n	800ab68 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ab58:	4b39      	ldr	r3, [pc, #228]	; (800ac40 <xQueueGenericSend+0x1f0>)
 800ab5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab5e:	601a      	str	r2, [r3, #0]
 800ab60:	f3bf 8f4f 	dsb	sy
 800ab64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ab68:	f001 fefe 	bl	800c968 <vPortExitCritical>
				return pdPASS;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e063      	b.n	800ac38 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d103      	bne.n	800ab7e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab76:	f001 fef7 	bl	800c968 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	e05c      	b.n	800ac38 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d106      	bne.n	800ab92 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab84:	f107 0314 	add.w	r3, r7, #20
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f001 fa0f 	bl	800bfac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab92:	f001 fee9 	bl	800c968 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab96:	f000 ffa5 	bl	800bae4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab9a:	f001 feb7 	bl	800c90c <vPortEnterCritical>
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aba4:	b25b      	sxtb	r3, r3
 800aba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abaa:	d103      	bne.n	800abb4 <xQueueGenericSend+0x164>
 800abac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abae:	2200      	movs	r2, #0
 800abb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abba:	b25b      	sxtb	r3, r3
 800abbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abc0:	d103      	bne.n	800abca <xQueueGenericSend+0x17a>
 800abc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc4:	2200      	movs	r2, #0
 800abc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abca:	f001 fecd 	bl	800c968 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abce:	1d3a      	adds	r2, r7, #4
 800abd0:	f107 0314 	add.w	r3, r7, #20
 800abd4:	4611      	mov	r1, r2
 800abd6:	4618      	mov	r0, r3
 800abd8:	f001 f9fe 	bl	800bfd8 <xTaskCheckForTimeOut>
 800abdc:	4603      	mov	r3, r0
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d124      	bne.n	800ac2c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800abe2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abe4:	f000 fd19 	bl	800b61a <prvIsQueueFull>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d018      	beq.n	800ac20 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800abee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf0:	3310      	adds	r3, #16
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	4611      	mov	r1, r2
 800abf6:	4618      	mov	r0, r3
 800abf8:	f001 f952 	bl	800bea0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800abfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abfe:	f000 fca4 	bl	800b54a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ac02:	f000 ff7d 	bl	800bb00 <xTaskResumeAll>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f47f af7c 	bne.w	800ab06 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800ac0e:	4b0c      	ldr	r3, [pc, #48]	; (800ac40 <xQueueGenericSend+0x1f0>)
 800ac10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac14:	601a      	str	r2, [r3, #0]
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	e772      	b.n	800ab06 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ac20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac22:	f000 fc92 	bl	800b54a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac26:	f000 ff6b 	bl	800bb00 <xTaskResumeAll>
 800ac2a:	e76c      	b.n	800ab06 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ac2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac2e:	f000 fc8c 	bl	800b54a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac32:	f000 ff65 	bl	800bb00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ac36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3738      	adds	r7, #56	; 0x38
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	e000ed04 	.word	0xe000ed04

0800ac44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b08e      	sub	sp, #56	; 0x38
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	60f8      	str	r0, [r7, #12]
 800ac4c:	60b9      	str	r1, [r7, #8]
 800ac4e:	607a      	str	r2, [r7, #4]
 800ac50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ac56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d109      	bne.n	800ac70 <xQueueGenericSendFromISR+0x2c>
 800ac5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac60:	f383 8811 	msr	BASEPRI, r3
 800ac64:	f3bf 8f6f 	isb	sy
 800ac68:	f3bf 8f4f 	dsb	sy
 800ac6c:	627b      	str	r3, [r7, #36]	; 0x24
 800ac6e:	e7fe      	b.n	800ac6e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d103      	bne.n	800ac7e <xQueueGenericSendFromISR+0x3a>
 800ac76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d101      	bne.n	800ac82 <xQueueGenericSendFromISR+0x3e>
 800ac7e:	2301      	movs	r3, #1
 800ac80:	e000      	b.n	800ac84 <xQueueGenericSendFromISR+0x40>
 800ac82:	2300      	movs	r3, #0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d109      	bne.n	800ac9c <xQueueGenericSendFromISR+0x58>
 800ac88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8c:	f383 8811 	msr	BASEPRI, r3
 800ac90:	f3bf 8f6f 	isb	sy
 800ac94:	f3bf 8f4f 	dsb	sy
 800ac98:	623b      	str	r3, [r7, #32]
 800ac9a:	e7fe      	b.n	800ac9a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	2b02      	cmp	r3, #2
 800aca0:	d103      	bne.n	800acaa <xQueueGenericSendFromISR+0x66>
 800aca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aca6:	2b01      	cmp	r3, #1
 800aca8:	d101      	bne.n	800acae <xQueueGenericSendFromISR+0x6a>
 800acaa:	2301      	movs	r3, #1
 800acac:	e000      	b.n	800acb0 <xQueueGenericSendFromISR+0x6c>
 800acae:	2300      	movs	r3, #0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d109      	bne.n	800acc8 <xQueueGenericSendFromISR+0x84>
 800acb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb8:	f383 8811 	msr	BASEPRI, r3
 800acbc:	f3bf 8f6f 	isb	sy
 800acc0:	f3bf 8f4f 	dsb	sy
 800acc4:	61fb      	str	r3, [r7, #28]
 800acc6:	e7fe      	b.n	800acc6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800acc8:	f001 fefc 	bl	800cac4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800accc:	f3ef 8211 	mrs	r2, BASEPRI
 800acd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd4:	f383 8811 	msr	BASEPRI, r3
 800acd8:	f3bf 8f6f 	isb	sy
 800acdc:	f3bf 8f4f 	dsb	sy
 800ace0:	61ba      	str	r2, [r7, #24]
 800ace2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ace4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ace6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ace8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d302      	bcc.n	800acfa <xQueueGenericSendFromISR+0xb6>
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	2b02      	cmp	r3, #2
 800acf8:	d12c      	bne.n	800ad54 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800acfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad04:	683a      	ldr	r2, [r7, #0]
 800ad06:	68b9      	ldr	r1, [r7, #8]
 800ad08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ad0a:	f000 fb8e 	bl	800b42a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ad0e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800ad12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad16:	d112      	bne.n	800ad3e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d016      	beq.n	800ad4e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad22:	3324      	adds	r3, #36	; 0x24
 800ad24:	4618      	mov	r0, r3
 800ad26:	f001 f8df 	bl	800bee8 <xTaskRemoveFromEventList>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00e      	beq.n	800ad4e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d00b      	beq.n	800ad4e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2201      	movs	r2, #1
 800ad3a:	601a      	str	r2, [r3, #0]
 800ad3c:	e007      	b.n	800ad4e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ad3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ad42:	3301      	adds	r3, #1
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	b25a      	sxtb	r2, r3
 800ad48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800ad52:	e001      	b.n	800ad58 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ad54:	2300      	movs	r3, #0
 800ad56:	637b      	str	r3, [r7, #52]	; 0x34
 800ad58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad5a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ad62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3738      	adds	r7, #56	; 0x38
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b08e      	sub	sp, #56	; 0x38
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ad7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d109      	bne.n	800ad94 <xQueueGiveFromISR+0x28>
	__asm volatile
 800ad80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad84:	f383 8811 	msr	BASEPRI, r3
 800ad88:	f3bf 8f6f 	isb	sy
 800ad8c:	f3bf 8f4f 	dsb	sy
 800ad90:	623b      	str	r3, [r7, #32]
 800ad92:	e7fe      	b.n	800ad92 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ad94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d009      	beq.n	800adb0 <xQueueGiveFromISR+0x44>
 800ad9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada0:	f383 8811 	msr	BASEPRI, r3
 800ada4:	f3bf 8f6f 	isb	sy
 800ada8:	f3bf 8f4f 	dsb	sy
 800adac:	61fb      	str	r3, [r7, #28]
 800adae:	e7fe      	b.n	800adae <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800adb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d103      	bne.n	800adc0 <xQueueGiveFromISR+0x54>
 800adb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d101      	bne.n	800adc4 <xQueueGiveFromISR+0x58>
 800adc0:	2301      	movs	r3, #1
 800adc2:	e000      	b.n	800adc6 <xQueueGiveFromISR+0x5a>
 800adc4:	2300      	movs	r3, #0
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d109      	bne.n	800adde <xQueueGiveFromISR+0x72>
 800adca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adce:	f383 8811 	msr	BASEPRI, r3
 800add2:	f3bf 8f6f 	isb	sy
 800add6:	f3bf 8f4f 	dsb	sy
 800adda:	61bb      	str	r3, [r7, #24]
 800addc:	e7fe      	b.n	800addc <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800adde:	f001 fe71 	bl	800cac4 <vPortValidateInterruptPriority>
	__asm volatile
 800ade2:	f3ef 8211 	mrs	r2, BASEPRI
 800ade6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adea:	f383 8811 	msr	BASEPRI, r3
 800adee:	f3bf 8f6f 	isb	sy
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	617a      	str	r2, [r7, #20]
 800adf8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800adfa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800adfc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800adfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae02:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ae04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d22b      	bcs.n	800ae66 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ae0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ae18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae1a:	1c5a      	adds	r2, r3, #1
 800ae1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ae20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ae24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae28:	d112      	bne.n	800ae50 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ae2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d016      	beq.n	800ae60 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ae32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae34:	3324      	adds	r3, #36	; 0x24
 800ae36:	4618      	mov	r0, r3
 800ae38:	f001 f856 	bl	800bee8 <xTaskRemoveFromEventList>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d00e      	beq.n	800ae60 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d00b      	beq.n	800ae60 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	601a      	str	r2, [r3, #0]
 800ae4e:	e007      	b.n	800ae60 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ae50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae54:	3301      	adds	r3, #1
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	b25a      	sxtb	r2, r3
 800ae5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ae60:	2301      	movs	r3, #1
 800ae62:	637b      	str	r3, [r7, #52]	; 0x34
 800ae64:	e001      	b.n	800ae6a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ae66:	2300      	movs	r3, #0
 800ae68:	637b      	str	r3, [r7, #52]	; 0x34
 800ae6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae6c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3738      	adds	r7, #56	; 0x38
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
	...

0800ae80 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b08c      	sub	sp, #48	; 0x30
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	60f8      	str	r0, [r7, #12]
 800ae88:	60b9      	str	r1, [r7, #8]
 800ae8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ae94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d109      	bne.n	800aeae <xQueueReceive+0x2e>
	__asm volatile
 800ae9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae9e:	f383 8811 	msr	BASEPRI, r3
 800aea2:	f3bf 8f6f 	isb	sy
 800aea6:	f3bf 8f4f 	dsb	sy
 800aeaa:	623b      	str	r3, [r7, #32]
 800aeac:	e7fe      	b.n	800aeac <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d103      	bne.n	800aebc <xQueueReceive+0x3c>
 800aeb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d101      	bne.n	800aec0 <xQueueReceive+0x40>
 800aebc:	2301      	movs	r3, #1
 800aebe:	e000      	b.n	800aec2 <xQueueReceive+0x42>
 800aec0:	2300      	movs	r3, #0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d109      	bne.n	800aeda <xQueueReceive+0x5a>
 800aec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeca:	f383 8811 	msr	BASEPRI, r3
 800aece:	f3bf 8f6f 	isb	sy
 800aed2:	f3bf 8f4f 	dsb	sy
 800aed6:	61fb      	str	r3, [r7, #28]
 800aed8:	e7fe      	b.n	800aed8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aeda:	f001 f9bb 	bl	800c254 <xTaskGetSchedulerState>
 800aede:	4603      	mov	r3, r0
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d102      	bne.n	800aeea <xQueueReceive+0x6a>
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d101      	bne.n	800aeee <xQueueReceive+0x6e>
 800aeea:	2301      	movs	r3, #1
 800aeec:	e000      	b.n	800aef0 <xQueueReceive+0x70>
 800aeee:	2300      	movs	r3, #0
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d109      	bne.n	800af08 <xQueueReceive+0x88>
 800aef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef8:	f383 8811 	msr	BASEPRI, r3
 800aefc:	f3bf 8f6f 	isb	sy
 800af00:	f3bf 8f4f 	dsb	sy
 800af04:	61bb      	str	r3, [r7, #24]
 800af06:	e7fe      	b.n	800af06 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af08:	f001 fd00 	bl	800c90c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af10:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af14:	2b00      	cmp	r3, #0
 800af16:	d01f      	beq.n	800af58 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af1c:	f000 faef 	bl	800b4fe <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af22:	1e5a      	subs	r2, r3, #1
 800af24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af26:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af2a:	691b      	ldr	r3, [r3, #16]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00f      	beq.n	800af50 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af32:	3310      	adds	r3, #16
 800af34:	4618      	mov	r0, r3
 800af36:	f000 ffd7 	bl	800bee8 <xTaskRemoveFromEventList>
 800af3a:	4603      	mov	r3, r0
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d007      	beq.n	800af50 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800af40:	4b3c      	ldr	r3, [pc, #240]	; (800b034 <xQueueReceive+0x1b4>)
 800af42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af46:	601a      	str	r2, [r3, #0]
 800af48:	f3bf 8f4f 	dsb	sy
 800af4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800af50:	f001 fd0a 	bl	800c968 <vPortExitCritical>
				return pdPASS;
 800af54:	2301      	movs	r3, #1
 800af56:	e069      	b.n	800b02c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d103      	bne.n	800af66 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af5e:	f001 fd03 	bl	800c968 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800af62:	2300      	movs	r3, #0
 800af64:	e062      	b.n	800b02c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d106      	bne.n	800af7a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af6c:	f107 0310 	add.w	r3, r7, #16
 800af70:	4618      	mov	r0, r3
 800af72:	f001 f81b 	bl	800bfac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af76:	2301      	movs	r3, #1
 800af78:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af7a:	f001 fcf5 	bl	800c968 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af7e:	f000 fdb1 	bl	800bae4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af82:	f001 fcc3 	bl	800c90c <vPortEnterCritical>
 800af86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af8c:	b25b      	sxtb	r3, r3
 800af8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af92:	d103      	bne.n	800af9c <xQueueReceive+0x11c>
 800af94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af96:	2200      	movs	r2, #0
 800af98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afa2:	b25b      	sxtb	r3, r3
 800afa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa8:	d103      	bne.n	800afb2 <xQueueReceive+0x132>
 800afaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afac:	2200      	movs	r2, #0
 800afae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800afb2:	f001 fcd9 	bl	800c968 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800afb6:	1d3a      	adds	r2, r7, #4
 800afb8:	f107 0310 	add.w	r3, r7, #16
 800afbc:	4611      	mov	r1, r2
 800afbe:	4618      	mov	r0, r3
 800afc0:	f001 f80a 	bl	800bfd8 <xTaskCheckForTimeOut>
 800afc4:	4603      	mov	r3, r0
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d123      	bne.n	800b012 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afcc:	f000 fb0f 	bl	800b5ee <prvIsQueueEmpty>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d017      	beq.n	800b006 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800afd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd8:	3324      	adds	r3, #36	; 0x24
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	4611      	mov	r1, r2
 800afde:	4618      	mov	r0, r3
 800afe0:	f000 ff5e 	bl	800bea0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800afe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afe6:	f000 fab0 	bl	800b54a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800afea:	f000 fd89 	bl	800bb00 <xTaskResumeAll>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d189      	bne.n	800af08 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800aff4:	4b0f      	ldr	r3, [pc, #60]	; (800b034 <xQueueReceive+0x1b4>)
 800aff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800affa:	601a      	str	r2, [r3, #0]
 800affc:	f3bf 8f4f 	dsb	sy
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	e780      	b.n	800af08 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b006:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b008:	f000 fa9f 	bl	800b54a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b00c:	f000 fd78 	bl	800bb00 <xTaskResumeAll>
 800b010:	e77a      	b.n	800af08 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b012:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b014:	f000 fa99 	bl	800b54a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b018:	f000 fd72 	bl	800bb00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b01c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b01e:	f000 fae6 	bl	800b5ee <prvIsQueueEmpty>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	f43f af6f 	beq.w	800af08 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b02a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3730      	adds	r7, #48	; 0x30
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}
 800b034:	e000ed04 	.word	0xe000ed04

0800b038 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b08e      	sub	sp, #56	; 0x38
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b042:	2300      	movs	r3, #0
 800b044:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b04a:	2300      	movs	r3, #0
 800b04c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b04e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b050:	2b00      	cmp	r3, #0
 800b052:	d109      	bne.n	800b068 <xQueueSemaphoreTake+0x30>
 800b054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b058:	f383 8811 	msr	BASEPRI, r3
 800b05c:	f3bf 8f6f 	isb	sy
 800b060:	f3bf 8f4f 	dsb	sy
 800b064:	623b      	str	r3, [r7, #32]
 800b066:	e7fe      	b.n	800b066 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d009      	beq.n	800b084 <xQueueSemaphoreTake+0x4c>
 800b070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b074:	f383 8811 	msr	BASEPRI, r3
 800b078:	f3bf 8f6f 	isb	sy
 800b07c:	f3bf 8f4f 	dsb	sy
 800b080:	61fb      	str	r3, [r7, #28]
 800b082:	e7fe      	b.n	800b082 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b084:	f001 f8e6 	bl	800c254 <xTaskGetSchedulerState>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d102      	bne.n	800b094 <xQueueSemaphoreTake+0x5c>
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d101      	bne.n	800b098 <xQueueSemaphoreTake+0x60>
 800b094:	2301      	movs	r3, #1
 800b096:	e000      	b.n	800b09a <xQueueSemaphoreTake+0x62>
 800b098:	2300      	movs	r3, #0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d109      	bne.n	800b0b2 <xQueueSemaphoreTake+0x7a>
 800b09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a2:	f383 8811 	msr	BASEPRI, r3
 800b0a6:	f3bf 8f6f 	isb	sy
 800b0aa:	f3bf 8f4f 	dsb	sy
 800b0ae:	61bb      	str	r3, [r7, #24]
 800b0b0:	e7fe      	b.n	800b0b0 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b0b2:	f001 fc2b 	bl	800c90c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b0b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ba:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b0bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d024      	beq.n	800b10c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c4:	1e5a      	subs	r2, r3, #1
 800b0c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0c8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b0ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d104      	bne.n	800b0dc <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b0d2:	f001 fa79 	bl	800c5c8 <pvTaskIncrementMutexHeldCount>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0da:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0de:	691b      	ldr	r3, [r3, #16]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d00f      	beq.n	800b104 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b0e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0e6:	3310      	adds	r3, #16
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f000 fefd 	bl	800bee8 <xTaskRemoveFromEventList>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d007      	beq.n	800b104 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b0f4:	4b53      	ldr	r3, [pc, #332]	; (800b244 <xQueueSemaphoreTake+0x20c>)
 800b0f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0fa:	601a      	str	r2, [r3, #0]
 800b0fc:	f3bf 8f4f 	dsb	sy
 800b100:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b104:	f001 fc30 	bl	800c968 <vPortExitCritical>
				return pdPASS;
 800b108:	2301      	movs	r3, #1
 800b10a:	e096      	b.n	800b23a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d110      	bne.n	800b134 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b114:	2b00      	cmp	r3, #0
 800b116:	d009      	beq.n	800b12c <xQueueSemaphoreTake+0xf4>
 800b118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b11c:	f383 8811 	msr	BASEPRI, r3
 800b120:	f3bf 8f6f 	isb	sy
 800b124:	f3bf 8f4f 	dsb	sy
 800b128:	617b      	str	r3, [r7, #20]
 800b12a:	e7fe      	b.n	800b12a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b12c:	f001 fc1c 	bl	800c968 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b130:	2300      	movs	r3, #0
 800b132:	e082      	b.n	800b23a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b136:	2b00      	cmp	r3, #0
 800b138:	d106      	bne.n	800b148 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b13a:	f107 030c 	add.w	r3, r7, #12
 800b13e:	4618      	mov	r0, r3
 800b140:	f000 ff34 	bl	800bfac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b144:	2301      	movs	r3, #1
 800b146:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b148:	f001 fc0e 	bl	800c968 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b14c:	f000 fcca 	bl	800bae4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b150:	f001 fbdc 	bl	800c90c <vPortEnterCritical>
 800b154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b156:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b15a:	b25b      	sxtb	r3, r3
 800b15c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b160:	d103      	bne.n	800b16a <xQueueSemaphoreTake+0x132>
 800b162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b164:	2200      	movs	r2, #0
 800b166:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b16c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b170:	b25b      	sxtb	r3, r3
 800b172:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b176:	d103      	bne.n	800b180 <xQueueSemaphoreTake+0x148>
 800b178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b17a:	2200      	movs	r2, #0
 800b17c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b180:	f001 fbf2 	bl	800c968 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b184:	463a      	mov	r2, r7
 800b186:	f107 030c 	add.w	r3, r7, #12
 800b18a:	4611      	mov	r1, r2
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 ff23 	bl	800bfd8 <xTaskCheckForTimeOut>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d132      	bne.n	800b1fe <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b198:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b19a:	f000 fa28 	bl	800b5ee <prvIsQueueEmpty>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d026      	beq.n	800b1f2 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b1a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d109      	bne.n	800b1c0 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800b1ac:	f001 fbae 	bl	800c90c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b1b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1b2:	689b      	ldr	r3, [r3, #8]
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	f001 f86b 	bl	800c290 <xTaskPriorityInherit>
 800b1ba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b1bc:	f001 fbd4 	bl	800c968 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1c2:	3324      	adds	r3, #36	; 0x24
 800b1c4:	683a      	ldr	r2, [r7, #0]
 800b1c6:	4611      	mov	r1, r2
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f000 fe69 	bl	800bea0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b1ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1d0:	f000 f9bb 	bl	800b54a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b1d4:	f000 fc94 	bl	800bb00 <xTaskResumeAll>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f47f af69 	bne.w	800b0b2 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800b1e0:	4b18      	ldr	r3, [pc, #96]	; (800b244 <xQueueSemaphoreTake+0x20c>)
 800b1e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1e6:	601a      	str	r2, [r3, #0]
 800b1e8:	f3bf 8f4f 	dsb	sy
 800b1ec:	f3bf 8f6f 	isb	sy
 800b1f0:	e75f      	b.n	800b0b2 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b1f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1f4:	f000 f9a9 	bl	800b54a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b1f8:	f000 fc82 	bl	800bb00 <xTaskResumeAll>
 800b1fc:	e759      	b.n	800b0b2 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b1fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b200:	f000 f9a3 	bl	800b54a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b204:	f000 fc7c 	bl	800bb00 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b208:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b20a:	f000 f9f0 	bl	800b5ee <prvIsQueueEmpty>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b00      	cmp	r3, #0
 800b212:	f43f af4e 	beq.w	800b0b2 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d00d      	beq.n	800b238 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800b21c:	f001 fb76 	bl	800c90c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b220:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b222:	f000 f8ea 	bl	800b3fa <prvGetDisinheritPriorityAfterTimeout>
 800b226:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b22e:	4618      	mov	r0, r3
 800b230:	f001 f932 	bl	800c498 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b234:	f001 fb98 	bl	800c968 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b238:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3738      	adds	r7, #56	; 0x38
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	e000ed04 	.word	0xe000ed04

0800b248 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b08e      	sub	sp, #56	; 0x38
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d109      	bne.n	800b272 <xQueueReceiveFromISR+0x2a>
 800b25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b262:	f383 8811 	msr	BASEPRI, r3
 800b266:	f3bf 8f6f 	isb	sy
 800b26a:	f3bf 8f4f 	dsb	sy
 800b26e:	623b      	str	r3, [r7, #32]
 800b270:	e7fe      	b.n	800b270 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d103      	bne.n	800b280 <xQueueReceiveFromISR+0x38>
 800b278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b27a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d101      	bne.n	800b284 <xQueueReceiveFromISR+0x3c>
 800b280:	2301      	movs	r3, #1
 800b282:	e000      	b.n	800b286 <xQueueReceiveFromISR+0x3e>
 800b284:	2300      	movs	r3, #0
 800b286:	2b00      	cmp	r3, #0
 800b288:	d109      	bne.n	800b29e <xQueueReceiveFromISR+0x56>
 800b28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b28e:	f383 8811 	msr	BASEPRI, r3
 800b292:	f3bf 8f6f 	isb	sy
 800b296:	f3bf 8f4f 	dsb	sy
 800b29a:	61fb      	str	r3, [r7, #28]
 800b29c:	e7fe      	b.n	800b29c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b29e:	f001 fc11 	bl	800cac4 <vPortValidateInterruptPriority>
	__asm volatile
 800b2a2:	f3ef 8211 	mrs	r2, BASEPRI
 800b2a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2aa:	f383 8811 	msr	BASEPRI, r3
 800b2ae:	f3bf 8f6f 	isb	sy
 800b2b2:	f3bf 8f4f 	dsb	sy
 800b2b6:	61ba      	str	r2, [r7, #24]
 800b2b8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b2ba:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b2bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d02f      	beq.n	800b32a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b2ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b2d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b2d4:	68b9      	ldr	r1, [r7, #8]
 800b2d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b2d8:	f000 f911 	bl	800b4fe <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2de:	1e5a      	subs	r2, r3, #1
 800b2e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2e2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b2e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b2e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ec:	d112      	bne.n	800b314 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2f0:	691b      	ldr	r3, [r3, #16]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d016      	beq.n	800b324 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2f8:	3310      	adds	r3, #16
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f000 fdf4 	bl	800bee8 <xTaskRemoveFromEventList>
 800b300:	4603      	mov	r3, r0
 800b302:	2b00      	cmp	r3, #0
 800b304:	d00e      	beq.n	800b324 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00b      	beq.n	800b324 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2201      	movs	r2, #1
 800b310:	601a      	str	r2, [r3, #0]
 800b312:	e007      	b.n	800b324 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b314:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b318:	3301      	adds	r3, #1
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	b25a      	sxtb	r2, r3
 800b31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b324:	2301      	movs	r3, #1
 800b326:	637b      	str	r3, [r7, #52]	; 0x34
 800b328:	e001      	b.n	800b32e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800b32a:	2300      	movs	r3, #0
 800b32c:	637b      	str	r3, [r7, #52]	; 0x34
 800b32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b330:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3738      	adds	r7, #56	; 0x38
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}

0800b342 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800b342:	b580      	push	{r7, lr}
 800b344:	b084      	sub	sp, #16
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d109      	bne.n	800b364 <uxQueueMessagesWaiting+0x22>
	__asm volatile
 800b350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b354:	f383 8811 	msr	BASEPRI, r3
 800b358:	f3bf 8f6f 	isb	sy
 800b35c:	f3bf 8f4f 	dsb	sy
 800b360:	60bb      	str	r3, [r7, #8]
 800b362:	e7fe      	b.n	800b362 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 800b364:	f001 fad2 	bl	800c90c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b36c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800b36e:	f001 fafb 	bl	800c968 <vPortExitCritical>

	return uxReturn;
 800b372:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b374:	4618      	mov	r0, r3
 800b376:	3710      	adds	r7, #16
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}

0800b37c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800b37c:	b480      	push	{r7}
 800b37e:	b087      	sub	sp, #28
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d109      	bne.n	800b3a2 <uxQueueMessagesWaitingFromISR+0x26>
 800b38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b392:	f383 8811 	msr	BASEPRI, r3
 800b396:	f3bf 8f6f 	isb	sy
 800b39a:	f3bf 8f4f 	dsb	sy
 800b39e:	60fb      	str	r3, [r7, #12]
 800b3a0:	e7fe      	b.n	800b3a0 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3a6:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800b3a8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	371c      	adds	r7, #28
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr

0800b3b6 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b3b6:	b580      	push	{r7, lr}
 800b3b8:	b084      	sub	sp, #16
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d109      	bne.n	800b3dc <vQueueDelete+0x26>
 800b3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3cc:	f383 8811 	msr	BASEPRI, r3
 800b3d0:	f3bf 8f6f 	isb	sy
 800b3d4:	f3bf 8f4f 	dsb	sy
 800b3d8:	60bb      	str	r3, [r7, #8]
 800b3da:	e7fe      	b.n	800b3da <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b3dc:	68f8      	ldr	r0, [r7, #12]
 800b3de:	f000 f935 	bl	800b64c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d102      	bne.n	800b3f2 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800b3ec:	68f8      	ldr	r0, [r7, #12]
 800b3ee:	f001 fc69 	bl	800ccc4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b3f2:	bf00      	nop
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b3fa:	b480      	push	{r7}
 800b3fc:	b085      	sub	sp, #20
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b406:	2b00      	cmp	r3, #0
 800b408:	d006      	beq.n	800b418 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f1c3 0307 	rsb	r3, r3, #7
 800b414:	60fb      	str	r3, [r7, #12]
 800b416:	e001      	b.n	800b41c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b418:	2300      	movs	r3, #0
 800b41a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b41c:	68fb      	ldr	r3, [r7, #12]
	}
 800b41e:	4618      	mov	r0, r3
 800b420:	3714      	adds	r7, #20
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr

0800b42a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b42a:	b580      	push	{r7, lr}
 800b42c:	b086      	sub	sp, #24
 800b42e:	af00      	add	r7, sp, #0
 800b430:	60f8      	str	r0, [r7, #12]
 800b432:	60b9      	str	r1, [r7, #8]
 800b434:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b436:	2300      	movs	r3, #0
 800b438:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b43e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b444:	2b00      	cmp	r3, #0
 800b446:	d10d      	bne.n	800b464 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d14d      	bne.n	800b4ec <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	4618      	mov	r0, r3
 800b456:	f000 ff9b 	bl	800c390 <xTaskPriorityDisinherit>
 800b45a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2200      	movs	r2, #0
 800b460:	609a      	str	r2, [r3, #8]
 800b462:	e043      	b.n	800b4ec <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d119      	bne.n	800b49e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	6858      	ldr	r0, [r3, #4]
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b472:	461a      	mov	r2, r3
 800b474:	68b9      	ldr	r1, [r7, #8]
 800b476:	f00d fdf8 	bl	801906a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	685a      	ldr	r2, [r3, #4]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b482:	441a      	add	r2, r3
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	685a      	ldr	r2, [r3, #4]
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	429a      	cmp	r2, r3
 800b492:	d32b      	bcc.n	800b4ec <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	605a      	str	r2, [r3, #4]
 800b49c:	e026      	b.n	800b4ec <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	68d8      	ldr	r0, [r3, #12]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	68b9      	ldr	r1, [r7, #8]
 800b4aa:	f00d fdde 	bl	801906a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	68da      	ldr	r2, [r3, #12]
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4b6:	425b      	negs	r3, r3
 800b4b8:	441a      	add	r2, r3
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	68da      	ldr	r2, [r3, #12]
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d207      	bcs.n	800b4da <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	689a      	ldr	r2, [r3, #8]
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4d2:	425b      	negs	r3, r3
 800b4d4:	441a      	add	r2, r3
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2b02      	cmp	r3, #2
 800b4de:	d105      	bne.n	800b4ec <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d002      	beq.n	800b4ec <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	3b01      	subs	r3, #1
 800b4ea:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	1c5a      	adds	r2, r3, #1
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b4f4:	697b      	ldr	r3, [r7, #20]
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3718      	adds	r7, #24
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}

0800b4fe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b4fe:	b580      	push	{r7, lr}
 800b500:	b082      	sub	sp, #8
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
 800b506:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d018      	beq.n	800b542 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	68da      	ldr	r2, [r3, #12]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b518:	441a      	add	r2, r3
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	68da      	ldr	r2, [r3, #12]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	429a      	cmp	r2, r3
 800b528:	d303      	bcc.n	800b532 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681a      	ldr	r2, [r3, #0]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	68d9      	ldr	r1, [r3, #12]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b53a:	461a      	mov	r2, r3
 800b53c:	6838      	ldr	r0, [r7, #0]
 800b53e:	f00d fd94 	bl	801906a <memcpy>
	}
}
 800b542:	bf00      	nop
 800b544:	3708      	adds	r7, #8
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b552:	f001 f9db 	bl	800c90c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b55c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b55e:	e011      	b.n	800b584 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b564:	2b00      	cmp	r3, #0
 800b566:	d012      	beq.n	800b58e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	3324      	adds	r3, #36	; 0x24
 800b56c:	4618      	mov	r0, r3
 800b56e:	f000 fcbb 	bl	800bee8 <xTaskRemoveFromEventList>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d001      	beq.n	800b57c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b578:	f000 fd8e 	bl	800c098 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b57c:	7bfb      	ldrb	r3, [r7, #15]
 800b57e:	3b01      	subs	r3, #1
 800b580:	b2db      	uxtb	r3, r3
 800b582:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b584:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	dce9      	bgt.n	800b560 <prvUnlockQueue+0x16>
 800b58c:	e000      	b.n	800b590 <prvUnlockQueue+0x46>
					break;
 800b58e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	22ff      	movs	r2, #255	; 0xff
 800b594:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b598:	f001 f9e6 	bl	800c968 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b59c:	f001 f9b6 	bl	800c90c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5a6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5a8:	e011      	b.n	800b5ce <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	691b      	ldr	r3, [r3, #16]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d012      	beq.n	800b5d8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	3310      	adds	r3, #16
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 fc96 	bl	800bee8 <xTaskRemoveFromEventList>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d001      	beq.n	800b5c6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b5c2:	f000 fd69 	bl	800c098 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b5c6:	7bbb      	ldrb	r3, [r7, #14]
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	dce9      	bgt.n	800b5aa <prvUnlockQueue+0x60>
 800b5d6:	e000      	b.n	800b5da <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b5d8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	22ff      	movs	r2, #255	; 0xff
 800b5de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b5e2:	f001 f9c1 	bl	800c968 <vPortExitCritical>
}
 800b5e6:	bf00      	nop
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b5ee:	b580      	push	{r7, lr}
 800b5f0:	b084      	sub	sp, #16
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b5f6:	f001 f989 	bl	800c90c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d102      	bne.n	800b608 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b602:	2301      	movs	r3, #1
 800b604:	60fb      	str	r3, [r7, #12]
 800b606:	e001      	b.n	800b60c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b608:	2300      	movs	r3, #0
 800b60a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b60c:	f001 f9ac 	bl	800c968 <vPortExitCritical>

	return xReturn;
 800b610:	68fb      	ldr	r3, [r7, #12]
}
 800b612:	4618      	mov	r0, r3
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b61a:	b580      	push	{r7, lr}
 800b61c:	b084      	sub	sp, #16
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b622:	f001 f973 	bl	800c90c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b62e:	429a      	cmp	r2, r3
 800b630:	d102      	bne.n	800b638 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b632:	2301      	movs	r3, #1
 800b634:	60fb      	str	r3, [r7, #12]
 800b636:	e001      	b.n	800b63c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b638:	2300      	movs	r3, #0
 800b63a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b63c:	f001 f994 	bl	800c968 <vPortExitCritical>

	return xReturn;
 800b640:	68fb      	ldr	r3, [r7, #12]
}
 800b642:	4618      	mov	r0, r3
 800b644:	3710      	adds	r7, #16
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}
	...

0800b64c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b64c:	b480      	push	{r7}
 800b64e:	b085      	sub	sp, #20
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b654:	2300      	movs	r3, #0
 800b656:	60fb      	str	r3, [r7, #12]
 800b658:	e016      	b.n	800b688 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b65a:	4a10      	ldr	r2, [pc, #64]	; (800b69c <vQueueUnregisterQueue+0x50>)
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	00db      	lsls	r3, r3, #3
 800b660:	4413      	add	r3, r2
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	429a      	cmp	r2, r3
 800b668:	d10b      	bne.n	800b682 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b66a:	4a0c      	ldr	r2, [pc, #48]	; (800b69c <vQueueUnregisterQueue+0x50>)
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2100      	movs	r1, #0
 800b670:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b674:	4a09      	ldr	r2, [pc, #36]	; (800b69c <vQueueUnregisterQueue+0x50>)
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	00db      	lsls	r3, r3, #3
 800b67a:	4413      	add	r3, r2
 800b67c:	2200      	movs	r2, #0
 800b67e:	605a      	str	r2, [r3, #4]
				break;
 800b680:	e005      	b.n	800b68e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	3301      	adds	r3, #1
 800b686:	60fb      	str	r3, [r7, #12]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	2b07      	cmp	r3, #7
 800b68c:	d9e5      	bls.n	800b65a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b68e:	bf00      	nop
 800b690:	3714      	adds	r7, #20
 800b692:	46bd      	mov	sp, r7
 800b694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b698:	4770      	bx	lr
 800b69a:	bf00      	nop
 800b69c:	2000cffc 	.word	0x2000cffc

0800b6a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b08e      	sub	sp, #56	; 0x38
 800b6a4:	af04      	add	r7, sp, #16
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	607a      	str	r2, [r7, #4]
 800b6ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b6ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d109      	bne.n	800b6c8 <xTaskCreateStatic+0x28>
 800b6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b8:	f383 8811 	msr	BASEPRI, r3
 800b6bc:	f3bf 8f6f 	isb	sy
 800b6c0:	f3bf 8f4f 	dsb	sy
 800b6c4:	623b      	str	r3, [r7, #32]
 800b6c6:	e7fe      	b.n	800b6c6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800b6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d109      	bne.n	800b6e2 <xTaskCreateStatic+0x42>
 800b6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	61fb      	str	r3, [r7, #28]
 800b6e0:	e7fe      	b.n	800b6e0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b6e2:	2354      	movs	r3, #84	; 0x54
 800b6e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	2b54      	cmp	r3, #84	; 0x54
 800b6ea:	d009      	beq.n	800b700 <xTaskCreateStatic+0x60>
 800b6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f0:	f383 8811 	msr	BASEPRI, r3
 800b6f4:	f3bf 8f6f 	isb	sy
 800b6f8:	f3bf 8f4f 	dsb	sy
 800b6fc:	61bb      	str	r3, [r7, #24]
 800b6fe:	e7fe      	b.n	800b6fe <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b700:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b704:	2b00      	cmp	r3, #0
 800b706:	d01e      	beq.n	800b746 <xTaskCreateStatic+0xa6>
 800b708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d01b      	beq.n	800b746 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b70e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b710:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b714:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b716:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b71a:	2202      	movs	r2, #2
 800b71c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b720:	2300      	movs	r3, #0
 800b722:	9303      	str	r3, [sp, #12]
 800b724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b726:	9302      	str	r3, [sp, #8]
 800b728:	f107 0314 	add.w	r3, r7, #20
 800b72c:	9301      	str	r3, [sp, #4]
 800b72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b730:	9300      	str	r3, [sp, #0]
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	68b9      	ldr	r1, [r7, #8]
 800b738:	68f8      	ldr	r0, [r7, #12]
 800b73a:	f000 f850 	bl	800b7de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b73e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b740:	f000 f8d4 	bl	800b8ec <prvAddNewTaskToReadyList>
 800b744:	e001      	b.n	800b74a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800b746:	2300      	movs	r3, #0
 800b748:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b74a:	697b      	ldr	r3, [r7, #20]
	}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3728      	adds	r7, #40	; 0x28
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}

0800b754 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b754:	b580      	push	{r7, lr}
 800b756:	b08c      	sub	sp, #48	; 0x30
 800b758:	af04      	add	r7, sp, #16
 800b75a:	60f8      	str	r0, [r7, #12]
 800b75c:	60b9      	str	r1, [r7, #8]
 800b75e:	603b      	str	r3, [r7, #0]
 800b760:	4613      	mov	r3, r2
 800b762:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b764:	88fb      	ldrh	r3, [r7, #6]
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	4618      	mov	r0, r3
 800b76a:	f001 f9e9 	bl	800cb40 <pvPortMalloc>
 800b76e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d00e      	beq.n	800b794 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b776:	2054      	movs	r0, #84	; 0x54
 800b778:	f001 f9e2 	bl	800cb40 <pvPortMalloc>
 800b77c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b77e:	69fb      	ldr	r3, [r7, #28]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d003      	beq.n	800b78c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b784:	69fb      	ldr	r3, [r7, #28]
 800b786:	697a      	ldr	r2, [r7, #20]
 800b788:	631a      	str	r2, [r3, #48]	; 0x30
 800b78a:	e005      	b.n	800b798 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b78c:	6978      	ldr	r0, [r7, #20]
 800b78e:	f001 fa99 	bl	800ccc4 <vPortFree>
 800b792:	e001      	b.n	800b798 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b794:	2300      	movs	r3, #0
 800b796:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b798:	69fb      	ldr	r3, [r7, #28]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d017      	beq.n	800b7ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b7a6:	88fa      	ldrh	r2, [r7, #6]
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	9303      	str	r3, [sp, #12]
 800b7ac:	69fb      	ldr	r3, [r7, #28]
 800b7ae:	9302      	str	r3, [sp, #8]
 800b7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b2:	9301      	str	r3, [sp, #4]
 800b7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b6:	9300      	str	r3, [sp, #0]
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	68b9      	ldr	r1, [r7, #8]
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f000 f80e 	bl	800b7de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7c2:	69f8      	ldr	r0, [r7, #28]
 800b7c4:	f000 f892 	bl	800b8ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	61bb      	str	r3, [r7, #24]
 800b7cc:	e002      	b.n	800b7d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b7ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b7d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b7d4:	69bb      	ldr	r3, [r7, #24]
	}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3720      	adds	r7, #32
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}

0800b7de <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b7de:	b580      	push	{r7, lr}
 800b7e0:	b088      	sub	sp, #32
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	60f8      	str	r0, [r7, #12]
 800b7e6:	60b9      	str	r1, [r7, #8]
 800b7e8:	607a      	str	r2, [r7, #4]
 800b7ea:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b7ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b7f0:	6879      	ldr	r1, [r7, #4]
 800b7f2:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b7f6:	440b      	add	r3, r1
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	4413      	add	r3, r2
 800b7fc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b7fe:	69bb      	ldr	r3, [r7, #24]
 800b800:	f023 0307 	bic.w	r3, r3, #7
 800b804:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b806:	69bb      	ldr	r3, [r7, #24]
 800b808:	f003 0307 	and.w	r3, r3, #7
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d009      	beq.n	800b824 <prvInitialiseNewTask+0x46>
 800b810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b814:	f383 8811 	msr	BASEPRI, r3
 800b818:	f3bf 8f6f 	isb	sy
 800b81c:	f3bf 8f4f 	dsb	sy
 800b820:	617b      	str	r3, [r7, #20]
 800b822:	e7fe      	b.n	800b822 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d01f      	beq.n	800b86a <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b82a:	2300      	movs	r3, #0
 800b82c:	61fb      	str	r3, [r7, #28]
 800b82e:	e012      	b.n	800b856 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b830:	68ba      	ldr	r2, [r7, #8]
 800b832:	69fb      	ldr	r3, [r7, #28]
 800b834:	4413      	add	r3, r2
 800b836:	7819      	ldrb	r1, [r3, #0]
 800b838:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	4413      	add	r3, r2
 800b83e:	3334      	adds	r3, #52	; 0x34
 800b840:	460a      	mov	r2, r1
 800b842:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b844:	68ba      	ldr	r2, [r7, #8]
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	4413      	add	r3, r2
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d006      	beq.n	800b85e <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b850:	69fb      	ldr	r3, [r7, #28]
 800b852:	3301      	adds	r3, #1
 800b854:	61fb      	str	r3, [r7, #28]
 800b856:	69fb      	ldr	r3, [r7, #28]
 800b858:	2b0f      	cmp	r3, #15
 800b85a:	d9e9      	bls.n	800b830 <prvInitialiseNewTask+0x52>
 800b85c:	e000      	b.n	800b860 <prvInitialiseNewTask+0x82>
			{
				break;
 800b85e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b862:	2200      	movs	r2, #0
 800b864:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b868:	e003      	b.n	800b872 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b86a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b86c:	2200      	movs	r2, #0
 800b86e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b874:	2b06      	cmp	r3, #6
 800b876:	d901      	bls.n	800b87c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b878:	2306      	movs	r3, #6
 800b87a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b87e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b880:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b884:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b886:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b88a:	2200      	movs	r2, #0
 800b88c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b88e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b890:	3304      	adds	r3, #4
 800b892:	4618      	mov	r0, r3
 800b894:	f7fe fec1 	bl	800a61a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b89a:	3318      	adds	r3, #24
 800b89c:	4618      	mov	r0, r3
 800b89e:	f7fe febc 	bl	800a61a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8aa:	f1c3 0207 	rsb	r2, r3, #7
 800b8ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b8be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b8c6:	683a      	ldr	r2, [r7, #0]
 800b8c8:	68f9      	ldr	r1, [r7, #12]
 800b8ca:	69b8      	ldr	r0, [r7, #24]
 800b8cc:	f000 fef6 	bl	800c6bc <pxPortInitialiseStack>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d002      	beq.n	800b8e2 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b8dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b8e2:	bf00      	nop
 800b8e4:	3720      	adds	r7, #32
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
	...

0800b8ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b8f4:	f001 f80a 	bl	800c90c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b8f8:	4b2a      	ldr	r3, [pc, #168]	; (800b9a4 <prvAddNewTaskToReadyList+0xb8>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	4a29      	ldr	r2, [pc, #164]	; (800b9a4 <prvAddNewTaskToReadyList+0xb8>)
 800b900:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b902:	4b29      	ldr	r3, [pc, #164]	; (800b9a8 <prvAddNewTaskToReadyList+0xbc>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d109      	bne.n	800b91e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b90a:	4a27      	ldr	r2, [pc, #156]	; (800b9a8 <prvAddNewTaskToReadyList+0xbc>)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b910:	4b24      	ldr	r3, [pc, #144]	; (800b9a4 <prvAddNewTaskToReadyList+0xb8>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	2b01      	cmp	r3, #1
 800b916:	d110      	bne.n	800b93a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b918:	f000 fbe2 	bl	800c0e0 <prvInitialiseTaskLists>
 800b91c:	e00d      	b.n	800b93a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b91e:	4b23      	ldr	r3, [pc, #140]	; (800b9ac <prvAddNewTaskToReadyList+0xc0>)
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d109      	bne.n	800b93a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b926:	4b20      	ldr	r3, [pc, #128]	; (800b9a8 <prvAddNewTaskToReadyList+0xbc>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b930:	429a      	cmp	r2, r3
 800b932:	d802      	bhi.n	800b93a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b934:	4a1c      	ldr	r2, [pc, #112]	; (800b9a8 <prvAddNewTaskToReadyList+0xbc>)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b93a:	4b1d      	ldr	r3, [pc, #116]	; (800b9b0 <prvAddNewTaskToReadyList+0xc4>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	3301      	adds	r3, #1
 800b940:	4a1b      	ldr	r2, [pc, #108]	; (800b9b0 <prvAddNewTaskToReadyList+0xc4>)
 800b942:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b948:	2201      	movs	r2, #1
 800b94a:	409a      	lsls	r2, r3
 800b94c:	4b19      	ldr	r3, [pc, #100]	; (800b9b4 <prvAddNewTaskToReadyList+0xc8>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4313      	orrs	r3, r2
 800b952:	4a18      	ldr	r2, [pc, #96]	; (800b9b4 <prvAddNewTaskToReadyList+0xc8>)
 800b954:	6013      	str	r3, [r2, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b95a:	4613      	mov	r3, r2
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	4413      	add	r3, r2
 800b960:	009b      	lsls	r3, r3, #2
 800b962:	4a15      	ldr	r2, [pc, #84]	; (800b9b8 <prvAddNewTaskToReadyList+0xcc>)
 800b964:	441a      	add	r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	3304      	adds	r3, #4
 800b96a:	4619      	mov	r1, r3
 800b96c:	4610      	mov	r0, r2
 800b96e:	f7fe fe61 	bl	800a634 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b972:	f000 fff9 	bl	800c968 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b976:	4b0d      	ldr	r3, [pc, #52]	; (800b9ac <prvAddNewTaskToReadyList+0xc0>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d00e      	beq.n	800b99c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b97e:	4b0a      	ldr	r3, [pc, #40]	; (800b9a8 <prvAddNewTaskToReadyList+0xbc>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b988:	429a      	cmp	r2, r3
 800b98a:	d207      	bcs.n	800b99c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b98c:	4b0b      	ldr	r3, [pc, #44]	; (800b9bc <prvAddNewTaskToReadyList+0xd0>)
 800b98e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b992:	601a      	str	r2, [r3, #0]
 800b994:	f3bf 8f4f 	dsb	sy
 800b998:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b99c:	bf00      	nop
 800b99e:	3708      	adds	r7, #8
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	20000414 	.word	0x20000414
 800b9a8:	20000314 	.word	0x20000314
 800b9ac:	20000420 	.word	0x20000420
 800b9b0:	20000430 	.word	0x20000430
 800b9b4:	2000041c 	.word	0x2000041c
 800b9b8:	20000318 	.word	0x20000318
 800b9bc:	e000ed04 	.word	0xe000ed04

0800b9c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b084      	sub	sp, #16
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d016      	beq.n	800ba00 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b9d2:	4b13      	ldr	r3, [pc, #76]	; (800ba20 <vTaskDelay+0x60>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d009      	beq.n	800b9ee <vTaskDelay+0x2e>
 800b9da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9de:	f383 8811 	msr	BASEPRI, r3
 800b9e2:	f3bf 8f6f 	isb	sy
 800b9e6:	f3bf 8f4f 	dsb	sy
 800b9ea:	60bb      	str	r3, [r7, #8]
 800b9ec:	e7fe      	b.n	800b9ec <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b9ee:	f000 f879 	bl	800bae4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b9f2:	2100      	movs	r1, #0
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 fdfb 	bl	800c5f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b9fa:	f000 f881 	bl	800bb00 <xTaskResumeAll>
 800b9fe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d107      	bne.n	800ba16 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800ba06:	4b07      	ldr	r3, [pc, #28]	; (800ba24 <vTaskDelay+0x64>)
 800ba08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba0c:	601a      	str	r2, [r3, #0]
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba16:	bf00      	nop
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	2000043c 	.word	0x2000043c
 800ba24:	e000ed04 	.word	0xe000ed04

0800ba28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b08a      	sub	sp, #40	; 0x28
 800ba2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ba32:	2300      	movs	r3, #0
 800ba34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ba36:	463a      	mov	r2, r7
 800ba38:	1d39      	adds	r1, r7, #4
 800ba3a:	f107 0308 	add.w	r3, r7, #8
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7f4 fe8e 	bl	8000760 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ba44:	6839      	ldr	r1, [r7, #0]
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	68ba      	ldr	r2, [r7, #8]
 800ba4a:	9202      	str	r2, [sp, #8]
 800ba4c:	9301      	str	r3, [sp, #4]
 800ba4e:	2300      	movs	r3, #0
 800ba50:	9300      	str	r3, [sp, #0]
 800ba52:	2300      	movs	r3, #0
 800ba54:	460a      	mov	r2, r1
 800ba56:	491d      	ldr	r1, [pc, #116]	; (800bacc <vTaskStartScheduler+0xa4>)
 800ba58:	481d      	ldr	r0, [pc, #116]	; (800bad0 <vTaskStartScheduler+0xa8>)
 800ba5a:	f7ff fe21 	bl	800b6a0 <xTaskCreateStatic>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	4b1c      	ldr	r3, [pc, #112]	; (800bad4 <vTaskStartScheduler+0xac>)
 800ba62:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ba64:	4b1b      	ldr	r3, [pc, #108]	; (800bad4 <vTaskStartScheduler+0xac>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d002      	beq.n	800ba72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	617b      	str	r3, [r7, #20]
 800ba70:	e001      	b.n	800ba76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ba72:	2300      	movs	r3, #0
 800ba74:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	2b01      	cmp	r3, #1
 800ba7a:	d115      	bne.n	800baa8 <vTaskStartScheduler+0x80>
 800ba7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba80:	f383 8811 	msr	BASEPRI, r3
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ba8e:	4b12      	ldr	r3, [pc, #72]	; (800bad8 <vTaskStartScheduler+0xb0>)
 800ba90:	f04f 32ff 	mov.w	r2, #4294967295
 800ba94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ba96:	4b11      	ldr	r3, [pc, #68]	; (800badc <vTaskStartScheduler+0xb4>)
 800ba98:	2201      	movs	r2, #1
 800ba9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ba9c:	4b10      	ldr	r3, [pc, #64]	; (800bae0 <vTaskStartScheduler+0xb8>)
 800ba9e:	2200      	movs	r2, #0
 800baa0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800baa2:	f000 fe95 	bl	800c7d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800baa6:	e00d      	b.n	800bac4 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baae:	d109      	bne.n	800bac4 <vTaskStartScheduler+0x9c>
 800bab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bab4:	f383 8811 	msr	BASEPRI, r3
 800bab8:	f3bf 8f6f 	isb	sy
 800babc:	f3bf 8f4f 	dsb	sy
 800bac0:	60fb      	str	r3, [r7, #12]
 800bac2:	e7fe      	b.n	800bac2 <vTaskStartScheduler+0x9a>
}
 800bac4:	bf00      	nop
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	08019f3c 	.word	0x08019f3c
 800bad0:	0800c0b1 	.word	0x0800c0b1
 800bad4:	20000438 	.word	0x20000438
 800bad8:	20000434 	.word	0x20000434
 800badc:	20000420 	.word	0x20000420
 800bae0:	20000418 	.word	0x20000418

0800bae4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bae4:	b480      	push	{r7}
 800bae6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800bae8:	4b04      	ldr	r3, [pc, #16]	; (800bafc <vTaskSuspendAll+0x18>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	3301      	adds	r3, #1
 800baee:	4a03      	ldr	r2, [pc, #12]	; (800bafc <vTaskSuspendAll+0x18>)
 800baf0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800baf2:	bf00      	nop
 800baf4:	46bd      	mov	sp, r7
 800baf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafa:	4770      	bx	lr
 800bafc:	2000043c 	.word	0x2000043c

0800bb00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b084      	sub	sp, #16
 800bb04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bb06:	2300      	movs	r3, #0
 800bb08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bb0e:	4b41      	ldr	r3, [pc, #260]	; (800bc14 <xTaskResumeAll+0x114>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d109      	bne.n	800bb2a <xTaskResumeAll+0x2a>
 800bb16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	603b      	str	r3, [r7, #0]
 800bb28:	e7fe      	b.n	800bb28 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bb2a:	f000 feef 	bl	800c90c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bb2e:	4b39      	ldr	r3, [pc, #228]	; (800bc14 <xTaskResumeAll+0x114>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	3b01      	subs	r3, #1
 800bb34:	4a37      	ldr	r2, [pc, #220]	; (800bc14 <xTaskResumeAll+0x114>)
 800bb36:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb38:	4b36      	ldr	r3, [pc, #216]	; (800bc14 <xTaskResumeAll+0x114>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d161      	bne.n	800bc04 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bb40:	4b35      	ldr	r3, [pc, #212]	; (800bc18 <xTaskResumeAll+0x118>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d05d      	beq.n	800bc04 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bb48:	e02e      	b.n	800bba8 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb4a:	4b34      	ldr	r3, [pc, #208]	; (800bc1c <xTaskResumeAll+0x11c>)
 800bb4c:	68db      	ldr	r3, [r3, #12]
 800bb4e:	68db      	ldr	r3, [r3, #12]
 800bb50:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	3318      	adds	r3, #24
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7fe fdc9 	bl	800a6ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	3304      	adds	r3, #4
 800bb60:	4618      	mov	r0, r3
 800bb62:	f7fe fdc4 	bl	800a6ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	409a      	lsls	r2, r3
 800bb6e:	4b2c      	ldr	r3, [pc, #176]	; (800bc20 <xTaskResumeAll+0x120>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	4313      	orrs	r3, r2
 800bb74:	4a2a      	ldr	r2, [pc, #168]	; (800bc20 <xTaskResumeAll+0x120>)
 800bb76:	6013      	str	r3, [r2, #0]
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb7c:	4613      	mov	r3, r2
 800bb7e:	009b      	lsls	r3, r3, #2
 800bb80:	4413      	add	r3, r2
 800bb82:	009b      	lsls	r3, r3, #2
 800bb84:	4a27      	ldr	r2, [pc, #156]	; (800bc24 <xTaskResumeAll+0x124>)
 800bb86:	441a      	add	r2, r3
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	3304      	adds	r3, #4
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	4610      	mov	r0, r2
 800bb90:	f7fe fd50 	bl	800a634 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb98:	4b23      	ldr	r3, [pc, #140]	; (800bc28 <xTaskResumeAll+0x128>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb9e:	429a      	cmp	r2, r3
 800bba0:	d302      	bcc.n	800bba8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800bba2:	4b22      	ldr	r3, [pc, #136]	; (800bc2c <xTaskResumeAll+0x12c>)
 800bba4:	2201      	movs	r2, #1
 800bba6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bba8:	4b1c      	ldr	r3, [pc, #112]	; (800bc1c <xTaskResumeAll+0x11c>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d1cc      	bne.n	800bb4a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d001      	beq.n	800bbba <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bbb6:	f000 fb2d 	bl	800c214 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800bbba:	4b1d      	ldr	r3, [pc, #116]	; (800bc30 <xTaskResumeAll+0x130>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d010      	beq.n	800bbe8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bbc6:	f000 f859 	bl	800bc7c <xTaskIncrementTick>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d002      	beq.n	800bbd6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800bbd0:	4b16      	ldr	r3, [pc, #88]	; (800bc2c <xTaskResumeAll+0x12c>)
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	3b01      	subs	r3, #1
 800bbda:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d1f1      	bne.n	800bbc6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800bbe2:	4b13      	ldr	r3, [pc, #76]	; (800bc30 <xTaskResumeAll+0x130>)
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bbe8:	4b10      	ldr	r3, [pc, #64]	; (800bc2c <xTaskResumeAll+0x12c>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d009      	beq.n	800bc04 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bbf4:	4b0f      	ldr	r3, [pc, #60]	; (800bc34 <xTaskResumeAll+0x134>)
 800bbf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbfa:	601a      	str	r2, [r3, #0]
 800bbfc:	f3bf 8f4f 	dsb	sy
 800bc00:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bc04:	f000 feb0 	bl	800c968 <vPortExitCritical>

	return xAlreadyYielded;
 800bc08:	68bb      	ldr	r3, [r7, #8]
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3710      	adds	r7, #16
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
 800bc12:	bf00      	nop
 800bc14:	2000043c 	.word	0x2000043c
 800bc18:	20000414 	.word	0x20000414
 800bc1c:	200003d4 	.word	0x200003d4
 800bc20:	2000041c 	.word	0x2000041c
 800bc24:	20000318 	.word	0x20000318
 800bc28:	20000314 	.word	0x20000314
 800bc2c:	20000428 	.word	0x20000428
 800bc30:	20000424 	.word	0x20000424
 800bc34:	e000ed04 	.word	0xe000ed04

0800bc38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bc38:	b480      	push	{r7}
 800bc3a:	b083      	sub	sp, #12
 800bc3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bc3e:	4b05      	ldr	r3, [pc, #20]	; (800bc54 <xTaskGetTickCount+0x1c>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bc44:	687b      	ldr	r3, [r7, #4]
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	370c      	adds	r7, #12
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr
 800bc52:	bf00      	nop
 800bc54:	20000418 	.word	0x20000418

0800bc58 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc5e:	f000 ff31 	bl	800cac4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800bc62:	2300      	movs	r3, #0
 800bc64:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800bc66:	4b04      	ldr	r3, [pc, #16]	; (800bc78 <xTaskGetTickCountFromISR+0x20>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc6c:	683b      	ldr	r3, [r7, #0]
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	3708      	adds	r7, #8
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}
 800bc76:	bf00      	nop
 800bc78:	20000418 	.word	0x20000418

0800bc7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b086      	sub	sp, #24
 800bc80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bc82:	2300      	movs	r3, #0
 800bc84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc86:	4b4e      	ldr	r3, [pc, #312]	; (800bdc0 <xTaskIncrementTick+0x144>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	f040 8087 	bne.w	800bd9e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bc90:	4b4c      	ldr	r3, [pc, #304]	; (800bdc4 <xTaskIncrementTick+0x148>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	3301      	adds	r3, #1
 800bc96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bc98:	4a4a      	ldr	r2, [pc, #296]	; (800bdc4 <xTaskIncrementTick+0x148>)
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d11f      	bne.n	800bce4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800bca4:	4b48      	ldr	r3, [pc, #288]	; (800bdc8 <xTaskIncrementTick+0x14c>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d009      	beq.n	800bcc2 <xTaskIncrementTick+0x46>
 800bcae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb2:	f383 8811 	msr	BASEPRI, r3
 800bcb6:	f3bf 8f6f 	isb	sy
 800bcba:	f3bf 8f4f 	dsb	sy
 800bcbe:	603b      	str	r3, [r7, #0]
 800bcc0:	e7fe      	b.n	800bcc0 <xTaskIncrementTick+0x44>
 800bcc2:	4b41      	ldr	r3, [pc, #260]	; (800bdc8 <xTaskIncrementTick+0x14c>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	60fb      	str	r3, [r7, #12]
 800bcc8:	4b40      	ldr	r3, [pc, #256]	; (800bdcc <xTaskIncrementTick+0x150>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4a3e      	ldr	r2, [pc, #248]	; (800bdc8 <xTaskIncrementTick+0x14c>)
 800bcce:	6013      	str	r3, [r2, #0]
 800bcd0:	4a3e      	ldr	r2, [pc, #248]	; (800bdcc <xTaskIncrementTick+0x150>)
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	6013      	str	r3, [r2, #0]
 800bcd6:	4b3e      	ldr	r3, [pc, #248]	; (800bdd0 <xTaskIncrementTick+0x154>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	3301      	adds	r3, #1
 800bcdc:	4a3c      	ldr	r2, [pc, #240]	; (800bdd0 <xTaskIncrementTick+0x154>)
 800bcde:	6013      	str	r3, [r2, #0]
 800bce0:	f000 fa98 	bl	800c214 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bce4:	4b3b      	ldr	r3, [pc, #236]	; (800bdd4 <xTaskIncrementTick+0x158>)
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	693a      	ldr	r2, [r7, #16]
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d348      	bcc.n	800bd80 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bcee:	4b36      	ldr	r3, [pc, #216]	; (800bdc8 <xTaskIncrementTick+0x14c>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d104      	bne.n	800bd02 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bcf8:	4b36      	ldr	r3, [pc, #216]	; (800bdd4 <xTaskIncrementTick+0x158>)
 800bcfa:	f04f 32ff 	mov.w	r2, #4294967295
 800bcfe:	601a      	str	r2, [r3, #0]
					break;
 800bd00:	e03e      	b.n	800bd80 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd02:	4b31      	ldr	r3, [pc, #196]	; (800bdc8 <xTaskIncrementTick+0x14c>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	68db      	ldr	r3, [r3, #12]
 800bd0a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bd12:	693a      	ldr	r2, [r7, #16]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d203      	bcs.n	800bd22 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bd1a:	4a2e      	ldr	r2, [pc, #184]	; (800bdd4 <xTaskIncrementTick+0x158>)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bd20:	e02e      	b.n	800bd80 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	3304      	adds	r3, #4
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7fe fce1 	bl	800a6ee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d004      	beq.n	800bd3e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	3318      	adds	r3, #24
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f7fe fcd8 	bl	800a6ee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd42:	2201      	movs	r2, #1
 800bd44:	409a      	lsls	r2, r3
 800bd46:	4b24      	ldr	r3, [pc, #144]	; (800bdd8 <xTaskIncrementTick+0x15c>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	4a22      	ldr	r2, [pc, #136]	; (800bdd8 <xTaskIncrementTick+0x15c>)
 800bd4e:	6013      	str	r3, [r2, #0]
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd54:	4613      	mov	r3, r2
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	4413      	add	r3, r2
 800bd5a:	009b      	lsls	r3, r3, #2
 800bd5c:	4a1f      	ldr	r2, [pc, #124]	; (800bddc <xTaskIncrementTick+0x160>)
 800bd5e:	441a      	add	r2, r3
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	3304      	adds	r3, #4
 800bd64:	4619      	mov	r1, r3
 800bd66:	4610      	mov	r0, r2
 800bd68:	f7fe fc64 	bl	800a634 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd70:	4b1b      	ldr	r3, [pc, #108]	; (800bde0 <xTaskIncrementTick+0x164>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d3b9      	bcc.n	800bcee <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd7e:	e7b6      	b.n	800bcee <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bd80:	4b17      	ldr	r3, [pc, #92]	; (800bde0 <xTaskIncrementTick+0x164>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd86:	4915      	ldr	r1, [pc, #84]	; (800bddc <xTaskIncrementTick+0x160>)
 800bd88:	4613      	mov	r3, r2
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	4413      	add	r3, r2
 800bd8e:	009b      	lsls	r3, r3, #2
 800bd90:	440b      	add	r3, r1
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d907      	bls.n	800bda8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800bd98:	2301      	movs	r3, #1
 800bd9a:	617b      	str	r3, [r7, #20]
 800bd9c:	e004      	b.n	800bda8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bd9e:	4b11      	ldr	r3, [pc, #68]	; (800bde4 <xTaskIncrementTick+0x168>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	3301      	adds	r3, #1
 800bda4:	4a0f      	ldr	r2, [pc, #60]	; (800bde4 <xTaskIncrementTick+0x168>)
 800bda6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bda8:	4b0f      	ldr	r3, [pc, #60]	; (800bde8 <xTaskIncrementTick+0x16c>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d001      	beq.n	800bdb4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bdb4:	697b      	ldr	r3, [r7, #20]
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3718      	adds	r7, #24
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}
 800bdbe:	bf00      	nop
 800bdc0:	2000043c 	.word	0x2000043c
 800bdc4:	20000418 	.word	0x20000418
 800bdc8:	200003cc 	.word	0x200003cc
 800bdcc:	200003d0 	.word	0x200003d0
 800bdd0:	2000042c 	.word	0x2000042c
 800bdd4:	20000434 	.word	0x20000434
 800bdd8:	2000041c 	.word	0x2000041c
 800bddc:	20000318 	.word	0x20000318
 800bde0:	20000314 	.word	0x20000314
 800bde4:	20000424 	.word	0x20000424
 800bde8:	20000428 	.word	0x20000428

0800bdec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bdec:	b480      	push	{r7}
 800bdee:	b087      	sub	sp, #28
 800bdf0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bdf2:	4b26      	ldr	r3, [pc, #152]	; (800be8c <vTaskSwitchContext+0xa0>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d003      	beq.n	800be02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bdfa:	4b25      	ldr	r3, [pc, #148]	; (800be90 <vTaskSwitchContext+0xa4>)
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800be00:	e03e      	b.n	800be80 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800be02:	4b23      	ldr	r3, [pc, #140]	; (800be90 <vTaskSwitchContext+0xa4>)
 800be04:	2200      	movs	r2, #0
 800be06:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be08:	4b22      	ldr	r3, [pc, #136]	; (800be94 <vTaskSwitchContext+0xa8>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	fab3 f383 	clz	r3, r3
 800be14:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800be16:	7afb      	ldrb	r3, [r7, #11]
 800be18:	f1c3 031f 	rsb	r3, r3, #31
 800be1c:	617b      	str	r3, [r7, #20]
 800be1e:	491e      	ldr	r1, [pc, #120]	; (800be98 <vTaskSwitchContext+0xac>)
 800be20:	697a      	ldr	r2, [r7, #20]
 800be22:	4613      	mov	r3, r2
 800be24:	009b      	lsls	r3, r3, #2
 800be26:	4413      	add	r3, r2
 800be28:	009b      	lsls	r3, r3, #2
 800be2a:	440b      	add	r3, r1
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d109      	bne.n	800be46 <vTaskSwitchContext+0x5a>
	__asm volatile
 800be32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be36:	f383 8811 	msr	BASEPRI, r3
 800be3a:	f3bf 8f6f 	isb	sy
 800be3e:	f3bf 8f4f 	dsb	sy
 800be42:	607b      	str	r3, [r7, #4]
 800be44:	e7fe      	b.n	800be44 <vTaskSwitchContext+0x58>
 800be46:	697a      	ldr	r2, [r7, #20]
 800be48:	4613      	mov	r3, r2
 800be4a:	009b      	lsls	r3, r3, #2
 800be4c:	4413      	add	r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	4a11      	ldr	r2, [pc, #68]	; (800be98 <vTaskSwitchContext+0xac>)
 800be52:	4413      	add	r3, r2
 800be54:	613b      	str	r3, [r7, #16]
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	685a      	ldr	r2, [r3, #4]
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	605a      	str	r2, [r3, #4]
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	685a      	ldr	r2, [r3, #4]
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	3308      	adds	r3, #8
 800be68:	429a      	cmp	r2, r3
 800be6a:	d104      	bne.n	800be76 <vTaskSwitchContext+0x8a>
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	685b      	ldr	r3, [r3, #4]
 800be70:	685a      	ldr	r2, [r3, #4]
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	605a      	str	r2, [r3, #4]
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	685b      	ldr	r3, [r3, #4]
 800be7a:	68db      	ldr	r3, [r3, #12]
 800be7c:	4a07      	ldr	r2, [pc, #28]	; (800be9c <vTaskSwitchContext+0xb0>)
 800be7e:	6013      	str	r3, [r2, #0]
}
 800be80:	bf00      	nop
 800be82:	371c      	adds	r7, #28
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr
 800be8c:	2000043c 	.word	0x2000043c
 800be90:	20000428 	.word	0x20000428
 800be94:	2000041c 	.word	0x2000041c
 800be98:	20000318 	.word	0x20000318
 800be9c:	20000314 	.word	0x20000314

0800bea0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
 800bea8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d109      	bne.n	800bec4 <vTaskPlaceOnEventList+0x24>
 800beb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb4:	f383 8811 	msr	BASEPRI, r3
 800beb8:	f3bf 8f6f 	isb	sy
 800bebc:	f3bf 8f4f 	dsb	sy
 800bec0:	60fb      	str	r3, [r7, #12]
 800bec2:	e7fe      	b.n	800bec2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bec4:	4b07      	ldr	r3, [pc, #28]	; (800bee4 <vTaskPlaceOnEventList+0x44>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	3318      	adds	r3, #24
 800beca:	4619      	mov	r1, r3
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f7fe fbd5 	bl	800a67c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bed2:	2101      	movs	r1, #1
 800bed4:	6838      	ldr	r0, [r7, #0]
 800bed6:	f000 fb8b 	bl	800c5f0 <prvAddCurrentTaskToDelayedList>
}
 800beda:	bf00      	nop
 800bedc:	3710      	adds	r7, #16
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}
 800bee2:	bf00      	nop
 800bee4:	20000314 	.word	0x20000314

0800bee8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b086      	sub	sp, #24
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	68db      	ldr	r3, [r3, #12]
 800bef4:	68db      	ldr	r3, [r3, #12]
 800bef6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d109      	bne.n	800bf12 <xTaskRemoveFromEventList+0x2a>
 800befe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf02:	f383 8811 	msr	BASEPRI, r3
 800bf06:	f3bf 8f6f 	isb	sy
 800bf0a:	f3bf 8f4f 	dsb	sy
 800bf0e:	60fb      	str	r3, [r7, #12]
 800bf10:	e7fe      	b.n	800bf10 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	3318      	adds	r3, #24
 800bf16:	4618      	mov	r0, r3
 800bf18:	f7fe fbe9 	bl	800a6ee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf1c:	4b1d      	ldr	r3, [pc, #116]	; (800bf94 <xTaskRemoveFromEventList+0xac>)
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d11c      	bne.n	800bf5e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	3304      	adds	r3, #4
 800bf28:	4618      	mov	r0, r3
 800bf2a:	f7fe fbe0 	bl	800a6ee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bf2e:	693b      	ldr	r3, [r7, #16]
 800bf30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf32:	2201      	movs	r2, #1
 800bf34:	409a      	lsls	r2, r3
 800bf36:	4b18      	ldr	r3, [pc, #96]	; (800bf98 <xTaskRemoveFromEventList+0xb0>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	4313      	orrs	r3, r2
 800bf3c:	4a16      	ldr	r2, [pc, #88]	; (800bf98 <xTaskRemoveFromEventList+0xb0>)
 800bf3e:	6013      	str	r3, [r2, #0]
 800bf40:	693b      	ldr	r3, [r7, #16]
 800bf42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf44:	4613      	mov	r3, r2
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	4413      	add	r3, r2
 800bf4a:	009b      	lsls	r3, r3, #2
 800bf4c:	4a13      	ldr	r2, [pc, #76]	; (800bf9c <xTaskRemoveFromEventList+0xb4>)
 800bf4e:	441a      	add	r2, r3
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	3304      	adds	r3, #4
 800bf54:	4619      	mov	r1, r3
 800bf56:	4610      	mov	r0, r2
 800bf58:	f7fe fb6c 	bl	800a634 <vListInsertEnd>
 800bf5c:	e005      	b.n	800bf6a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	3318      	adds	r3, #24
 800bf62:	4619      	mov	r1, r3
 800bf64:	480e      	ldr	r0, [pc, #56]	; (800bfa0 <xTaskRemoveFromEventList+0xb8>)
 800bf66:	f7fe fb65 	bl	800a634 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf6e:	4b0d      	ldr	r3, [pc, #52]	; (800bfa4 <xTaskRemoveFromEventList+0xbc>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d905      	bls.n	800bf84 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bf78:	2301      	movs	r3, #1
 800bf7a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bf7c:	4b0a      	ldr	r3, [pc, #40]	; (800bfa8 <xTaskRemoveFromEventList+0xc0>)
 800bf7e:	2201      	movs	r2, #1
 800bf80:	601a      	str	r2, [r3, #0]
 800bf82:	e001      	b.n	800bf88 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800bf84:	2300      	movs	r3, #0
 800bf86:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bf88:	697b      	ldr	r3, [r7, #20]
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3718      	adds	r7, #24
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	2000043c 	.word	0x2000043c
 800bf98:	2000041c 	.word	0x2000041c
 800bf9c:	20000318 	.word	0x20000318
 800bfa0:	200003d4 	.word	0x200003d4
 800bfa4:	20000314 	.word	0x20000314
 800bfa8:	20000428 	.word	0x20000428

0800bfac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bfb4:	4b06      	ldr	r3, [pc, #24]	; (800bfd0 <vTaskInternalSetTimeOutState+0x24>)
 800bfb6:	681a      	ldr	r2, [r3, #0]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bfbc:	4b05      	ldr	r3, [pc, #20]	; (800bfd4 <vTaskInternalSetTimeOutState+0x28>)
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	605a      	str	r2, [r3, #4]
}
 800bfc4:	bf00      	nop
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr
 800bfd0:	2000042c 	.word	0x2000042c
 800bfd4:	20000418 	.word	0x20000418

0800bfd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b088      	sub	sp, #32
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
 800bfe0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d109      	bne.n	800bffc <xTaskCheckForTimeOut+0x24>
 800bfe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfec:	f383 8811 	msr	BASEPRI, r3
 800bff0:	f3bf 8f6f 	isb	sy
 800bff4:	f3bf 8f4f 	dsb	sy
 800bff8:	613b      	str	r3, [r7, #16]
 800bffa:	e7fe      	b.n	800bffa <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d109      	bne.n	800c016 <xTaskCheckForTimeOut+0x3e>
 800c002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c006:	f383 8811 	msr	BASEPRI, r3
 800c00a:	f3bf 8f6f 	isb	sy
 800c00e:	f3bf 8f4f 	dsb	sy
 800c012:	60fb      	str	r3, [r7, #12]
 800c014:	e7fe      	b.n	800c014 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800c016:	f000 fc79 	bl	800c90c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c01a:	4b1d      	ldr	r3, [pc, #116]	; (800c090 <xTaskCheckForTimeOut+0xb8>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	69ba      	ldr	r2, [r7, #24]
 800c026:	1ad3      	subs	r3, r2, r3
 800c028:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c032:	d102      	bne.n	800c03a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c034:	2300      	movs	r3, #0
 800c036:	61fb      	str	r3, [r7, #28]
 800c038:	e023      	b.n	800c082 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	4b15      	ldr	r3, [pc, #84]	; (800c094 <xTaskCheckForTimeOut+0xbc>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	429a      	cmp	r2, r3
 800c044:	d007      	beq.n	800c056 <xTaskCheckForTimeOut+0x7e>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	685b      	ldr	r3, [r3, #4]
 800c04a:	69ba      	ldr	r2, [r7, #24]
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d302      	bcc.n	800c056 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c050:	2301      	movs	r3, #1
 800c052:	61fb      	str	r3, [r7, #28]
 800c054:	e015      	b.n	800c082 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d20b      	bcs.n	800c078 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	681a      	ldr	r2, [r3, #0]
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	1ad2      	subs	r2, r2, r3
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7ff ff9d 	bl	800bfac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c072:	2300      	movs	r3, #0
 800c074:	61fb      	str	r3, [r7, #28]
 800c076:	e004      	b.n	800c082 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	2200      	movs	r2, #0
 800c07c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c07e:	2301      	movs	r3, #1
 800c080:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c082:	f000 fc71 	bl	800c968 <vPortExitCritical>

	return xReturn;
 800c086:	69fb      	ldr	r3, [r7, #28]
}
 800c088:	4618      	mov	r0, r3
 800c08a:	3720      	adds	r7, #32
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}
 800c090:	20000418 	.word	0x20000418
 800c094:	2000042c 	.word	0x2000042c

0800c098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c098:	b480      	push	{r7}
 800c09a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c09c:	4b03      	ldr	r3, [pc, #12]	; (800c0ac <vTaskMissedYield+0x14>)
 800c09e:	2201      	movs	r2, #1
 800c0a0:	601a      	str	r2, [r3, #0]
}
 800c0a2:	bf00      	nop
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0aa:	4770      	bx	lr
 800c0ac:	20000428 	.word	0x20000428

0800c0b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c0b8:	f000 f852 	bl	800c160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c0bc:	4b06      	ldr	r3, [pc, #24]	; (800c0d8 <prvIdleTask+0x28>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d9f9      	bls.n	800c0b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c0c4:	4b05      	ldr	r3, [pc, #20]	; (800c0dc <prvIdleTask+0x2c>)
 800c0c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0ca:	601a      	str	r2, [r3, #0]
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c0d4:	e7f0      	b.n	800c0b8 <prvIdleTask+0x8>
 800c0d6:	bf00      	nop
 800c0d8:	20000318 	.word	0x20000318
 800c0dc:	e000ed04 	.word	0xe000ed04

0800c0e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	607b      	str	r3, [r7, #4]
 800c0ea:	e00c      	b.n	800c106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	4a12      	ldr	r2, [pc, #72]	; (800c140 <prvInitialiseTaskLists+0x60>)
 800c0f8:	4413      	add	r3, r2
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7fe fa6d 	bl	800a5da <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	3301      	adds	r3, #1
 800c104:	607b      	str	r3, [r7, #4]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2b06      	cmp	r3, #6
 800c10a:	d9ef      	bls.n	800c0ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c10c:	480d      	ldr	r0, [pc, #52]	; (800c144 <prvInitialiseTaskLists+0x64>)
 800c10e:	f7fe fa64 	bl	800a5da <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c112:	480d      	ldr	r0, [pc, #52]	; (800c148 <prvInitialiseTaskLists+0x68>)
 800c114:	f7fe fa61 	bl	800a5da <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c118:	480c      	ldr	r0, [pc, #48]	; (800c14c <prvInitialiseTaskLists+0x6c>)
 800c11a:	f7fe fa5e 	bl	800a5da <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c11e:	480c      	ldr	r0, [pc, #48]	; (800c150 <prvInitialiseTaskLists+0x70>)
 800c120:	f7fe fa5b 	bl	800a5da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c124:	480b      	ldr	r0, [pc, #44]	; (800c154 <prvInitialiseTaskLists+0x74>)
 800c126:	f7fe fa58 	bl	800a5da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c12a:	4b0b      	ldr	r3, [pc, #44]	; (800c158 <prvInitialiseTaskLists+0x78>)
 800c12c:	4a05      	ldr	r2, [pc, #20]	; (800c144 <prvInitialiseTaskLists+0x64>)
 800c12e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c130:	4b0a      	ldr	r3, [pc, #40]	; (800c15c <prvInitialiseTaskLists+0x7c>)
 800c132:	4a05      	ldr	r2, [pc, #20]	; (800c148 <prvInitialiseTaskLists+0x68>)
 800c134:	601a      	str	r2, [r3, #0]
}
 800c136:	bf00      	nop
 800c138:	3708      	adds	r7, #8
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
 800c13e:	bf00      	nop
 800c140:	20000318 	.word	0x20000318
 800c144:	200003a4 	.word	0x200003a4
 800c148:	200003b8 	.word	0x200003b8
 800c14c:	200003d4 	.word	0x200003d4
 800c150:	200003e8 	.word	0x200003e8
 800c154:	20000400 	.word	0x20000400
 800c158:	200003cc 	.word	0x200003cc
 800c15c:	200003d0 	.word	0x200003d0

0800c160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c166:	e019      	b.n	800c19c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c168:	f000 fbd0 	bl	800c90c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c16c:	4b0f      	ldr	r3, [pc, #60]	; (800c1ac <prvCheckTasksWaitingTermination+0x4c>)
 800c16e:	68db      	ldr	r3, [r3, #12]
 800c170:	68db      	ldr	r3, [r3, #12]
 800c172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	3304      	adds	r3, #4
 800c178:	4618      	mov	r0, r3
 800c17a:	f7fe fab8 	bl	800a6ee <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c17e:	4b0c      	ldr	r3, [pc, #48]	; (800c1b0 <prvCheckTasksWaitingTermination+0x50>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	3b01      	subs	r3, #1
 800c184:	4a0a      	ldr	r2, [pc, #40]	; (800c1b0 <prvCheckTasksWaitingTermination+0x50>)
 800c186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c188:	4b0a      	ldr	r3, [pc, #40]	; (800c1b4 <prvCheckTasksWaitingTermination+0x54>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	3b01      	subs	r3, #1
 800c18e:	4a09      	ldr	r2, [pc, #36]	; (800c1b4 <prvCheckTasksWaitingTermination+0x54>)
 800c190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c192:	f000 fbe9 	bl	800c968 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 f80e 	bl	800c1b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c19c:	4b05      	ldr	r3, [pc, #20]	; (800c1b4 <prvCheckTasksWaitingTermination+0x54>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1e1      	bne.n	800c168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c1a4:	bf00      	nop
 800c1a6:	3708      	adds	r7, #8
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	200003e8 	.word	0x200003e8
 800c1b0:	20000414 	.word	0x20000414
 800c1b4:	200003fc 	.word	0x200003fc

0800c1b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b084      	sub	sp, #16
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d108      	bne.n	800c1dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f000 fd78 	bl	800ccc4 <vPortFree>
				vPortFree( pxTCB );
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f000 fd75 	bl	800ccc4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c1da:	e017      	b.n	800c20c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1e2:	2b01      	cmp	r3, #1
 800c1e4:	d103      	bne.n	800c1ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	f000 fd6c 	bl	800ccc4 <vPortFree>
	}
 800c1ec:	e00e      	b.n	800c20c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1f4:	2b02      	cmp	r3, #2
 800c1f6:	d009      	beq.n	800c20c <prvDeleteTCB+0x54>
 800c1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	60fb      	str	r3, [r7, #12]
 800c20a:	e7fe      	b.n	800c20a <prvDeleteTCB+0x52>
	}
 800c20c:	bf00      	nop
 800c20e:	3710      	adds	r7, #16
 800c210:	46bd      	mov	sp, r7
 800c212:	bd80      	pop	{r7, pc}

0800c214 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c214:	b480      	push	{r7}
 800c216:	b083      	sub	sp, #12
 800c218:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c21a:	4b0c      	ldr	r3, [pc, #48]	; (800c24c <prvResetNextTaskUnblockTime+0x38>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d104      	bne.n	800c22e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c224:	4b0a      	ldr	r3, [pc, #40]	; (800c250 <prvResetNextTaskUnblockTime+0x3c>)
 800c226:	f04f 32ff 	mov.w	r2, #4294967295
 800c22a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c22c:	e008      	b.n	800c240 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c22e:	4b07      	ldr	r3, [pc, #28]	; (800c24c <prvResetNextTaskUnblockTime+0x38>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	68db      	ldr	r3, [r3, #12]
 800c234:	68db      	ldr	r3, [r3, #12]
 800c236:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	4a04      	ldr	r2, [pc, #16]	; (800c250 <prvResetNextTaskUnblockTime+0x3c>)
 800c23e:	6013      	str	r3, [r2, #0]
}
 800c240:	bf00      	nop
 800c242:	370c      	adds	r7, #12
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr
 800c24c:	200003cc 	.word	0x200003cc
 800c250:	20000434 	.word	0x20000434

0800c254 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c254:	b480      	push	{r7}
 800c256:	b083      	sub	sp, #12
 800c258:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c25a:	4b0b      	ldr	r3, [pc, #44]	; (800c288 <xTaskGetSchedulerState+0x34>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d102      	bne.n	800c268 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c262:	2301      	movs	r3, #1
 800c264:	607b      	str	r3, [r7, #4]
 800c266:	e008      	b.n	800c27a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c268:	4b08      	ldr	r3, [pc, #32]	; (800c28c <xTaskGetSchedulerState+0x38>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d102      	bne.n	800c276 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c270:	2302      	movs	r3, #2
 800c272:	607b      	str	r3, [r7, #4]
 800c274:	e001      	b.n	800c27a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c276:	2300      	movs	r3, #0
 800c278:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c27a:	687b      	ldr	r3, [r7, #4]
	}
 800c27c:	4618      	mov	r0, r3
 800c27e:	370c      	adds	r7, #12
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr
 800c288:	20000420 	.word	0x20000420
 800c28c:	2000043c 	.word	0x2000043c

0800c290 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c290:	b580      	push	{r7, lr}
 800c292:	b084      	sub	sp, #16
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c29c:	2300      	movs	r3, #0
 800c29e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d069      	beq.n	800c37a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2aa:	4b36      	ldr	r3, [pc, #216]	; (800c384 <xTaskPriorityInherit+0xf4>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d259      	bcs.n	800c368 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	699b      	ldr	r3, [r3, #24]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	db06      	blt.n	800c2ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2bc:	4b31      	ldr	r3, [pc, #196]	; (800c384 <xTaskPriorityInherit+0xf4>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2c2:	f1c3 0207 	rsb	r2, r3, #7
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	6959      	ldr	r1, [r3, #20]
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2d2:	4613      	mov	r3, r2
 800c2d4:	009b      	lsls	r3, r3, #2
 800c2d6:	4413      	add	r3, r2
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4a2b      	ldr	r2, [pc, #172]	; (800c388 <xTaskPriorityInherit+0xf8>)
 800c2dc:	4413      	add	r3, r2
 800c2de:	4299      	cmp	r1, r3
 800c2e0:	d13a      	bne.n	800c358 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	3304      	adds	r3, #4
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f7fe fa01 	bl	800a6ee <uxListRemove>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d115      	bne.n	800c31e <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2f6:	4924      	ldr	r1, [pc, #144]	; (800c388 <xTaskPriorityInherit+0xf8>)
 800c2f8:	4613      	mov	r3, r2
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	4413      	add	r3, r2
 800c2fe:	009b      	lsls	r3, r3, #2
 800c300:	440b      	add	r3, r1
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d10a      	bne.n	800c31e <xTaskPriorityInherit+0x8e>
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c30c:	2201      	movs	r2, #1
 800c30e:	fa02 f303 	lsl.w	r3, r2, r3
 800c312:	43da      	mvns	r2, r3
 800c314:	4b1d      	ldr	r3, [pc, #116]	; (800c38c <xTaskPriorityInherit+0xfc>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4013      	ands	r3, r2
 800c31a:	4a1c      	ldr	r2, [pc, #112]	; (800c38c <xTaskPriorityInherit+0xfc>)
 800c31c:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c31e:	4b19      	ldr	r3, [pc, #100]	; (800c384 <xTaskPriorityInherit+0xf4>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c32c:	2201      	movs	r2, #1
 800c32e:	409a      	lsls	r2, r3
 800c330:	4b16      	ldr	r3, [pc, #88]	; (800c38c <xTaskPriorityInherit+0xfc>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	4313      	orrs	r3, r2
 800c336:	4a15      	ldr	r2, [pc, #84]	; (800c38c <xTaskPriorityInherit+0xfc>)
 800c338:	6013      	str	r3, [r2, #0]
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c33e:	4613      	mov	r3, r2
 800c340:	009b      	lsls	r3, r3, #2
 800c342:	4413      	add	r3, r2
 800c344:	009b      	lsls	r3, r3, #2
 800c346:	4a10      	ldr	r2, [pc, #64]	; (800c388 <xTaskPriorityInherit+0xf8>)
 800c348:	441a      	add	r2, r3
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	3304      	adds	r3, #4
 800c34e:	4619      	mov	r1, r3
 800c350:	4610      	mov	r0, r2
 800c352:	f7fe f96f 	bl	800a634 <vListInsertEnd>
 800c356:	e004      	b.n	800c362 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c358:	4b0a      	ldr	r3, [pc, #40]	; (800c384 <xTaskPriorityInherit+0xf4>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c362:	2301      	movs	r3, #1
 800c364:	60fb      	str	r3, [r7, #12]
 800c366:	e008      	b.n	800c37a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c36c:	4b05      	ldr	r3, [pc, #20]	; (800c384 <xTaskPriorityInherit+0xf4>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c372:	429a      	cmp	r2, r3
 800c374:	d201      	bcs.n	800c37a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c376:	2301      	movs	r3, #1
 800c378:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c37a:	68fb      	ldr	r3, [r7, #12]
	}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3710      	adds	r7, #16
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}
 800c384:	20000314 	.word	0x20000314
 800c388:	20000318 	.word	0x20000318
 800c38c:	2000041c 	.word	0x2000041c

0800c390 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c390:	b580      	push	{r7, lr}
 800c392:	b086      	sub	sp, #24
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c39c:	2300      	movs	r3, #0
 800c39e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d06c      	beq.n	800c480 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c3a6:	4b39      	ldr	r3, [pc, #228]	; (800c48c <xTaskPriorityDisinherit+0xfc>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	693a      	ldr	r2, [r7, #16]
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	d009      	beq.n	800c3c4 <xTaskPriorityDisinherit+0x34>
 800c3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b4:	f383 8811 	msr	BASEPRI, r3
 800c3b8:	f3bf 8f6f 	isb	sy
 800c3bc:	f3bf 8f4f 	dsb	sy
 800c3c0:	60fb      	str	r3, [r7, #12]
 800c3c2:	e7fe      	b.n	800c3c2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d109      	bne.n	800c3e0 <xTaskPriorityDisinherit+0x50>
 800c3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d0:	f383 8811 	msr	BASEPRI, r3
 800c3d4:	f3bf 8f6f 	isb	sy
 800c3d8:	f3bf 8f4f 	dsb	sy
 800c3dc:	60bb      	str	r3, [r7, #8]
 800c3de:	e7fe      	b.n	800c3de <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800c3e0:	693b      	ldr	r3, [r7, #16]
 800c3e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c3e4:	1e5a      	subs	r2, r3, #1
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d044      	beq.n	800c480 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d140      	bne.n	800c480 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	3304      	adds	r3, #4
 800c402:	4618      	mov	r0, r3
 800c404:	f7fe f973 	bl	800a6ee <uxListRemove>
 800c408:	4603      	mov	r3, r0
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d115      	bne.n	800c43a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c412:	491f      	ldr	r1, [pc, #124]	; (800c490 <xTaskPriorityDisinherit+0x100>)
 800c414:	4613      	mov	r3, r2
 800c416:	009b      	lsls	r3, r3, #2
 800c418:	4413      	add	r3, r2
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	440b      	add	r3, r1
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d10a      	bne.n	800c43a <xTaskPriorityDisinherit+0xaa>
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c428:	2201      	movs	r2, #1
 800c42a:	fa02 f303 	lsl.w	r3, r2, r3
 800c42e:	43da      	mvns	r2, r3
 800c430:	4b18      	ldr	r3, [pc, #96]	; (800c494 <xTaskPriorityDisinherit+0x104>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	4013      	ands	r3, r2
 800c436:	4a17      	ldr	r2, [pc, #92]	; (800c494 <xTaskPriorityDisinherit+0x104>)
 800c438:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c446:	f1c3 0207 	rsb	r2, r3, #7
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c44e:	693b      	ldr	r3, [r7, #16]
 800c450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c452:	2201      	movs	r2, #1
 800c454:	409a      	lsls	r2, r3
 800c456:	4b0f      	ldr	r3, [pc, #60]	; (800c494 <xTaskPriorityDisinherit+0x104>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	4313      	orrs	r3, r2
 800c45c:	4a0d      	ldr	r2, [pc, #52]	; (800c494 <xTaskPriorityDisinherit+0x104>)
 800c45e:	6013      	str	r3, [r2, #0]
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c464:	4613      	mov	r3, r2
 800c466:	009b      	lsls	r3, r3, #2
 800c468:	4413      	add	r3, r2
 800c46a:	009b      	lsls	r3, r3, #2
 800c46c:	4a08      	ldr	r2, [pc, #32]	; (800c490 <xTaskPriorityDisinherit+0x100>)
 800c46e:	441a      	add	r2, r3
 800c470:	693b      	ldr	r3, [r7, #16]
 800c472:	3304      	adds	r3, #4
 800c474:	4619      	mov	r1, r3
 800c476:	4610      	mov	r0, r2
 800c478:	f7fe f8dc 	bl	800a634 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c47c:	2301      	movs	r3, #1
 800c47e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c480:	697b      	ldr	r3, [r7, #20]
	}
 800c482:	4618      	mov	r0, r3
 800c484:	3718      	adds	r7, #24
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	20000314 	.word	0x20000314
 800c490:	20000318 	.word	0x20000318
 800c494:	2000041c 	.word	0x2000041c

0800c498 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b088      	sub	sp, #32
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	f000 8081 	beq.w	800c5b4 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d109      	bne.n	800c4ce <vTaskPriorityDisinheritAfterTimeout+0x36>
 800c4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4be:	f383 8811 	msr	BASEPRI, r3
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	f3bf 8f4f 	dsb	sy
 800c4ca:	60fb      	str	r3, [r7, #12]
 800c4cc:	e7fe      	b.n	800c4cc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c4ce:	69bb      	ldr	r3, [r7, #24]
 800c4d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4d2:	683a      	ldr	r2, [r7, #0]
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d902      	bls.n	800c4de <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	61fb      	str	r3, [r7, #28]
 800c4dc:	e002      	b.n	800c4e4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c4de:	69bb      	ldr	r3, [r7, #24]
 800c4e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4e2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c4e4:	69bb      	ldr	r3, [r7, #24]
 800c4e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4e8:	69fa      	ldr	r2, [r7, #28]
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	d062      	beq.n	800c5b4 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c4ee:	69bb      	ldr	r3, [r7, #24]
 800c4f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4f2:	697a      	ldr	r2, [r7, #20]
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	d15d      	bne.n	800c5b4 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c4f8:	4b30      	ldr	r3, [pc, #192]	; (800c5bc <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	69ba      	ldr	r2, [r7, #24]
 800c4fe:	429a      	cmp	r2, r3
 800c500:	d109      	bne.n	800c516 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800c502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c506:	f383 8811 	msr	BASEPRI, r3
 800c50a:	f3bf 8f6f 	isb	sy
 800c50e:	f3bf 8f4f 	dsb	sy
 800c512:	60bb      	str	r3, [r7, #8]
 800c514:	e7fe      	b.n	800c514 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c516:	69bb      	ldr	r3, [r7, #24]
 800c518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c51a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c51c:	69bb      	ldr	r3, [r7, #24]
 800c51e:	69fa      	ldr	r2, [r7, #28]
 800c520:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c522:	69bb      	ldr	r3, [r7, #24]
 800c524:	699b      	ldr	r3, [r3, #24]
 800c526:	2b00      	cmp	r3, #0
 800c528:	db04      	blt.n	800c534 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c52a:	69fb      	ldr	r3, [r7, #28]
 800c52c:	f1c3 0207 	rsb	r2, r3, #7
 800c530:	69bb      	ldr	r3, [r7, #24]
 800c532:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c534:	69bb      	ldr	r3, [r7, #24]
 800c536:	6959      	ldr	r1, [r3, #20]
 800c538:	693a      	ldr	r2, [r7, #16]
 800c53a:	4613      	mov	r3, r2
 800c53c:	009b      	lsls	r3, r3, #2
 800c53e:	4413      	add	r3, r2
 800c540:	009b      	lsls	r3, r3, #2
 800c542:	4a1f      	ldr	r2, [pc, #124]	; (800c5c0 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800c544:	4413      	add	r3, r2
 800c546:	4299      	cmp	r1, r3
 800c548:	d134      	bne.n	800c5b4 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c54a:	69bb      	ldr	r3, [r7, #24]
 800c54c:	3304      	adds	r3, #4
 800c54e:	4618      	mov	r0, r3
 800c550:	f7fe f8cd 	bl	800a6ee <uxListRemove>
 800c554:	4603      	mov	r3, r0
 800c556:	2b00      	cmp	r3, #0
 800c558:	d115      	bne.n	800c586 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c55a:	69bb      	ldr	r3, [r7, #24]
 800c55c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c55e:	4918      	ldr	r1, [pc, #96]	; (800c5c0 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800c560:	4613      	mov	r3, r2
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	4413      	add	r3, r2
 800c566:	009b      	lsls	r3, r3, #2
 800c568:	440b      	add	r3, r1
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d10a      	bne.n	800c586 <vTaskPriorityDisinheritAfterTimeout+0xee>
 800c570:	69bb      	ldr	r3, [r7, #24]
 800c572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c574:	2201      	movs	r2, #1
 800c576:	fa02 f303 	lsl.w	r3, r2, r3
 800c57a:	43da      	mvns	r2, r3
 800c57c:	4b11      	ldr	r3, [pc, #68]	; (800c5c4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4013      	ands	r3, r2
 800c582:	4a10      	ldr	r2, [pc, #64]	; (800c5c4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c584:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c58a:	2201      	movs	r2, #1
 800c58c:	409a      	lsls	r2, r3
 800c58e:	4b0d      	ldr	r3, [pc, #52]	; (800c5c4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	4313      	orrs	r3, r2
 800c594:	4a0b      	ldr	r2, [pc, #44]	; (800c5c4 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c596:	6013      	str	r3, [r2, #0]
 800c598:	69bb      	ldr	r3, [r7, #24]
 800c59a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c59c:	4613      	mov	r3, r2
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	4413      	add	r3, r2
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	4a06      	ldr	r2, [pc, #24]	; (800c5c0 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800c5a6:	441a      	add	r2, r3
 800c5a8:	69bb      	ldr	r3, [r7, #24]
 800c5aa:	3304      	adds	r3, #4
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	4610      	mov	r0, r2
 800c5b0:	f7fe f840 	bl	800a634 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c5b4:	bf00      	nop
 800c5b6:	3720      	adds	r7, #32
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}
 800c5bc:	20000314 	.word	0x20000314
 800c5c0:	20000318 	.word	0x20000318
 800c5c4:	2000041c 	.word	0x2000041c

0800c5c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c5c8:	b480      	push	{r7}
 800c5ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c5cc:	4b07      	ldr	r3, [pc, #28]	; (800c5ec <pvTaskIncrementMutexHeldCount+0x24>)
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d004      	beq.n	800c5de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c5d4:	4b05      	ldr	r3, [pc, #20]	; (800c5ec <pvTaskIncrementMutexHeldCount+0x24>)
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c5da:	3201      	adds	r2, #1
 800c5dc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c5de:	4b03      	ldr	r3, [pc, #12]	; (800c5ec <pvTaskIncrementMutexHeldCount+0x24>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
	}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr
 800c5ec:	20000314 	.word	0x20000314

0800c5f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c5fa:	4b29      	ldr	r3, [pc, #164]	; (800c6a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c600:	4b28      	ldr	r3, [pc, #160]	; (800c6a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	3304      	adds	r3, #4
 800c606:	4618      	mov	r0, r3
 800c608:	f7fe f871 	bl	800a6ee <uxListRemove>
 800c60c:	4603      	mov	r3, r0
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d10b      	bne.n	800c62a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c612:	4b24      	ldr	r3, [pc, #144]	; (800c6a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c618:	2201      	movs	r2, #1
 800c61a:	fa02 f303 	lsl.w	r3, r2, r3
 800c61e:	43da      	mvns	r2, r3
 800c620:	4b21      	ldr	r3, [pc, #132]	; (800c6a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	4013      	ands	r3, r2
 800c626:	4a20      	ldr	r2, [pc, #128]	; (800c6a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c628:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c630:	d10a      	bne.n	800c648 <prvAddCurrentTaskToDelayedList+0x58>
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d007      	beq.n	800c648 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c638:	4b1a      	ldr	r3, [pc, #104]	; (800c6a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	3304      	adds	r3, #4
 800c63e:	4619      	mov	r1, r3
 800c640:	481a      	ldr	r0, [pc, #104]	; (800c6ac <prvAddCurrentTaskToDelayedList+0xbc>)
 800c642:	f7fd fff7 	bl	800a634 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c646:	e026      	b.n	800c696 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c648:	68fa      	ldr	r2, [r7, #12]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	4413      	add	r3, r2
 800c64e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c650:	4b14      	ldr	r3, [pc, #80]	; (800c6a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	68ba      	ldr	r2, [r7, #8]
 800c656:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c658:	68ba      	ldr	r2, [r7, #8]
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	429a      	cmp	r2, r3
 800c65e:	d209      	bcs.n	800c674 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c660:	4b13      	ldr	r3, [pc, #76]	; (800c6b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c662:	681a      	ldr	r2, [r3, #0]
 800c664:	4b0f      	ldr	r3, [pc, #60]	; (800c6a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	3304      	adds	r3, #4
 800c66a:	4619      	mov	r1, r3
 800c66c:	4610      	mov	r0, r2
 800c66e:	f7fe f805 	bl	800a67c <vListInsert>
}
 800c672:	e010      	b.n	800c696 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c674:	4b0f      	ldr	r3, [pc, #60]	; (800c6b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c676:	681a      	ldr	r2, [r3, #0]
 800c678:	4b0a      	ldr	r3, [pc, #40]	; (800c6a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	3304      	adds	r3, #4
 800c67e:	4619      	mov	r1, r3
 800c680:	4610      	mov	r0, r2
 800c682:	f7fd fffb 	bl	800a67c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c686:	4b0c      	ldr	r3, [pc, #48]	; (800c6b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	68ba      	ldr	r2, [r7, #8]
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d202      	bcs.n	800c696 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c690:	4a09      	ldr	r2, [pc, #36]	; (800c6b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	6013      	str	r3, [r2, #0]
}
 800c696:	bf00      	nop
 800c698:	3710      	adds	r7, #16
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	20000418 	.word	0x20000418
 800c6a4:	20000314 	.word	0x20000314
 800c6a8:	2000041c 	.word	0x2000041c
 800c6ac:	20000400 	.word	0x20000400
 800c6b0:	200003d0 	.word	0x200003d0
 800c6b4:	200003cc 	.word	0x200003cc
 800c6b8:	20000434 	.word	0x20000434

0800c6bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b085      	sub	sp, #20
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	60b9      	str	r1, [r7, #8]
 800c6c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	3b04      	subs	r3, #4
 800c6cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c6d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	3b04      	subs	r3, #4
 800c6da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	f023 0201 	bic.w	r2, r3, #1
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	3b04      	subs	r3, #4
 800c6ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c6ec:	4a0c      	ldr	r2, [pc, #48]	; (800c720 <pxPortInitialiseStack+0x64>)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	3b14      	subs	r3, #20
 800c6f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c6f8:	687a      	ldr	r2, [r7, #4]
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	3b04      	subs	r3, #4
 800c702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f06f 0202 	mvn.w	r2, #2
 800c70a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	3b20      	subs	r3, #32
 800c710:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c712:	68fb      	ldr	r3, [r7, #12]
}
 800c714:	4618      	mov	r0, r3
 800c716:	3714      	adds	r7, #20
 800c718:	46bd      	mov	sp, r7
 800c71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71e:	4770      	bx	lr
 800c720:	0800c725 	.word	0x0800c725

0800c724 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c724:	b480      	push	{r7}
 800c726:	b085      	sub	sp, #20
 800c728:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c72a:	2300      	movs	r3, #0
 800c72c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c72e:	4b11      	ldr	r3, [pc, #68]	; (800c774 <prvTaskExitError+0x50>)
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c736:	d009      	beq.n	800c74c <prvTaskExitError+0x28>
 800c738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c73c:	f383 8811 	msr	BASEPRI, r3
 800c740:	f3bf 8f6f 	isb	sy
 800c744:	f3bf 8f4f 	dsb	sy
 800c748:	60fb      	str	r3, [r7, #12]
 800c74a:	e7fe      	b.n	800c74a <prvTaskExitError+0x26>
 800c74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c750:	f383 8811 	msr	BASEPRI, r3
 800c754:	f3bf 8f6f 	isb	sy
 800c758:	f3bf 8f4f 	dsb	sy
 800c75c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c75e:	bf00      	nop
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d0fc      	beq.n	800c760 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c766:	bf00      	nop
 800c768:	3714      	adds	r7, #20
 800c76a:	46bd      	mov	sp, r7
 800c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c770:	4770      	bx	lr
 800c772:	bf00      	nop
 800c774:	20000024 	.word	0x20000024
	...

0800c780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c780:	4b07      	ldr	r3, [pc, #28]	; (800c7a0 <pxCurrentTCBConst2>)
 800c782:	6819      	ldr	r1, [r3, #0]
 800c784:	6808      	ldr	r0, [r1, #0]
 800c786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c78a:	f380 8809 	msr	PSP, r0
 800c78e:	f3bf 8f6f 	isb	sy
 800c792:	f04f 0000 	mov.w	r0, #0
 800c796:	f380 8811 	msr	BASEPRI, r0
 800c79a:	4770      	bx	lr
 800c79c:	f3af 8000 	nop.w

0800c7a0 <pxCurrentTCBConst2>:
 800c7a0:	20000314 	.word	0x20000314
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c7a4:	bf00      	nop
 800c7a6:	bf00      	nop

0800c7a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c7a8:	4808      	ldr	r0, [pc, #32]	; (800c7cc <prvPortStartFirstTask+0x24>)
 800c7aa:	6800      	ldr	r0, [r0, #0]
 800c7ac:	6800      	ldr	r0, [r0, #0]
 800c7ae:	f380 8808 	msr	MSP, r0
 800c7b2:	f04f 0000 	mov.w	r0, #0
 800c7b6:	f380 8814 	msr	CONTROL, r0
 800c7ba:	b662      	cpsie	i
 800c7bc:	b661      	cpsie	f
 800c7be:	f3bf 8f4f 	dsb	sy
 800c7c2:	f3bf 8f6f 	isb	sy
 800c7c6:	df00      	svc	0
 800c7c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c7ca:	bf00      	nop
 800c7cc:	e000ed08 	.word	0xe000ed08

0800c7d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b086      	sub	sp, #24
 800c7d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c7d6:	4b44      	ldr	r3, [pc, #272]	; (800c8e8 <xPortStartScheduler+0x118>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	4a44      	ldr	r2, [pc, #272]	; (800c8ec <xPortStartScheduler+0x11c>)
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	d109      	bne.n	800c7f4 <xPortStartScheduler+0x24>
 800c7e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e4:	f383 8811 	msr	BASEPRI, r3
 800c7e8:	f3bf 8f6f 	isb	sy
 800c7ec:	f3bf 8f4f 	dsb	sy
 800c7f0:	613b      	str	r3, [r7, #16]
 800c7f2:	e7fe      	b.n	800c7f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c7f4:	4b3c      	ldr	r3, [pc, #240]	; (800c8e8 <xPortStartScheduler+0x118>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	4a3d      	ldr	r2, [pc, #244]	; (800c8f0 <xPortStartScheduler+0x120>)
 800c7fa:	4293      	cmp	r3, r2
 800c7fc:	d109      	bne.n	800c812 <xPortStartScheduler+0x42>
 800c7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c802:	f383 8811 	msr	BASEPRI, r3
 800c806:	f3bf 8f6f 	isb	sy
 800c80a:	f3bf 8f4f 	dsb	sy
 800c80e:	60fb      	str	r3, [r7, #12]
 800c810:	e7fe      	b.n	800c810 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c812:	4b38      	ldr	r3, [pc, #224]	; (800c8f4 <xPortStartScheduler+0x124>)
 800c814:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c816:	697b      	ldr	r3, [r7, #20]
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	22ff      	movs	r2, #255	; 0xff
 800c822:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c82c:	78fb      	ldrb	r3, [r7, #3]
 800c82e:	b2db      	uxtb	r3, r3
 800c830:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c834:	b2da      	uxtb	r2, r3
 800c836:	4b30      	ldr	r3, [pc, #192]	; (800c8f8 <xPortStartScheduler+0x128>)
 800c838:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c83a:	4b30      	ldr	r3, [pc, #192]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c83c:	2207      	movs	r2, #7
 800c83e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c840:	e009      	b.n	800c856 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800c842:	4b2e      	ldr	r3, [pc, #184]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	3b01      	subs	r3, #1
 800c848:	4a2c      	ldr	r2, [pc, #176]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c84a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c84c:	78fb      	ldrb	r3, [r7, #3]
 800c84e:	b2db      	uxtb	r3, r3
 800c850:	005b      	lsls	r3, r3, #1
 800c852:	b2db      	uxtb	r3, r3
 800c854:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c856:	78fb      	ldrb	r3, [r7, #3]
 800c858:	b2db      	uxtb	r3, r3
 800c85a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c85e:	2b80      	cmp	r3, #128	; 0x80
 800c860:	d0ef      	beq.n	800c842 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c862:	4b26      	ldr	r3, [pc, #152]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f1c3 0307 	rsb	r3, r3, #7
 800c86a:	2b04      	cmp	r3, #4
 800c86c:	d009      	beq.n	800c882 <xPortStartScheduler+0xb2>
 800c86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c872:	f383 8811 	msr	BASEPRI, r3
 800c876:	f3bf 8f6f 	isb	sy
 800c87a:	f3bf 8f4f 	dsb	sy
 800c87e:	60bb      	str	r3, [r7, #8]
 800c880:	e7fe      	b.n	800c880 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c882:	4b1e      	ldr	r3, [pc, #120]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	021b      	lsls	r3, r3, #8
 800c888:	4a1c      	ldr	r2, [pc, #112]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c88a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c88c:	4b1b      	ldr	r3, [pc, #108]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c894:	4a19      	ldr	r2, [pc, #100]	; (800c8fc <xPortStartScheduler+0x12c>)
 800c896:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	b2da      	uxtb	r2, r3
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c8a0:	4b17      	ldr	r3, [pc, #92]	; (800c900 <xPortStartScheduler+0x130>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a16      	ldr	r2, [pc, #88]	; (800c900 <xPortStartScheduler+0x130>)
 800c8a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c8aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c8ac:	4b14      	ldr	r3, [pc, #80]	; (800c900 <xPortStartScheduler+0x130>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	4a13      	ldr	r2, [pc, #76]	; (800c900 <xPortStartScheduler+0x130>)
 800c8b2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c8b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c8b8:	f000 f8d6 	bl	800ca68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c8bc:	4b11      	ldr	r3, [pc, #68]	; (800c904 <xPortStartScheduler+0x134>)
 800c8be:	2200      	movs	r2, #0
 800c8c0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c8c2:	f000 f8f5 	bl	800cab0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c8c6:	4b10      	ldr	r3, [pc, #64]	; (800c908 <xPortStartScheduler+0x138>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	4a0f      	ldr	r2, [pc, #60]	; (800c908 <xPortStartScheduler+0x138>)
 800c8cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c8d0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c8d2:	f7ff ff69 	bl	800c7a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c8d6:	f7ff fa89 	bl	800bdec <vTaskSwitchContext>
	prvTaskExitError();
 800c8da:	f7ff ff23 	bl	800c724 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c8de:	2300      	movs	r3, #0
}
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	3718      	adds	r7, #24
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}
 800c8e8:	e000ed00 	.word	0xe000ed00
 800c8ec:	410fc271 	.word	0x410fc271
 800c8f0:	410fc270 	.word	0x410fc270
 800c8f4:	e000e400 	.word	0xe000e400
 800c8f8:	20000440 	.word	0x20000440
 800c8fc:	20000444 	.word	0x20000444
 800c900:	e000ed20 	.word	0xe000ed20
 800c904:	20000024 	.word	0x20000024
 800c908:	e000ef34 	.word	0xe000ef34

0800c90c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
 800c912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c916:	f383 8811 	msr	BASEPRI, r3
 800c91a:	f3bf 8f6f 	isb	sy
 800c91e:	f3bf 8f4f 	dsb	sy
 800c922:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c924:	4b0e      	ldr	r3, [pc, #56]	; (800c960 <vPortEnterCritical+0x54>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	3301      	adds	r3, #1
 800c92a:	4a0d      	ldr	r2, [pc, #52]	; (800c960 <vPortEnterCritical+0x54>)
 800c92c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c92e:	4b0c      	ldr	r3, [pc, #48]	; (800c960 <vPortEnterCritical+0x54>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2b01      	cmp	r3, #1
 800c934:	d10e      	bne.n	800c954 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c936:	4b0b      	ldr	r3, [pc, #44]	; (800c964 <vPortEnterCritical+0x58>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d009      	beq.n	800c954 <vPortEnterCritical+0x48>
 800c940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c944:	f383 8811 	msr	BASEPRI, r3
 800c948:	f3bf 8f6f 	isb	sy
 800c94c:	f3bf 8f4f 	dsb	sy
 800c950:	603b      	str	r3, [r7, #0]
 800c952:	e7fe      	b.n	800c952 <vPortEnterCritical+0x46>
	}
}
 800c954:	bf00      	nop
 800c956:	370c      	adds	r7, #12
 800c958:	46bd      	mov	sp, r7
 800c95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95e:	4770      	bx	lr
 800c960:	20000024 	.word	0x20000024
 800c964:	e000ed04 	.word	0xe000ed04

0800c968 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c968:	b480      	push	{r7}
 800c96a:	b083      	sub	sp, #12
 800c96c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c96e:	4b11      	ldr	r3, [pc, #68]	; (800c9b4 <vPortExitCritical+0x4c>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d109      	bne.n	800c98a <vPortExitCritical+0x22>
 800c976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c97a:	f383 8811 	msr	BASEPRI, r3
 800c97e:	f3bf 8f6f 	isb	sy
 800c982:	f3bf 8f4f 	dsb	sy
 800c986:	607b      	str	r3, [r7, #4]
 800c988:	e7fe      	b.n	800c988 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c98a:	4b0a      	ldr	r3, [pc, #40]	; (800c9b4 <vPortExitCritical+0x4c>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	3b01      	subs	r3, #1
 800c990:	4a08      	ldr	r2, [pc, #32]	; (800c9b4 <vPortExitCritical+0x4c>)
 800c992:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c994:	4b07      	ldr	r3, [pc, #28]	; (800c9b4 <vPortExitCritical+0x4c>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d104      	bne.n	800c9a6 <vPortExitCritical+0x3e>
 800c99c:	2300      	movs	r3, #0
 800c99e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c9a6:	bf00      	nop
 800c9a8:	370c      	adds	r7, #12
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b0:	4770      	bx	lr
 800c9b2:	bf00      	nop
 800c9b4:	20000024 	.word	0x20000024
	...

0800c9c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c9c0:	f3ef 8009 	mrs	r0, PSP
 800c9c4:	f3bf 8f6f 	isb	sy
 800c9c8:	4b15      	ldr	r3, [pc, #84]	; (800ca20 <pxCurrentTCBConst>)
 800c9ca:	681a      	ldr	r2, [r3, #0]
 800c9cc:	f01e 0f10 	tst.w	lr, #16
 800c9d0:	bf08      	it	eq
 800c9d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c9d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9da:	6010      	str	r0, [r2, #0]
 800c9dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c9e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c9e4:	f380 8811 	msr	BASEPRI, r0
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	f3bf 8f6f 	isb	sy
 800c9f0:	f7ff f9fc 	bl	800bdec <vTaskSwitchContext>
 800c9f4:	f04f 0000 	mov.w	r0, #0
 800c9f8:	f380 8811 	msr	BASEPRI, r0
 800c9fc:	bc09      	pop	{r0, r3}
 800c9fe:	6819      	ldr	r1, [r3, #0]
 800ca00:	6808      	ldr	r0, [r1, #0]
 800ca02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca06:	f01e 0f10 	tst.w	lr, #16
 800ca0a:	bf08      	it	eq
 800ca0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ca10:	f380 8809 	msr	PSP, r0
 800ca14:	f3bf 8f6f 	isb	sy
 800ca18:	4770      	bx	lr
 800ca1a:	bf00      	nop
 800ca1c:	f3af 8000 	nop.w

0800ca20 <pxCurrentTCBConst>:
 800ca20:	20000314 	.word	0x20000314
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ca24:	bf00      	nop
 800ca26:	bf00      	nop

0800ca28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ca2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca32:	f383 8811 	msr	BASEPRI, r3
 800ca36:	f3bf 8f6f 	isb	sy
 800ca3a:	f3bf 8f4f 	dsb	sy
 800ca3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ca40:	f7ff f91c 	bl	800bc7c <xTaskIncrementTick>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d003      	beq.n	800ca52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ca4a:	4b06      	ldr	r3, [pc, #24]	; (800ca64 <SysTick_Handler+0x3c>)
 800ca4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca50:	601a      	str	r2, [r3, #0]
 800ca52:	2300      	movs	r3, #0
 800ca54:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ca5c:	bf00      	nop
 800ca5e:	3708      	adds	r7, #8
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}
 800ca64:	e000ed04 	.word	0xe000ed04

0800ca68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ca68:	b480      	push	{r7}
 800ca6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ca6c:	4b0b      	ldr	r3, [pc, #44]	; (800ca9c <vPortSetupTimerInterrupt+0x34>)
 800ca6e:	2200      	movs	r2, #0
 800ca70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ca72:	4b0b      	ldr	r3, [pc, #44]	; (800caa0 <vPortSetupTimerInterrupt+0x38>)
 800ca74:	2200      	movs	r2, #0
 800ca76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ca78:	4b0a      	ldr	r3, [pc, #40]	; (800caa4 <vPortSetupTimerInterrupt+0x3c>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	4a0a      	ldr	r2, [pc, #40]	; (800caa8 <vPortSetupTimerInterrupt+0x40>)
 800ca7e:	fba2 2303 	umull	r2, r3, r2, r3
 800ca82:	099b      	lsrs	r3, r3, #6
 800ca84:	4a09      	ldr	r2, [pc, #36]	; (800caac <vPortSetupTimerInterrupt+0x44>)
 800ca86:	3b01      	subs	r3, #1
 800ca88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ca8a:	4b04      	ldr	r3, [pc, #16]	; (800ca9c <vPortSetupTimerInterrupt+0x34>)
 800ca8c:	2207      	movs	r2, #7
 800ca8e:	601a      	str	r2, [r3, #0]
}
 800ca90:	bf00      	nop
 800ca92:	46bd      	mov	sp, r7
 800ca94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	e000e010 	.word	0xe000e010
 800caa0:	e000e018 	.word	0xe000e018
 800caa4:	20000000 	.word	0x20000000
 800caa8:	10624dd3 	.word	0x10624dd3
 800caac:	e000e014 	.word	0xe000e014

0800cab0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cab0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cac0 <vPortEnableVFP+0x10>
 800cab4:	6801      	ldr	r1, [r0, #0]
 800cab6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800caba:	6001      	str	r1, [r0, #0]
 800cabc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cabe:	bf00      	nop
 800cac0:	e000ed88 	.word	0xe000ed88

0800cac4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cac4:	b480      	push	{r7}
 800cac6:	b085      	sub	sp, #20
 800cac8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800caca:	f3ef 8305 	mrs	r3, IPSR
 800cace:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	2b0f      	cmp	r3, #15
 800cad4:	d913      	bls.n	800cafe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cad6:	4a16      	ldr	r2, [pc, #88]	; (800cb30 <vPortValidateInterruptPriority+0x6c>)
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	4413      	add	r3, r2
 800cadc:	781b      	ldrb	r3, [r3, #0]
 800cade:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cae0:	4b14      	ldr	r3, [pc, #80]	; (800cb34 <vPortValidateInterruptPriority+0x70>)
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	7afa      	ldrb	r2, [r7, #11]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	d209      	bcs.n	800cafe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800caea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caee:	f383 8811 	msr	BASEPRI, r3
 800caf2:	f3bf 8f6f 	isb	sy
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	607b      	str	r3, [r7, #4]
 800cafc:	e7fe      	b.n	800cafc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cafe:	4b0e      	ldr	r3, [pc, #56]	; (800cb38 <vPortValidateInterruptPriority+0x74>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cb06:	4b0d      	ldr	r3, [pc, #52]	; (800cb3c <vPortValidateInterruptPriority+0x78>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d909      	bls.n	800cb22 <vPortValidateInterruptPriority+0x5e>
 800cb0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb12:	f383 8811 	msr	BASEPRI, r3
 800cb16:	f3bf 8f6f 	isb	sy
 800cb1a:	f3bf 8f4f 	dsb	sy
 800cb1e:	603b      	str	r3, [r7, #0]
 800cb20:	e7fe      	b.n	800cb20 <vPortValidateInterruptPriority+0x5c>
	}
 800cb22:	bf00      	nop
 800cb24:	3714      	adds	r7, #20
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	e000e3f0 	.word	0xe000e3f0
 800cb34:	20000440 	.word	0x20000440
 800cb38:	e000ed0c 	.word	0xe000ed0c
 800cb3c:	20000444 	.word	0x20000444

0800cb40 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b08a      	sub	sp, #40	; 0x28
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cb48:	2300      	movs	r3, #0
 800cb4a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cb4c:	f7fe ffca 	bl	800bae4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cb50:	4b57      	ldr	r3, [pc, #348]	; (800ccb0 <pvPortMalloc+0x170>)
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d101      	bne.n	800cb5c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cb58:	f000 f90c 	bl	800cd74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cb5c:	4b55      	ldr	r3, [pc, #340]	; (800ccb4 <pvPortMalloc+0x174>)
 800cb5e:	681a      	ldr	r2, [r3, #0]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	4013      	ands	r3, r2
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	f040 808c 	bne.w	800cc82 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d01c      	beq.n	800cbaa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800cb70:	2208      	movs	r2, #8
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	4413      	add	r3, r2
 800cb76:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	f003 0307 	and.w	r3, r3, #7
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d013      	beq.n	800cbaa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f023 0307 	bic.w	r3, r3, #7
 800cb88:	3308      	adds	r3, #8
 800cb8a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f003 0307 	and.w	r3, r3, #7
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d009      	beq.n	800cbaa <pvPortMalloc+0x6a>
 800cb96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb9a:	f383 8811 	msr	BASEPRI, r3
 800cb9e:	f3bf 8f6f 	isb	sy
 800cba2:	f3bf 8f4f 	dsb	sy
 800cba6:	617b      	str	r3, [r7, #20]
 800cba8:	e7fe      	b.n	800cba8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d068      	beq.n	800cc82 <pvPortMalloc+0x142>
 800cbb0:	4b41      	ldr	r3, [pc, #260]	; (800ccb8 <pvPortMalloc+0x178>)
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	429a      	cmp	r2, r3
 800cbb8:	d863      	bhi.n	800cc82 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cbba:	4b40      	ldr	r3, [pc, #256]	; (800ccbc <pvPortMalloc+0x17c>)
 800cbbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cbbe:	4b3f      	ldr	r3, [pc, #252]	; (800ccbc <pvPortMalloc+0x17c>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbc4:	e004      	b.n	800cbd0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800cbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cbca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	687a      	ldr	r2, [r7, #4]
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d903      	bls.n	800cbe2 <pvPortMalloc+0xa2>
 800cbda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d1f1      	bne.n	800cbc6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cbe2:	4b33      	ldr	r3, [pc, #204]	; (800ccb0 <pvPortMalloc+0x170>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cbe8:	429a      	cmp	r2, r3
 800cbea:	d04a      	beq.n	800cc82 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cbec:	6a3b      	ldr	r3, [r7, #32]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2208      	movs	r2, #8
 800cbf2:	4413      	add	r3, r2
 800cbf4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cbf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbf8:	681a      	ldr	r2, [r3, #0]
 800cbfa:	6a3b      	ldr	r3, [r7, #32]
 800cbfc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc00:	685a      	ldr	r2, [r3, #4]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	1ad2      	subs	r2, r2, r3
 800cc06:	2308      	movs	r3, #8
 800cc08:	005b      	lsls	r3, r3, #1
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d91e      	bls.n	800cc4c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cc0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	4413      	add	r3, r2
 800cc14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	f003 0307 	and.w	r3, r3, #7
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d009      	beq.n	800cc34 <pvPortMalloc+0xf4>
 800cc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc24:	f383 8811 	msr	BASEPRI, r3
 800cc28:	f3bf 8f6f 	isb	sy
 800cc2c:	f3bf 8f4f 	dsb	sy
 800cc30:	613b      	str	r3, [r7, #16]
 800cc32:	e7fe      	b.n	800cc32 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc36:	685a      	ldr	r2, [r3, #4]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	1ad2      	subs	r2, r2, r3
 800cc3c:	69bb      	ldr	r3, [r7, #24]
 800cc3e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cc40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc42:	687a      	ldr	r2, [r7, #4]
 800cc44:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cc46:	69b8      	ldr	r0, [r7, #24]
 800cc48:	f000 f8f6 	bl	800ce38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cc4c:	4b1a      	ldr	r3, [pc, #104]	; (800ccb8 <pvPortMalloc+0x178>)
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	1ad3      	subs	r3, r2, r3
 800cc56:	4a18      	ldr	r2, [pc, #96]	; (800ccb8 <pvPortMalloc+0x178>)
 800cc58:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cc5a:	4b17      	ldr	r3, [pc, #92]	; (800ccb8 <pvPortMalloc+0x178>)
 800cc5c:	681a      	ldr	r2, [r3, #0]
 800cc5e:	4b18      	ldr	r3, [pc, #96]	; (800ccc0 <pvPortMalloc+0x180>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	429a      	cmp	r2, r3
 800cc64:	d203      	bcs.n	800cc6e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cc66:	4b14      	ldr	r3, [pc, #80]	; (800ccb8 <pvPortMalloc+0x178>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	4a15      	ldr	r2, [pc, #84]	; (800ccc0 <pvPortMalloc+0x180>)
 800cc6c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cc6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc70:	685a      	ldr	r2, [r3, #4]
 800cc72:	4b10      	ldr	r3, [pc, #64]	; (800ccb4 <pvPortMalloc+0x174>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	431a      	orrs	r2, r3
 800cc78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc7a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cc7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc7e:	2200      	movs	r2, #0
 800cc80:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cc82:	f7fe ff3d 	bl	800bb00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc86:	69fb      	ldr	r3, [r7, #28]
 800cc88:	f003 0307 	and.w	r3, r3, #7
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d009      	beq.n	800cca4 <pvPortMalloc+0x164>
 800cc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	60fb      	str	r3, [r7, #12]
 800cca2:	e7fe      	b.n	800cca2 <pvPortMalloc+0x162>
	return pvReturn;
 800cca4:	69fb      	ldr	r3, [r7, #28]
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	3728      	adds	r7, #40	; 0x28
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	bd80      	pop	{r7, pc}
 800ccae:	bf00      	nop
 800ccb0:	2000c7a0 	.word	0x2000c7a0
 800ccb4:	2000c7ac 	.word	0x2000c7ac
 800ccb8:	2000c7a4 	.word	0x2000c7a4
 800ccbc:	2000c798 	.word	0x2000c798
 800ccc0:	2000c7a8 	.word	0x2000c7a8

0800ccc4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b086      	sub	sp, #24
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d046      	beq.n	800cd64 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ccd6:	2308      	movs	r3, #8
 800ccd8:	425b      	negs	r3, r3
 800ccda:	697a      	ldr	r2, [r7, #20]
 800ccdc:	4413      	add	r3, r2
 800ccde:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	685a      	ldr	r2, [r3, #4]
 800cce8:	4b20      	ldr	r3, [pc, #128]	; (800cd6c <vPortFree+0xa8>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4013      	ands	r3, r2
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d109      	bne.n	800cd06 <vPortFree+0x42>
 800ccf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf6:	f383 8811 	msr	BASEPRI, r3
 800ccfa:	f3bf 8f6f 	isb	sy
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	60fb      	str	r3, [r7, #12]
 800cd04:	e7fe      	b.n	800cd04 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d009      	beq.n	800cd22 <vPortFree+0x5e>
 800cd0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd12:	f383 8811 	msr	BASEPRI, r3
 800cd16:	f3bf 8f6f 	isb	sy
 800cd1a:	f3bf 8f4f 	dsb	sy
 800cd1e:	60bb      	str	r3, [r7, #8]
 800cd20:	e7fe      	b.n	800cd20 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cd22:	693b      	ldr	r3, [r7, #16]
 800cd24:	685a      	ldr	r2, [r3, #4]
 800cd26:	4b11      	ldr	r3, [pc, #68]	; (800cd6c <vPortFree+0xa8>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4013      	ands	r3, r2
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d019      	beq.n	800cd64 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cd30:	693b      	ldr	r3, [r7, #16]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d115      	bne.n	800cd64 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	685a      	ldr	r2, [r3, #4]
 800cd3c:	4b0b      	ldr	r3, [pc, #44]	; (800cd6c <vPortFree+0xa8>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	43db      	mvns	r3, r3
 800cd42:	401a      	ands	r2, r3
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cd48:	f7fe fecc 	bl	800bae4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	685a      	ldr	r2, [r3, #4]
 800cd50:	4b07      	ldr	r3, [pc, #28]	; (800cd70 <vPortFree+0xac>)
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4413      	add	r3, r2
 800cd56:	4a06      	ldr	r2, [pc, #24]	; (800cd70 <vPortFree+0xac>)
 800cd58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cd5a:	6938      	ldr	r0, [r7, #16]
 800cd5c:	f000 f86c 	bl	800ce38 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cd60:	f7fe fece 	bl	800bb00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cd64:	bf00      	nop
 800cd66:	3718      	adds	r7, #24
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}
 800cd6c:	2000c7ac 	.word	0x2000c7ac
 800cd70:	2000c7a4 	.word	0x2000c7a4

0800cd74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cd74:	b480      	push	{r7}
 800cd76:	b085      	sub	sp, #20
 800cd78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cd7a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cd7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cd80:	4b27      	ldr	r3, [pc, #156]	; (800ce20 <prvHeapInit+0xac>)
 800cd82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f003 0307 	and.w	r3, r3, #7
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d00c      	beq.n	800cda8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	3307      	adds	r3, #7
 800cd92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	f023 0307 	bic.w	r3, r3, #7
 800cd9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cd9c:	68ba      	ldr	r2, [r7, #8]
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	1ad3      	subs	r3, r2, r3
 800cda2:	4a1f      	ldr	r2, [pc, #124]	; (800ce20 <prvHeapInit+0xac>)
 800cda4:	4413      	add	r3, r2
 800cda6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cdac:	4a1d      	ldr	r2, [pc, #116]	; (800ce24 <prvHeapInit+0xb0>)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cdb2:	4b1c      	ldr	r3, [pc, #112]	; (800ce24 <prvHeapInit+0xb0>)
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	68ba      	ldr	r2, [r7, #8]
 800cdbc:	4413      	add	r3, r2
 800cdbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cdc0:	2208      	movs	r2, #8
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	1a9b      	subs	r3, r3, r2
 800cdc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	f023 0307 	bic.w	r3, r3, #7
 800cdce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	4a15      	ldr	r2, [pc, #84]	; (800ce28 <prvHeapInit+0xb4>)
 800cdd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cdd6:	4b14      	ldr	r3, [pc, #80]	; (800ce28 <prvHeapInit+0xb4>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	2200      	movs	r2, #0
 800cddc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cdde:	4b12      	ldr	r3, [pc, #72]	; (800ce28 <prvHeapInit+0xb4>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	2200      	movs	r2, #0
 800cde4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	68fa      	ldr	r2, [r7, #12]
 800cdee:	1ad2      	subs	r2, r2, r3
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cdf4:	4b0c      	ldr	r3, [pc, #48]	; (800ce28 <prvHeapInit+0xb4>)
 800cdf6:	681a      	ldr	r2, [r3, #0]
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	685b      	ldr	r3, [r3, #4]
 800ce00:	4a0a      	ldr	r2, [pc, #40]	; (800ce2c <prvHeapInit+0xb8>)
 800ce02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	685b      	ldr	r3, [r3, #4]
 800ce08:	4a09      	ldr	r2, [pc, #36]	; (800ce30 <prvHeapInit+0xbc>)
 800ce0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ce0c:	4b09      	ldr	r3, [pc, #36]	; (800ce34 <prvHeapInit+0xc0>)
 800ce0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ce12:	601a      	str	r2, [r3, #0]
}
 800ce14:	bf00      	nop
 800ce16:	3714      	adds	r7, #20
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr
 800ce20:	20000448 	.word	0x20000448
 800ce24:	2000c798 	.word	0x2000c798
 800ce28:	2000c7a0 	.word	0x2000c7a0
 800ce2c:	2000c7a8 	.word	0x2000c7a8
 800ce30:	2000c7a4 	.word	0x2000c7a4
 800ce34:	2000c7ac 	.word	0x2000c7ac

0800ce38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b085      	sub	sp, #20
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ce40:	4b28      	ldr	r3, [pc, #160]	; (800cee4 <prvInsertBlockIntoFreeList+0xac>)
 800ce42:	60fb      	str	r3, [r7, #12]
 800ce44:	e002      	b.n	800ce4c <prvInsertBlockIntoFreeList+0x14>
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	60fb      	str	r3, [r7, #12]
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	687a      	ldr	r2, [r7, #4]
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d8f7      	bhi.n	800ce46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	68ba      	ldr	r2, [r7, #8]
 800ce60:	4413      	add	r3, r2
 800ce62:	687a      	ldr	r2, [r7, #4]
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d108      	bne.n	800ce7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	685a      	ldr	r2, [r3, #4]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	685b      	ldr	r3, [r3, #4]
 800ce70:	441a      	add	r2, r3
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	68ba      	ldr	r2, [r7, #8]
 800ce84:	441a      	add	r2, r3
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	429a      	cmp	r2, r3
 800ce8c:	d118      	bne.n	800cec0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681a      	ldr	r2, [r3, #0]
 800ce92:	4b15      	ldr	r3, [pc, #84]	; (800cee8 <prvInsertBlockIntoFreeList+0xb0>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d00d      	beq.n	800ceb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	685a      	ldr	r2, [r3, #4]
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	441a      	add	r2, r3
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	601a      	str	r2, [r3, #0]
 800ceb4:	e008      	b.n	800cec8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ceb6:	4b0c      	ldr	r3, [pc, #48]	; (800cee8 <prvInsertBlockIntoFreeList+0xb0>)
 800ceb8:	681a      	ldr	r2, [r3, #0]
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	601a      	str	r2, [r3, #0]
 800cebe:	e003      	b.n	800cec8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681a      	ldr	r2, [r3, #0]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cec8:	68fa      	ldr	r2, [r7, #12]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	429a      	cmp	r2, r3
 800cece:	d002      	beq.n	800ced6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ced6:	bf00      	nop
 800ced8:	3714      	adds	r7, #20
 800ceda:	46bd      	mov	sp, r7
 800cedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee0:	4770      	bx	lr
 800cee2:	bf00      	nop
 800cee4:	2000c798 	.word	0x2000c798
 800cee8:	2000c7a0 	.word	0x2000c7a0

0800ceec <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b084      	sub	sp, #16
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
 800cef4:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	330c      	adds	r3, #12
 800cefc:	461a      	mov	r2, r3
 800cefe:	6839      	ldr	r1, [r7, #0]
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f002 f96f 	bl	800f1e4 <tcpip_send_msg_wait_sem>
 800cf06:	4603      	mov	r3, r0
 800cf08:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800cf0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d103      	bne.n	800cf1a <netconn_apimsg+0x2e>
    return apimsg->err;
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cf18:	e001      	b.n	800cf1e <netconn_apimsg+0x32>
  }
  return err;
 800cf1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3710      	adds	r7, #16
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}
	...

0800cf28 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b08a      	sub	sp, #40	; 0x28
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	4603      	mov	r3, r0
 800cf30:	603a      	str	r2, [r7, #0]
 800cf32:	71fb      	strb	r3, [r7, #7]
 800cf34:	460b      	mov	r3, r1
 800cf36:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800cf38:	79fb      	ldrb	r3, [r7, #7]
 800cf3a:	6839      	ldr	r1, [r7, #0]
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f000 ff83 	bl	800de48 <netconn_alloc>
 800cf42:	6278      	str	r0, [r7, #36]	; 0x24
  if (conn != NULL) {
 800cf44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d054      	beq.n	800cff4 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800cf4a:	79bb      	ldrb	r3, [r7, #6]
 800cf4c:	753b      	strb	r3, [r7, #20]
    API_MSG_VAR_REF(msg).conn = conn;
 800cf4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf50:	60fb      	str	r3, [r7, #12]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800cf52:	f107 030c 	add.w	r3, r7, #12
 800cf56:	4619      	mov	r1, r3
 800cf58:	4829      	ldr	r0, [pc, #164]	; (800d000 <netconn_new_with_proto_and_callback+0xd8>)
 800cf5a:	f7ff ffc7 	bl	800ceec <netconn_apimsg>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (err != ERR_OK) {
 800cf64:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d043      	beq.n	800cff4 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800cf6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d005      	beq.n	800cf80 <netconn_new_with_proto_and_callback+0x58>
 800cf74:	4b23      	ldr	r3, [pc, #140]	; (800d004 <netconn_new_with_proto_and_callback+0xdc>)
 800cf76:	2289      	movs	r2, #137	; 0x89
 800cf78:	4923      	ldr	r1, [pc, #140]	; (800d008 <netconn_new_with_proto_and_callback+0xe0>)
 800cf7a:	4824      	ldr	r0, [pc, #144]	; (800d00c <netconn_new_with_proto_and_callback+0xe4>)
 800cf7c:	f00c f888 	bl	8019090 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800cf80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf82:	3310      	adds	r3, #16
 800cf84:	4618      	mov	r0, r3
 800cf86:	f00b ff03 	bl	8018d90 <sys_mbox_valid>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d105      	bne.n	800cf9c <netconn_new_with_proto_and_callback+0x74>
 800cf90:	4b1c      	ldr	r3, [pc, #112]	; (800d004 <netconn_new_with_proto_and_callback+0xdc>)
 800cf92:	228a      	movs	r2, #138	; 0x8a
 800cf94:	491e      	ldr	r1, [pc, #120]	; (800d010 <netconn_new_with_proto_and_callback+0xe8>)
 800cf96:	481d      	ldr	r0, [pc, #116]	; (800d00c <netconn_new_with_proto_and_callback+0xe4>)
 800cf98:	f00c f87a 	bl	8019090 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800cf9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf9e:	3314      	adds	r3, #20
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	f00b fef5 	bl	8018d90 <sys_mbox_valid>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d005      	beq.n	800cfb8 <netconn_new_with_proto_and_callback+0x90>
 800cfac:	4b15      	ldr	r3, [pc, #84]	; (800d004 <netconn_new_with_proto_and_callback+0xdc>)
 800cfae:	228c      	movs	r2, #140	; 0x8c
 800cfb0:	4918      	ldr	r1, [pc, #96]	; (800d014 <netconn_new_with_proto_and_callback+0xec>)
 800cfb2:	4816      	ldr	r0, [pc, #88]	; (800d00c <netconn_new_with_proto_and_callback+0xe4>)
 800cfb4:	f00c f86c 	bl	8019090 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800cfb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfba:	330c      	adds	r3, #12
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f00b ff78 	bl	8018eb2 <sys_sem_valid>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d105      	bne.n	800cfd4 <netconn_new_with_proto_and_callback+0xac>
 800cfc8:	4b0e      	ldr	r3, [pc, #56]	; (800d004 <netconn_new_with_proto_and_callback+0xdc>)
 800cfca:	228f      	movs	r2, #143	; 0x8f
 800cfcc:	4912      	ldr	r1, [pc, #72]	; (800d018 <netconn_new_with_proto_and_callback+0xf0>)
 800cfce:	480f      	ldr	r0, [pc, #60]	; (800d00c <netconn_new_with_proto_and_callback+0xe4>)
 800cfd0:	f00c f85e 	bl	8019090 <iprintf>
      sys_sem_free(&conn->op_completed);
 800cfd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd6:	330c      	adds	r3, #12
 800cfd8:	4618      	mov	r0, r3
 800cfda:	f00b ff5d 	bl	8018e98 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800cfde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe0:	3310      	adds	r3, #16
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f00b fe38 	bl	8018c58 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800cfe8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cfea:	2007      	movs	r0, #7
 800cfec:	f002 fddc 	bl	800fba8 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800cff0:	2300      	movs	r3, #0
 800cff2:	e000      	b.n	800cff6 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800cff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cff6:	4618      	mov	r0, r3
 800cff8:	3728      	adds	r7, #40	; 0x28
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}
 800cffe:	bf00      	nop
 800d000:	0800ddf1 	.word	0x0800ddf1
 800d004:	08019f44 	.word	0x08019f44
 800d008:	08019f9c 	.word	0x08019f9c
 800d00c:	08019fc0 	.word	0x08019fc0
 800d010:	08019fe8 	.word	0x08019fe8
 800d014:	0801a000 	.word	0x0801a000
 800d018:	0801a024 	.word	0x0801a024

0800d01c <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b088      	sub	sp, #32
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d101      	bne.n	800d02e <netconn_delete+0x12>
    return ERR_OK;
 800d02a:	2300      	movs	r3, #0
 800d02c:	e016      	b.n	800d05c <netconn_delete+0x40>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	60bb      	str	r3, [r7, #8]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d032:	2329      	movs	r3, #41	; 0x29
 800d034:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800d036:	f107 0308 	add.w	r3, r7, #8
 800d03a:	4619      	mov	r1, r3
 800d03c:	4809      	ldr	r0, [pc, #36]	; (800d064 <netconn_delete+0x48>)
 800d03e:	f7ff ff55 	bl	800ceec <netconn_apimsg>
 800d042:	4603      	mov	r3, r0
 800d044:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800d046:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d002      	beq.n	800d054 <netconn_delete+0x38>
    return err;
 800d04e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d052:	e003      	b.n	800d05c <netconn_delete+0x40>
  }

  netconn_free(conn);
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f000 ff67 	bl	800df28 <netconn_free>

  return ERR_OK;
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3720      	adds	r7, #32
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}
 800d064:	0800e3ad 	.word	0x0800e3ad

0800d068 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b08a      	sub	sp, #40	; 0x28
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	60f8      	str	r0, [r7, #12]
 800d070:	60b9      	str	r1, [r7, #8]
 800d072:	4613      	mov	r3, r2
 800d074:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d108      	bne.n	800d08e <netconn_bind+0x26>
 800d07c:	4b11      	ldr	r3, [pc, #68]	; (800d0c4 <netconn_bind+0x5c>)
 800d07e:	22ff      	movs	r2, #255	; 0xff
 800d080:	4911      	ldr	r1, [pc, #68]	; (800d0c8 <netconn_bind+0x60>)
 800d082:	4812      	ldr	r0, [pc, #72]	; (800d0cc <netconn_bind+0x64>)
 800d084:	f00c f804 	bl	8019090 <iprintf>
 800d088:	f06f 030f 	mvn.w	r3, #15
 800d08c:	e015      	b.n	800d0ba <netconn_bind+0x52>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d101      	bne.n	800d098 <netconn_bind+0x30>
    addr = IP4_ADDR_ANY;
 800d094:	4b0e      	ldr	r3, [pc, #56]	; (800d0d0 <netconn_bind+0x68>)
 800d096:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800d09c:	68bb      	ldr	r3, [r7, #8]
 800d09e:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800d0a0:	88fb      	ldrh	r3, [r7, #6]
 800d0a2:	83bb      	strh	r3, [r7, #28]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800d0a4:	f107 0310 	add.w	r3, r7, #16
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	480a      	ldr	r0, [pc, #40]	; (800d0d4 <netconn_bind+0x6c>)
 800d0ac:	f7ff ff1e 	bl	800ceec <netconn_apimsg>
 800d0b0:	4603      	mov	r3, r0
 800d0b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  API_MSG_VAR_FREE(msg);

  return err;
 800d0b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3728      	adds	r7, #40	; 0x28
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}
 800d0c2:	bf00      	nop
 800d0c4:	08019f44 	.word	0x08019f44
 800d0c8:	0801a0a0 	.word	0x0801a0a0
 800d0cc:	08019fc0 	.word	0x08019fc0
 800d0d0:	0801c988 	.word	0x0801c988
 800d0d4:	0800e5b1 	.word	0x0800e5b1

0800d0d8 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b088      	sub	sp, #32
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d109      	bne.n	800d0fe <netconn_listen_with_backlog+0x26>
 800d0ea:	4b0d      	ldr	r3, [pc, #52]	; (800d120 <netconn_listen_with_backlog+0x48>)
 800d0ec:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d0f0:	490c      	ldr	r1, [pc, #48]	; (800d124 <netconn_listen_with_backlog+0x4c>)
 800d0f2:	480d      	ldr	r0, [pc, #52]	; (800d128 <netconn_listen_with_backlog+0x50>)
 800d0f4:	f00b ffcc 	bl	8019090 <iprintf>
 800d0f8:	f06f 030f 	mvn.w	r3, #15
 800d0fc:	e00b      	b.n	800d116 <netconn_listen_with_backlog+0x3e>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	60bb      	str	r3, [r7, #8]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800d102:	f107 0308 	add.w	r3, r7, #8
 800d106:	4619      	mov	r1, r3
 800d108:	4808      	ldr	r0, [pc, #32]	; (800d12c <netconn_listen_with_backlog+0x54>)
 800d10a:	f7ff feef 	bl	800ceec <netconn_apimsg>
 800d10e:	4603      	mov	r3, r0
 800d110:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 800d112:	f997 301f 	ldrsb.w	r3, [r7, #31]
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800d116:	4618      	mov	r0, r3
 800d118:	3720      	adds	r7, #32
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	08019f44 	.word	0x08019f44
 800d124:	0801a100 	.word	0x0801a100
 800d128:	08019fc0 	.word	0x08019fc0
 800d12c:	0800e671 	.word	0x0800e671

0800d130 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b086      	sub	sp, #24
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d109      	bne.n	800d154 <netconn_accept+0x24>
 800d140:	4b34      	ldr	r3, [pc, #208]	; (800d214 <netconn_accept+0xe4>)
 800d142:	f240 128d 	movw	r2, #397	; 0x18d
 800d146:	4934      	ldr	r1, [pc, #208]	; (800d218 <netconn_accept+0xe8>)
 800d148:	4834      	ldr	r0, [pc, #208]	; (800d21c <netconn_accept+0xec>)
 800d14a:	f00b ffa1 	bl	8019090 <iprintf>
 800d14e:	f06f 030f 	mvn.w	r3, #15
 800d152:	e05b      	b.n	800d20c <netconn_accept+0xdc>
  *new_conn = NULL;
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	2200      	movs	r2, #0
 800d158:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d109      	bne.n	800d174 <netconn_accept+0x44>
 800d160:	4b2c      	ldr	r3, [pc, #176]	; (800d214 <netconn_accept+0xe4>)
 800d162:	f240 128f 	movw	r2, #399	; 0x18f
 800d166:	492e      	ldr	r1, [pc, #184]	; (800d220 <netconn_accept+0xf0>)
 800d168:	482c      	ldr	r0, [pc, #176]	; (800d21c <netconn_accept+0xec>)
 800d16a:	f00b ff91 	bl	8019090 <iprintf>
 800d16e:	f06f 030f 	mvn.w	r3, #15
 800d172:	e04b      	b.n	800d20c <netconn_accept+0xdc>

  if (ERR_IS_FATAL(conn->last_err)) {
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d17a:	f113 0f0c 	cmn.w	r3, #12
 800d17e:	da03      	bge.n	800d188 <netconn_accept+0x58>
    /* don't recv on fatal errors: this might block the application task
       waiting on acceptmbox forever! */
    return conn->last_err;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d186:	e041      	b.n	800d20c <netconn_accept+0xdc>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	3314      	adds	r3, #20
 800d18c:	4618      	mov	r0, r3
 800d18e:	f00b fdff 	bl	8018d90 <sys_mbox_valid>
 800d192:	4603      	mov	r3, r0
 800d194:	2b00      	cmp	r3, #0
 800d196:	d102      	bne.n	800d19e <netconn_accept+0x6e>
    return ERR_CLSD;
 800d198:	f06f 030e 	mvn.w	r3, #14
 800d19c:	e036      	b.n	800d20c <netconn_accept+0xdc>
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	3314      	adds	r3, #20
 800d1a2:	f107 010c 	add.w	r1, r7, #12
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	f00b fd96 	bl	8018cda <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/
  newconn = (struct netconn *)accept_ptr;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	617b      	str	r3, [r7, #20]
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d005      	beq.n	800d1c6 <netconn_accept+0x96>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1be:	2200      	movs	r2, #0
 800d1c0:	2101      	movs	r1, #1
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	4798      	blx	r3

  if (accept_ptr == &netconn_aborted) {
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	4a16      	ldr	r2, [pc, #88]	; (800d224 <netconn_accept+0xf4>)
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	d102      	bne.n	800d1d4 <netconn_accept+0xa4>
    /* a connection has been aborted: out of pcbs or out of netconns during accept */
    /* @todo: set netconn error, but this would be fatal and thus block further accepts */
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_ABRT;
 800d1ce:	f06f 030c 	mvn.w	r3, #12
 800d1d2:	e01b      	b.n	800d20c <netconn_accept+0xdc>
  }
  if (newconn == NULL) {
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d114      	bne.n	800d204 <netconn_accept+0xd4>
    /* connection has been aborted */
    /* in this special case, we set the netconn error from application thread, as
       on a ready-to-accept listening netconn, there should not be anything running
       in tcpip_thread */
    NETCONN_SET_SAFE_ERR(conn, ERR_CLSD);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d00e      	beq.n	800d1fe <netconn_accept+0xce>
 800d1e0:	f00b fef2 	bl	8018fc8 <sys_arch_protect>
 800d1e4:	6138      	str	r0, [r7, #16]
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d1ec:	f113 0f0c 	cmn.w	r3, #12
 800d1f0:	db02      	blt.n	800d1f8 <netconn_accept+0xc8>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	22f1      	movs	r2, #241	; 0xf1
 800d1f6:	721a      	strb	r2, [r3, #8]
 800d1f8:	6938      	ldr	r0, [r7, #16]
 800d1fa:	f00b fef3 	bl	8018fe4 <sys_arch_unprotect>
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_CLSD;
 800d1fe:	f06f 030e 	mvn.w	r3, #14
 800d202:	e003      	b.n	800d20c <netconn_accept+0xdc>
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	697a      	ldr	r2, [r7, #20]
 800d208:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d20a:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800d20c:	4618      	mov	r0, r3
 800d20e:	3718      	adds	r7, #24
 800d210:	46bd      	mov	sp, r7
 800d212:	bd80      	pop	{r7, pc}
 800d214:	08019f44 	.word	0x08019f44
 800d218:	0801a120 	.word	0x0801a120
 800d21c:	08019fc0 	.word	0x08019fc0
 800d220:	0801a140 	.word	0x0801a140
 800d224:	2000d03c 	.word	0x2000d03c

0800d228 <netconn_recv_data>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b08a      	sub	sp, #40	; 0x28
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
 800d230:	6039      	str	r1, [r7, #0]
  void *buf = NULL;
 800d232:	2300      	movs	r3, #0
 800d234:	623b      	str	r3, [r7, #32]
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d109      	bne.n	800d250 <netconn_recv_data+0x28>
 800d23c:	4b5c      	ldr	r3, [pc, #368]	; (800d3b0 <netconn_recv_data+0x188>)
 800d23e:	f240 12e7 	movw	r2, #487	; 0x1e7
 800d242:	495c      	ldr	r1, [pc, #368]	; (800d3b4 <netconn_recv_data+0x18c>)
 800d244:	485c      	ldr	r0, [pc, #368]	; (800d3b8 <netconn_recv_data+0x190>)
 800d246:	f00b ff23 	bl	8019090 <iprintf>
 800d24a:	f06f 030f 	mvn.w	r3, #15
 800d24e:	e0aa      	b.n	800d3a6 <netconn_recv_data+0x17e>
  *new_buf = NULL;
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	2200      	movs	r2, #0
 800d254:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d109      	bne.n	800d270 <netconn_recv_data+0x48>
 800d25c:	4b54      	ldr	r3, [pc, #336]	; (800d3b0 <netconn_recv_data+0x188>)
 800d25e:	f240 12e9 	movw	r2, #489	; 0x1e9
 800d262:	4956      	ldr	r1, [pc, #344]	; (800d3bc <netconn_recv_data+0x194>)
 800d264:	4854      	ldr	r0, [pc, #336]	; (800d3b8 <netconn_recv_data+0x190>)
 800d266:	f00b ff13 	bl	8019090 <iprintf>
 800d26a:	f06f 030f 	mvn.w	r3, #15
 800d26e:	e09a      	b.n	800d3a6 <netconn_recv_data+0x17e>
#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d278:	2b10      	cmp	r3, #16
 800d27a:	d115      	bne.n	800d2a8 <netconn_recv_data+0x80>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    if (!sys_mbox_valid(&conn->recvmbox)) {
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	3310      	adds	r3, #16
 800d280:	4618      	mov	r0, r3
 800d282:	f00b fd85 	bl	8018d90 <sys_mbox_valid>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d10d      	bne.n	800d2a8 <netconn_recv_data+0x80>
      /* This happens when calling this function after receiving FIN */
      return sys_mbox_valid(&conn->acceptmbox) ? ERR_CONN : ERR_CLSD;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	3314      	adds	r3, #20
 800d290:	4618      	mov	r0, r3
 800d292:	f00b fd7d 	bl	8018d90 <sys_mbox_valid>
 800d296:	4603      	mov	r3, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d002      	beq.n	800d2a2 <netconn_recv_data+0x7a>
 800d29c:	f06f 030a 	mvn.w	r3, #10
 800d2a0:	e081      	b.n	800d3a6 <netconn_recv_data+0x17e>
 800d2a2:	f06f 030e 	mvn.w	r3, #14
 800d2a6:	e07e      	b.n	800d3a6 <netconn_recv_data+0x17e>
    }
  }
#endif /* LWIP_TCP */
  LWIP_ERROR("netconn_recv: invalid recvmbox", sys_mbox_valid(&conn->recvmbox), return ERR_CONN;);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	3310      	adds	r3, #16
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f00b fd6f 	bl	8018d90 <sys_mbox_valid>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d109      	bne.n	800d2cc <netconn_recv_data+0xa4>
 800d2b8:	4b3d      	ldr	r3, [pc, #244]	; (800d3b0 <netconn_recv_data+0x188>)
 800d2ba:	f240 12f5 	movw	r2, #501	; 0x1f5
 800d2be:	4940      	ldr	r1, [pc, #256]	; (800d3c0 <netconn_recv_data+0x198>)
 800d2c0:	483d      	ldr	r0, [pc, #244]	; (800d3b8 <netconn_recv_data+0x190>)
 800d2c2:	f00b fee5 	bl	8019090 <iprintf>
 800d2c6:	f06f 030a 	mvn.w	r3, #10
 800d2ca:	e06c      	b.n	800d3a6 <netconn_recv_data+0x17e>

  if (ERR_IS_FATAL(conn->last_err)) {
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d2d2:	f113 0f0c 	cmn.w	r3, #12
 800d2d6:	da03      	bge.n	800d2e0 <netconn_recv_data+0xb8>
    /* don't recv on fatal errors: this might block the application task
       waiting on recvmbox forever! */
    /* @todo: this does not allow us to fetch data that has been put into recvmbox
       before the fatal error occurred - is that a problem? */
    return conn->last_err;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d2de:	e062      	b.n	800d3a6 <netconn_recv_data+0x17e>
    }
#endif /* LWIP_TCP */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	3310      	adds	r3, #16
 800d2e4:	f107 0120 	add.w	r1, r7, #32
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	f00b fcf5 	bl	8018cda <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d2f8:	2b10      	cmp	r3, #16
 800d2fa:	d138      	bne.n	800d36e <netconn_recv_data+0x146>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    /* Let the stack know that we have taken the data. */
    /* @todo: Speedup: Don't block and wait for the answer here
       (to prevent multiple thread-switches). */
    API_MSG_VAR_REF(msg).conn = conn;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	60fb      	str	r3, [r7, #12]
    if (buf != NULL) {
 800d300:	6a3b      	ldr	r3, [r7, #32]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d003      	beq.n	800d30e <netconn_recv_data+0xe6>
      API_MSG_VAR_REF(msg).msg.r.len = ((struct pbuf *)buf)->tot_len;
 800d306:	6a3b      	ldr	r3, [r7, #32]
 800d308:	891b      	ldrh	r3, [r3, #8]
 800d30a:	617b      	str	r3, [r7, #20]
 800d30c:	e001      	b.n	800d312 <netconn_recv_data+0xea>
    } else {
      API_MSG_VAR_REF(msg).msg.r.len = 1;
 800d30e:	2301      	movs	r3, #1
 800d310:	617b      	str	r3, [r7, #20]
    }

    /* don't care for the return value of lwip_netconn_do_recv */
    netconn_apimsg(lwip_netconn_do_recv, &API_MSG_VAR_REF(msg));
 800d312:	f107 030c 	add.w	r3, r7, #12
 800d316:	4619      	mov	r1, r3
 800d318:	482a      	ldr	r0, [pc, #168]	; (800d3c4 <netconn_recv_data+0x19c>)
 800d31a:	f7ff fde7 	bl	800ceec <netconn_apimsg>
    API_MSG_VAR_FREE(msg);

    /* If we are closed, we indicate that we no longer wish to use the socket */
    if (buf == NULL) {
 800d31e:	6a3b      	ldr	r3, [r7, #32]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d120      	bne.n	800d366 <netconn_recv_data+0x13e>
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d005      	beq.n	800d338 <netconn_recv_data+0x110>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d330:	2200      	movs	r2, #0
 800d332:	2101      	movs	r1, #1
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d10b      	bne.n	800d358 <netconn_recv_data+0x130>
        /* race condition: RST during recv */
        return conn->last_err == ERR_OK ? ERR_RST : conn->last_err;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d003      	beq.n	800d352 <netconn_recv_data+0x12a>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d350:	e029      	b.n	800d3a6 <netconn_recv_data+0x17e>
 800d352:	f06f 030d 	mvn.w	r3, #13
 800d356:	e026      	b.n	800d3a6 <netconn_recv_data+0x17e>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800d358:	2101      	movs	r1, #1
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f000 f926 	bl	800d5ac <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800d360:	f06f 030e 	mvn.w	r3, #14
 800d364:	e01f      	b.n	800d3a6 <netconn_recv_data+0x17e>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800d366:	6a3b      	ldr	r3, [r7, #32]
 800d368:	891b      	ldrh	r3, [r3, #8]
 800d36a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800d36c:	e00d      	b.n	800d38a <netconn_recv_data+0x162>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800d36e:	6a3b      	ldr	r3, [r7, #32]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d106      	bne.n	800d382 <netconn_recv_data+0x15a>
 800d374:	4b0e      	ldr	r3, [pc, #56]	; (800d3b0 <netconn_recv_data+0x188>)
 800d376:	f240 223e 	movw	r2, #574	; 0x23e
 800d37a:	4913      	ldr	r1, [pc, #76]	; (800d3c8 <netconn_recv_data+0x1a0>)
 800d37c:	480e      	ldr	r0, [pc, #56]	; (800d3b8 <netconn_recv_data+0x190>)
 800d37e:	f00b fe87 	bl	8019090 <iprintf>
    len = netbuf_len((struct netbuf*)buf);
 800d382:	6a3b      	ldr	r3, [r7, #32]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	891b      	ldrh	r3, [r3, #8]
 800d388:	84fb      	strh	r3, [r7, #38]	; 0x26

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d005      	beq.n	800d39e <netconn_recv_data+0x176>
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d396:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800d398:	2101      	movs	r1, #1
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800d39e:	6a3a      	ldr	r2, [r7, #32]
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d3a4:	2300      	movs	r3, #0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3728      	adds	r7, #40	; 0x28
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop
 800d3b0:	08019f44 	.word	0x08019f44
 800d3b4:	0801a160 	.word	0x0801a160
 800d3b8:	08019fc0 	.word	0x08019fc0
 800d3bc:	0801a180 	.word	0x0801a180
 800d3c0:	0801a19c 	.word	0x0801a19c
 800d3c4:	0800e7f5 	.word	0x0800e7f5
 800d3c8:	0801a1bc 	.word	0x0801a1bc

0800d3cc <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b086      	sub	sp, #24
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d109      	bne.n	800d3f4 <netconn_recv+0x28>
 800d3e0:	4b31      	ldr	r3, [pc, #196]	; (800d4a8 <netconn_recv+0xdc>)
 800d3e2:	f44f 721d 	mov.w	r2, #628	; 0x274
 800d3e6:	4931      	ldr	r1, [pc, #196]	; (800d4ac <netconn_recv+0xe0>)
 800d3e8:	4831      	ldr	r0, [pc, #196]	; (800d4b0 <netconn_recv+0xe4>)
 800d3ea:	f00b fe51 	bl	8019090 <iprintf>
 800d3ee:	f06f 030f 	mvn.w	r3, #15
 800d3f2:	e054      	b.n	800d49e <netconn_recv+0xd2>
  *new_buf = NULL;
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d109      	bne.n	800d414 <netconn_recv+0x48>
 800d400:	4b29      	ldr	r3, [pc, #164]	; (800d4a8 <netconn_recv+0xdc>)
 800d402:	f240 2276 	movw	r2, #630	; 0x276
 800d406:	492b      	ldr	r1, [pc, #172]	; (800d4b4 <netconn_recv+0xe8>)
 800d408:	4829      	ldr	r0, [pc, #164]	; (800d4b0 <netconn_recv+0xe4>)
 800d40a:	f00b fe41 	bl	8019090 <iprintf>
 800d40e:	f06f 030f 	mvn.w	r3, #15
 800d412:	e044      	b.n	800d49e <netconn_recv+0xd2>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d41c:	2b10      	cmp	r3, #16
 800d41e:	d139      	bne.n	800d494 <netconn_recv+0xc8>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800d420:	2300      	movs	r3, #0
 800d422:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d424:	2006      	movs	r0, #6
 800d426:	f002 fb49 	bl	800fabc <memp_malloc>
 800d42a:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d102      	bne.n	800d438 <netconn_recv+0x6c>
      return ERR_MEM;
 800d432:	f04f 33ff 	mov.w	r3, #4294967295
 800d436:	e032      	b.n	800d49e <netconn_recv+0xd2>
    }

    err = netconn_recv_data(conn, (void **)&p);
 800d438:	f107 030c 	add.w	r3, r7, #12
 800d43c:	4619      	mov	r1, r3
 800d43e:	6878      	ldr	r0, [r7, #4]
 800d440:	f7ff fef2 	bl	800d228 <netconn_recv_data>
 800d444:	4603      	mov	r3, r0
 800d446:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800d448:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d006      	beq.n	800d45e <netconn_recv+0x92>
      memp_free(MEMP_NETBUF, buf);
 800d450:	6979      	ldr	r1, [r7, #20]
 800d452:	2006      	movs	r0, #6
 800d454:	f002 fba8 	bl	800fba8 <memp_free>
      return err;
 800d458:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d45c:	e01f      	b.n	800d49e <netconn_recv+0xd2>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d106      	bne.n	800d472 <netconn_recv+0xa6>
 800d464:	4b10      	ldr	r3, [pc, #64]	; (800d4a8 <netconn_recv+0xdc>)
 800d466:	f240 228a 	movw	r2, #650	; 0x28a
 800d46a:	4913      	ldr	r1, [pc, #76]	; (800d4b8 <netconn_recv+0xec>)
 800d46c:	4810      	ldr	r0, [pc, #64]	; (800d4b0 <netconn_recv+0xe4>)
 800d46e:	f00b fe0f 	bl	8019090 <iprintf>

    buf->p = p;
 800d472:	68fa      	ldr	r2, [r7, #12]
 800d474:	697b      	ldr	r3, [r7, #20]
 800d476:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d478:	68fa      	ldr	r2, [r7, #12]
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	2200      	movs	r2, #0
 800d482:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	2200      	movs	r2, #0
 800d488:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	697a      	ldr	r2, [r7, #20]
 800d48e:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800d490:	2300      	movs	r3, #0
 800d492:	e004      	b.n	800d49e <netconn_recv+0xd2>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf);
 800d494:	6839      	ldr	r1, [r7, #0]
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f7ff fec6 	bl	800d228 <netconn_recv_data>
 800d49c:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	3718      	adds	r7, #24
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}
 800d4a6:	bf00      	nop
 800d4a8:	08019f44 	.word	0x08019f44
 800d4ac:	0801a160 	.word	0x0801a160
 800d4b0:	08019fc0 	.word	0x08019fc0
 800d4b4:	0801a180 	.word	0x0801a180
 800d4b8:	0801a1c8 	.word	0x0801a1c8

0800d4bc <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b08a      	sub	sp, #40	; 0x28
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	60f8      	str	r0, [r7, #12]
 800d4c4:	60b9      	str	r1, [r7, #8]
 800d4c6:	607a      	str	r2, [r7, #4]
 800d4c8:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  u8_t dontblock;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d109      	bne.n	800d4e4 <netconn_write_partly+0x28>
 800d4d0:	4b31      	ldr	r3, [pc, #196]	; (800d598 <netconn_write_partly+0xdc>)
 800d4d2:	f240 22e6 	movw	r2, #742	; 0x2e6
 800d4d6:	4931      	ldr	r1, [pc, #196]	; (800d59c <netconn_write_partly+0xe0>)
 800d4d8:	4831      	ldr	r0, [pc, #196]	; (800d5a0 <netconn_write_partly+0xe4>)
 800d4da:	f00b fdd9 	bl	8019090 <iprintf>
 800d4de:	f06f 030f 	mvn.w	r3, #15
 800d4e2:	e054      	b.n	800d58e <netconn_write_partly+0xd2>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type)== NETCONN_TCP), return ERR_VAL;);
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d4ec:	2b10      	cmp	r3, #16
 800d4ee:	d009      	beq.n	800d504 <netconn_write_partly+0x48>
 800d4f0:	4b29      	ldr	r3, [pc, #164]	; (800d598 <netconn_write_partly+0xdc>)
 800d4f2:	f240 22e7 	movw	r2, #743	; 0x2e7
 800d4f6:	492b      	ldr	r1, [pc, #172]	; (800d5a4 <netconn_write_partly+0xe8>)
 800d4f8:	4829      	ldr	r0, [pc, #164]	; (800d5a0 <netconn_write_partly+0xe4>)
 800d4fa:	f00b fdc9 	bl	8019090 <iprintf>
 800d4fe:	f06f 0305 	mvn.w	r3, #5
 800d502:	e044      	b.n	800d58e <netconn_write_partly+0xd2>
  if (size == 0) {
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d101      	bne.n	800d50e <netconn_write_partly+0x52>
    return ERR_OK;
 800d50a:	2300      	movs	r3, #0
 800d50c:	e03f      	b.n	800d58e <netconn_write_partly+0xd2>
  }
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	7f1b      	ldrb	r3, [r3, #28]
 800d512:	f003 0302 	and.w	r3, r3, #2
 800d516:	2b00      	cmp	r3, #0
 800d518:	d104      	bne.n	800d524 <netconn_write_partly+0x68>
 800d51a:	78fb      	ldrb	r3, [r7, #3]
 800d51c:	f003 0304 	and.w	r3, r3, #4
 800d520:	2b00      	cmp	r3, #0
 800d522:	d001      	beq.n	800d528 <netconn_write_partly+0x6c>
 800d524:	2301      	movs	r3, #1
 800d526:	e000      	b.n	800d52a <netconn_write_partly+0x6e>
 800d528:	2300      	movs	r3, #0
 800d52a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800d52e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d532:	2b00      	cmp	r3, #0
 800d534:	d005      	beq.n	800d542 <netconn_write_partly+0x86>
 800d536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d102      	bne.n	800d542 <netconn_write_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800d53c:	f06f 0305 	mvn.w	r3, #5
 800d540:	e025      	b.n	800d58e <netconn_write_partly+0xd2>
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.w.dataptr = dataptr;
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800d54a:	78fb      	ldrb	r3, [r7, #3]
 800d54c:	f887 3020 	strb.w	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	61fb      	str	r3, [r7, #28]
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800d554:	f107 0310 	add.w	r3, r7, #16
 800d558:	4619      	mov	r1, r3
 800d55a:	4813      	ldr	r0, [pc, #76]	; (800d5a8 <netconn_write_partly+0xec>)
 800d55c:	f7ff fcc6 	bl	800ceec <netconn_apimsg>
 800d560:	4603      	mov	r3, r0
 800d562:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if ((err == ERR_OK) && (bytes_written != NULL)) {
 800d566:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d10d      	bne.n	800d58a <netconn_write_partly+0xce>
 800d56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d570:	2b00      	cmp	r3, #0
 800d572:	d00a      	beq.n	800d58a <netconn_write_partly+0xce>
    if (dontblock) {
 800d574:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d003      	beq.n	800d584 <netconn_write_partly+0xc8>
      /* nonblocking write: maybe the data has been sent partly */
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.len;
 800d57c:	69fa      	ldr	r2, [r7, #28]
 800d57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d580:	601a      	str	r2, [r3, #0]
 800d582:	e002      	b.n	800d58a <netconn_write_partly+0xce>
    } else {
      /* blocking call succeeded: all data has been sent if it */
      *bytes_written = size;
 800d584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d586:	687a      	ldr	r2, [r7, #4]
 800d588:	601a      	str	r2, [r3, #0]
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800d58a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
}
 800d58e:	4618      	mov	r0, r3
 800d590:	3728      	adds	r7, #40	; 0x28
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}
 800d596:	bf00      	nop
 800d598:	08019f44 	.word	0x08019f44
 800d59c:	0801a1f0 	.word	0x0801a1f0
 800d5a0:	08019fc0 	.word	0x08019fc0
 800d5a4:	0801a20c 	.word	0x0801a20c
 800d5a8:	0800ebd5 	.word	0x0800ebd5

0800d5ac <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b088      	sub	sp, #32
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d109      	bne.n	800d5d2 <netconn_close_shutdown+0x26>
 800d5be:	4b0f      	ldr	r3, [pc, #60]	; (800d5fc <netconn_close_shutdown+0x50>)
 800d5c0:	f44f 724a 	mov.w	r2, #808	; 0x328
 800d5c4:	490e      	ldr	r1, [pc, #56]	; (800d600 <netconn_close_shutdown+0x54>)
 800d5c6:	480f      	ldr	r0, [pc, #60]	; (800d604 <netconn_close_shutdown+0x58>)
 800d5c8:	f00b fd62 	bl	8019090 <iprintf>
 800d5cc:	f06f 030f 	mvn.w	r3, #15
 800d5d0:	e00f      	b.n	800d5f2 <netconn_close_shutdown+0x46>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	60bb      	str	r3, [r7, #8]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800d5d6:	78fb      	ldrb	r3, [r7, #3]
 800d5d8:	743b      	strb	r3, [r7, #16]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d5da:	2329      	movs	r3, #41	; 0x29
 800d5dc:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800d5de:	f107 0308 	add.w	r3, r7, #8
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	4808      	ldr	r0, [pc, #32]	; (800d608 <netconn_close_shutdown+0x5c>)
 800d5e6:	f7ff fc81 	bl	800ceec <netconn_apimsg>
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 800d5ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	3720      	adds	r7, #32
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}
 800d5fa:	bf00      	nop
 800d5fc:	08019f44 	.word	0x08019f44
 800d600:	0801a230 	.word	0x0801a230
 800d604:	08019fc0 	.word	0x08019fc0
 800d608:	0800ed35 	.word	0x0800ed35

0800d60c <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b082      	sub	sp, #8
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800d614:	2103      	movs	r1, #3
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f7ff ffc8 	bl	800d5ac <netconn_close_shutdown>
 800d61c:	4603      	mov	r3, r0
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3708      	adds	r7, #8
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
	...

0800d628 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
   const ip_addr_t *addr, u16_t port)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b088      	sub	sp, #32
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	607a      	str	r2, [r7, #4]
 800d634:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d105      	bne.n	800d648 <recv_udp+0x20>
 800d63c:	4b34      	ldr	r3, [pc, #208]	; (800d710 <recv_udp+0xe8>)
 800d63e:	22b1      	movs	r2, #177	; 0xb1
 800d640:	4934      	ldr	r1, [pc, #208]	; (800d714 <recv_udp+0xec>)
 800d642:	4835      	ldr	r0, [pc, #212]	; (800d718 <recv_udp+0xf0>)
 800d644:	f00b fd24 	bl	8019090 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d105      	bne.n	800d65a <recv_udp+0x32>
 800d64e:	4b30      	ldr	r3, [pc, #192]	; (800d710 <recv_udp+0xe8>)
 800d650:	22b2      	movs	r2, #178	; 0xb2
 800d652:	4932      	ldr	r1, [pc, #200]	; (800d71c <recv_udp+0xf4>)
 800d654:	4830      	ldr	r0, [pc, #192]	; (800d718 <recv_udp+0xf0>)
 800d656:	f00b fd1b 	bl	8019090 <iprintf>
  conn = (struct netconn *)arg;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800d65e:	69fb      	ldr	r3, [r7, #28]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d103      	bne.n	800d66c <recv_udp+0x44>
    pbuf_free(p);
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f003 f837 	bl	80106d8 <pbuf_free>
    return;
 800d66a:	e04d      	b.n	800d708 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800d66c:	69fb      	ldr	r3, [r7, #28]
 800d66e:	685b      	ldr	r3, [r3, #4]
 800d670:	68ba      	ldr	r2, [r7, #8]
 800d672:	429a      	cmp	r2, r3
 800d674:	d005      	beq.n	800d682 <recv_udp+0x5a>
 800d676:	4b26      	ldr	r3, [pc, #152]	; (800d710 <recv_udp+0xe8>)
 800d678:	22ba      	movs	r2, #186	; 0xba
 800d67a:	4929      	ldr	r1, [pc, #164]	; (800d720 <recv_udp+0xf8>)
 800d67c:	4826      	ldr	r0, [pc, #152]	; (800d718 <recv_udp+0xf0>)
 800d67e:	f00b fd07 	bl	8019090 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!sys_mbox_valid(&conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!sys_mbox_valid(&conn->recvmbox)) {
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	3310      	adds	r3, #16
 800d686:	4618      	mov	r0, r3
 800d688:	f00b fb82 	bl	8018d90 <sys_mbox_valid>
 800d68c:	4603      	mov	r3, r0
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d103      	bne.n	800d69a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800d692:	6878      	ldr	r0, [r7, #4]
 800d694:	f003 f820 	bl	80106d8 <pbuf_free>
    return;
 800d698:	e036      	b.n	800d708 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d69a:	2006      	movs	r0, #6
 800d69c:	f002 fa0e 	bl	800fabc <memp_malloc>
 800d6a0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800d6a2:	69bb      	ldr	r3, [r7, #24]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d103      	bne.n	800d6b0 <recv_udp+0x88>
    pbuf_free(p);
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f003 f815 	bl	80106d8 <pbuf_free>
    return;
 800d6ae:	e02b      	b.n	800d708 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800d6b0:	69bb      	ldr	r3, [r7, #24]
 800d6b2:	687a      	ldr	r2, [r7, #4]
 800d6b4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d6b6:	69bb      	ldr	r3, [r7, #24]
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d002      	beq.n	800d6c8 <recv_udp+0xa0>
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	e000      	b.n	800d6ca <recv_udp+0xa2>
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	69ba      	ldr	r2, [r7, #24]
 800d6cc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d6d2:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	891b      	ldrh	r3, [r3, #8]
 800d6d8:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d6da:	69fb      	ldr	r3, [r7, #28]
 800d6dc:	3310      	adds	r3, #16
 800d6de:	69b9      	ldr	r1, [r7, #24]
 800d6e0:	4618      	mov	r0, r3
 800d6e2:	f00b fae0 	bl	8018ca6 <sys_mbox_trypost>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d003      	beq.n	800d6f4 <recv_udp+0xcc>
    netbuf_delete(buf);
 800d6ec:	69b8      	ldr	r0, [r7, #24]
 800d6ee:	f001 fbc9 	bl	800ee84 <netbuf_delete>
    return;
 800d6f2:	e009      	b.n	800d708 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d6f4:	69fb      	ldr	r3, [r7, #28]
 800d6f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d005      	beq.n	800d708 <recv_udp+0xe0>
 800d6fc:	69fb      	ldr	r3, [r7, #28]
 800d6fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d700:	8afa      	ldrh	r2, [r7, #22]
 800d702:	2100      	movs	r1, #0
 800d704:	69f8      	ldr	r0, [r7, #28]
 800d706:	4798      	blx	r3
  }
}
 800d708:	3720      	adds	r7, #32
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}
 800d70e:	bf00      	nop
 800d710:	0801a24c 	.word	0x0801a24c
 800d714:	0801a2a4 	.word	0x0801a2a4
 800d718:	0801a2c8 	.word	0x0801a2c8
 800d71c:	0801a2f0 	.word	0x0801a2f0
 800d720:	0801a310 	.word	0x0801a310

0800d724 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b088      	sub	sp, #32
 800d728:	af00      	add	r7, sp, #0
 800d72a:	60f8      	str	r0, [r7, #12]
 800d72c:	60b9      	str	r1, [r7, #8]
 800d72e:	607a      	str	r2, [r7, #4]
 800d730:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d105      	bne.n	800d744 <recv_tcp+0x20>
 800d738:	4b39      	ldr	r3, [pc, #228]	; (800d820 <recv_tcp+0xfc>)
 800d73a:	22f9      	movs	r2, #249	; 0xf9
 800d73c:	4939      	ldr	r1, [pc, #228]	; (800d824 <recv_tcp+0x100>)
 800d73e:	483a      	ldr	r0, [pc, #232]	; (800d828 <recv_tcp+0x104>)
 800d740:	f00b fca6 	bl	8019090 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d105      	bne.n	800d756 <recv_tcp+0x32>
 800d74a:	4b35      	ldr	r3, [pc, #212]	; (800d820 <recv_tcp+0xfc>)
 800d74c:	22fa      	movs	r2, #250	; 0xfa
 800d74e:	4937      	ldr	r1, [pc, #220]	; (800d82c <recv_tcp+0x108>)
 800d750:	4835      	ldr	r0, [pc, #212]	; (800d828 <recv_tcp+0x104>)
 800d752:	f00b fc9d 	bl	8019090 <iprintf>
  conn = (struct netconn *)arg;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800d75a:	69bb      	ldr	r3, [r7, #24]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d102      	bne.n	800d766 <recv_tcp+0x42>
    return ERR_VAL;
 800d760:	f06f 0305 	mvn.w	r3, #5
 800d764:	e057      	b.n	800d816 <recv_tcp+0xf2>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d766:	69bb      	ldr	r3, [r7, #24]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	68ba      	ldr	r2, [r7, #8]
 800d76c:	429a      	cmp	r2, r3
 800d76e:	d006      	beq.n	800d77e <recv_tcp+0x5a>
 800d770:	4b2b      	ldr	r3, [pc, #172]	; (800d820 <recv_tcp+0xfc>)
 800d772:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d776:	492e      	ldr	r1, [pc, #184]	; (800d830 <recv_tcp+0x10c>)
 800d778:	482b      	ldr	r0, [pc, #172]	; (800d828 <recv_tcp+0x104>)
 800d77a:	f00b fc89 	bl	8019090 <iprintf>

  if (!sys_mbox_valid(&conn->recvmbox)) {
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	3310      	adds	r3, #16
 800d782:	4618      	mov	r0, r3
 800d784:	f00b fb04 	bl	8018d90 <sys_mbox_valid>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d10d      	bne.n	800d7aa <recv_tcp+0x86>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d008      	beq.n	800d7a6 <recv_tcp+0x82>
      tcp_recved(pcb, p->tot_len);
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	891b      	ldrh	r3, [r3, #8]
 800d798:	4619      	mov	r1, r3
 800d79a:	68b8      	ldr	r0, [r7, #8]
 800d79c:	f003 fe76 	bl	801148c <tcp_recved>
      pbuf_free(p);
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f002 ff99 	bl	80106d8 <pbuf_free>
    }
    return ERR_OK;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	e035      	b.n	800d816 <recv_tcp+0xf2>
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  /* don't overwrite fatal errors! */
  if (err != ERR_OK) {
 800d7aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d011      	beq.n	800d7d6 <recv_tcp+0xb2>
    NETCONN_SET_SAFE_ERR(conn, err);
 800d7b2:	69bb      	ldr	r3, [r7, #24]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d00e      	beq.n	800d7d6 <recv_tcp+0xb2>
 800d7b8:	f00b fc06 	bl	8018fc8 <sys_arch_protect>
 800d7bc:	6178      	str	r0, [r7, #20]
 800d7be:	69bb      	ldr	r3, [r7, #24]
 800d7c0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d7c4:	f113 0f0c 	cmn.w	r3, #12
 800d7c8:	db02      	blt.n	800d7d0 <recv_tcp+0xac>
 800d7ca:	69bb      	ldr	r3, [r7, #24]
 800d7cc:	78fa      	ldrb	r2, [r7, #3]
 800d7ce:	721a      	strb	r2, [r3, #8]
 800d7d0:	6978      	ldr	r0, [r7, #20]
 800d7d2:	f00b fc07 	bl	8018fe4 <sys_arch_unprotect>
  }

  if (p != NULL) {
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d003      	beq.n	800d7e4 <recv_tcp+0xc0>
    len = p->tot_len;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	891b      	ldrh	r3, [r3, #8]
 800d7e0:	83fb      	strh	r3, [r7, #30]
 800d7e2:	e001      	b.n	800d7e8 <recv_tcp+0xc4>
  } else {
    len = 0;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, p) != ERR_OK) {
 800d7e8:	69bb      	ldr	r3, [r7, #24]
 800d7ea:	3310      	adds	r3, #16
 800d7ec:	6879      	ldr	r1, [r7, #4]
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	f00b fa59 	bl	8018ca6 <sys_mbox_trypost>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d002      	beq.n	800d800 <recv_tcp+0xdc>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d7fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d7fe:	e00a      	b.n	800d816 <recv_tcp+0xf2>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d800:	69bb      	ldr	r3, [r7, #24]
 800d802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d804:	2b00      	cmp	r3, #0
 800d806:	d005      	beq.n	800d814 <recv_tcp+0xf0>
 800d808:	69bb      	ldr	r3, [r7, #24]
 800d80a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d80c:	8bfa      	ldrh	r2, [r7, #30]
 800d80e:	2100      	movs	r1, #0
 800d810:	69b8      	ldr	r0, [r7, #24]
 800d812:	4798      	blx	r3
  }

  return ERR_OK;
 800d814:	2300      	movs	r3, #0
}
 800d816:	4618      	mov	r0, r3
 800d818:	3720      	adds	r7, #32
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}
 800d81e:	bf00      	nop
 800d820:	0801a24c 	.word	0x0801a24c
 800d824:	0801a330 	.word	0x0801a330
 800d828:	0801a2c8 	.word	0x0801a2c8
 800d82c:	0801a354 	.word	0x0801a354
 800d830:	0801a374 	.word	0x0801a374

0800d834 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b084      	sub	sp, #16
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d106      	bne.n	800d856 <poll_tcp+0x22>
 800d848:	4b29      	ldr	r3, [pc, #164]	; (800d8f0 <poll_tcp+0xbc>)
 800d84a:	f44f 729c 	mov.w	r2, #312	; 0x138
 800d84e:	4929      	ldr	r1, [pc, #164]	; (800d8f4 <poll_tcp+0xc0>)
 800d850:	4829      	ldr	r0, [pc, #164]	; (800d8f8 <poll_tcp+0xc4>)
 800d852:	f00b fc1d 	bl	8019090 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	785b      	ldrb	r3, [r3, #1]
 800d85a:	2b01      	cmp	r3, #1
 800d85c:	d104      	bne.n	800d868 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d85e:	2101      	movs	r1, #1
 800d860:	68f8      	ldr	r0, [r7, #12]
 800d862:	f001 f813 	bl	800e88c <lwip_netconn_do_writemore>
 800d866:	e016      	b.n	800d896 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	785b      	ldrb	r3, [r3, #1]
 800d86c:	2b04      	cmp	r3, #4
 800d86e:	d112      	bne.n	800d896 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d874:	2b00      	cmp	r3, #0
 800d876:	d00a      	beq.n	800d88e <poll_tcp+0x5a>
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d87c:	7a5b      	ldrb	r3, [r3, #9]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d005      	beq.n	800d88e <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d886:	7a5a      	ldrb	r2, [r3, #9]
 800d888:	3a01      	subs	r2, #1
 800d88a:	b2d2      	uxtb	r2, r2
 800d88c:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d88e:	2101      	movs	r1, #1
 800d890:	68f8      	ldr	r0, [r7, #12]
 800d892:	f000 fc13 	bl	800e0bc <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	7f1b      	ldrb	r3, [r3, #28]
 800d89a:	f003 0310 	and.w	r3, r3, #16
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d021      	beq.n	800d8e6 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	685b      	ldr	r3, [r3, #4]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d01d      	beq.n	800d8e6 <poll_tcp+0xb2>
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	685b      	ldr	r3, [r3, #4]
 800d8ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d8b2:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d8b6:	d316      	bcc.n	800d8e6 <poll_tcp+0xb2>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	685b      	ldr	r3, [r3, #4]
 800d8bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d8c0:	2b04      	cmp	r3, #4
 800d8c2:	d810      	bhi.n	800d8e6 <poll_tcp+0xb2>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	7f1b      	ldrb	r3, [r3, #28]
 800d8c8:	f023 0310 	bic.w	r3, r3, #16
 800d8cc:	b2da      	uxtb	r2, r3
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d005      	beq.n	800d8e6 <poll_tcp+0xb2>
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8de:	2200      	movs	r2, #0
 800d8e0:	2102      	movs	r1, #2
 800d8e2:	68f8      	ldr	r0, [r7, #12]
 800d8e4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d8e6:	2300      	movs	r3, #0
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3710      	adds	r7, #16
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}
 800d8f0:	0801a24c 	.word	0x0801a24c
 800d8f4:	0801a394 	.word	0x0801a394
 800d8f8:	0801a2c8 	.word	0x0801a2c8

0800d8fc <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b086      	sub	sp, #24
 800d900:	af00      	add	r7, sp, #0
 800d902:	60f8      	str	r0, [r7, #12]
 800d904:	60b9      	str	r1, [r7, #8]
 800d906:	4613      	mov	r3, r2
 800d908:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d106      	bne.n	800d922 <sent_tcp+0x26>
 800d914:	4b20      	ldr	r3, [pc, #128]	; (800d998 <sent_tcp+0x9c>)
 800d916:	f240 1261 	movw	r2, #353	; 0x161
 800d91a:	4920      	ldr	r1, [pc, #128]	; (800d99c <sent_tcp+0xa0>)
 800d91c:	4820      	ldr	r0, [pc, #128]	; (800d9a0 <sent_tcp+0xa4>)
 800d91e:	f00b fbb7 	bl	8019090 <iprintf>

  if (conn) {
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d032      	beq.n	800d98e <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	785b      	ldrb	r3, [r3, #1]
 800d92c:	2b01      	cmp	r3, #1
 800d92e:	d104      	bne.n	800d93a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d930:	2101      	movs	r1, #1
 800d932:	6978      	ldr	r0, [r7, #20]
 800d934:	f000 ffaa 	bl	800e88c <lwip_netconn_do_writemore>
 800d938:	e007      	b.n	800d94a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800d93a:	697b      	ldr	r3, [r7, #20]
 800d93c:	785b      	ldrb	r3, [r3, #1]
 800d93e:	2b04      	cmp	r3, #4
 800d940:	d103      	bne.n	800d94a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d942:	2101      	movs	r1, #1
 800d944:	6978      	ldr	r0, [r7, #20]
 800d946:	f000 fbb9 	bl	800e0bc <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	685b      	ldr	r3, [r3, #4]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d01d      	beq.n	800d98e <sent_tcp+0x92>
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	685b      	ldr	r3, [r3, #4]
 800d956:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d95a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d95e:	d316      	bcc.n	800d98e <sent_tcp+0x92>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	685b      	ldr	r3, [r3, #4]
 800d964:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d968:	2b04      	cmp	r3, #4
 800d96a:	d810      	bhi.n	800d98e <sent_tcp+0x92>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	7f1b      	ldrb	r3, [r3, #28]
 800d970:	f023 0310 	bic.w	r3, r3, #16
 800d974:	b2da      	uxtb	r2, r3
 800d976:	697b      	ldr	r3, [r7, #20]
 800d978:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d005      	beq.n	800d98e <sent_tcp+0x92>
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d986:	88fa      	ldrh	r2, [r7, #6]
 800d988:	2102      	movs	r1, #2
 800d98a:	6978      	ldr	r0, [r7, #20]
 800d98c:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d98e:	2300      	movs	r3, #0
}
 800d990:	4618      	mov	r0, r3
 800d992:	3718      	adds	r7, #24
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}
 800d998:	0801a24c 	.word	0x0801a24c
 800d99c:	0801a394 	.word	0x0801a394
 800d9a0:	0801a2c8 	.word	0x0801a2c8

0800d9a4 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b08a      	sub	sp, #40	; 0x28
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;

  conn = (struct netconn *)arg;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	627b      	str	r3, [r7, #36]	; 0x24
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d106      	bne.n	800d9c8 <err_tcp+0x24>
 800d9ba:	4b6c      	ldr	r3, [pc, #432]	; (800db6c <err_tcp+0x1c8>)
 800d9bc:	f44f 72c2 	mov.w	r2, #388	; 0x184
 800d9c0:	496b      	ldr	r1, [pc, #428]	; (800db70 <err_tcp+0x1cc>)
 800d9c2:	486c      	ldr	r0, [pc, #432]	; (800db74 <err_tcp+0x1d0>)
 800d9c4:	f00b fb64 	bl	8019090 <iprintf>

  conn->pcb.tcp = NULL;
 800d9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	605a      	str	r2, [r3, #4]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800d9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d0:	785b      	ldrb	r3, [r3, #1]
 800d9d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  conn->state = NETCONN_NONE;
 800d9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d8:	2200      	movs	r2, #0
 800d9da:	705a      	strb	r2, [r3, #1]

  if (old_state == NETCONN_CLOSE) {
 800d9dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d9e0:	2b04      	cmp	r3, #4
 800d9e2:	d114      	bne.n	800da0e <err_tcp+0x6a>
    /* RST during close: let close return success & dealloc the netconn */
    err = ERR_OK;
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	70fb      	strb	r3, [r7, #3]
    NETCONN_SET_SAFE_ERR(conn, ERR_OK);
 800d9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d018      	beq.n	800da20 <err_tcp+0x7c>
 800d9ee:	f00b faeb 	bl	8018fc8 <sys_arch_protect>
 800d9f2:	61b8      	str	r0, [r7, #24]
 800d9f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9f6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d9fa:	f113 0f0c 	cmn.w	r3, #12
 800d9fe:	db02      	blt.n	800da06 <err_tcp+0x62>
 800da00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da02:	2200      	movs	r2, #0
 800da04:	721a      	strb	r2, [r3, #8]
 800da06:	69b8      	ldr	r0, [r7, #24]
 800da08:	f00b faec 	bl	8018fe4 <sys_arch_unprotect>
 800da0c:	e008      	b.n	800da20 <err_tcp+0x7c>
  } else {
    /* no check since this is always fatal! */
    SYS_ARCH_SET(conn->last_err, err);
 800da0e:	f00b fadb 	bl	8018fc8 <sys_arch_protect>
 800da12:	61f8      	str	r0, [r7, #28]
 800da14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da16:	78fa      	ldrb	r2, [r7, #3]
 800da18:	721a      	strb	r2, [r3, #8]
 800da1a:	69f8      	ldr	r0, [r7, #28]
 800da1c:	f00b fae2 	bl	8018fe4 <sys_arch_unprotect>
  }

  /* @todo: the type of NETCONN_EVT created should depend on 'old_state' */

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800da20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da24:	2b00      	cmp	r3, #0
 800da26:	d005      	beq.n	800da34 <err_tcp+0x90>
 800da28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da2c:	2200      	movs	r2, #0
 800da2e:	2104      	movs	r1, #4
 800da30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da32:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800da34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d005      	beq.n	800da48 <err_tcp+0xa4>
 800da3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da40:	2200      	movs	r2, #0
 800da42:	2100      	movs	r1, #0
 800da44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da46:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800da48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d005      	beq.n	800da5c <err_tcp+0xb8>
 800da50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da54:	2200      	movs	r2, #0
 800da56:	2102      	movs	r1, #2
 800da58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da5a:	4798      	blx	r3

  /* pass NULL-message to recvmbox to wake up pending recv */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800da5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da5e:	3310      	adds	r3, #16
 800da60:	4618      	mov	r0, r3
 800da62:	f00b f995 	bl	8018d90 <sys_mbox_valid>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d005      	beq.n	800da78 <err_tcp+0xd4>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, NULL);
 800da6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da6e:	3310      	adds	r3, #16
 800da70:	2100      	movs	r1, #0
 800da72:	4618      	mov	r0, r3
 800da74:	f00b f917 	bl	8018ca6 <sys_mbox_trypost>
  }
  /* pass NULL-message to acceptmbox to wake up pending accept */
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800da78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da7a:	3314      	adds	r3, #20
 800da7c:	4618      	mov	r0, r3
 800da7e:	f00b f987 	bl	8018d90 <sys_mbox_valid>
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	d005      	beq.n	800da94 <err_tcp+0xf0>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, NULL);
 800da88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da8a:	3314      	adds	r3, #20
 800da8c:	2100      	movs	r1, #0
 800da8e:	4618      	mov	r0, r3
 800da90:	f00b f909 	bl	8018ca6 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800da94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d007      	beq.n	800daac <err_tcp+0x108>
 800da9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800daa0:	2b04      	cmp	r3, #4
 800daa2:	d003      	beq.n	800daac <err_tcp+0x108>
 800daa4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800daa8:	2b03      	cmp	r3, #3
 800daaa:	d14d      	bne.n	800db48 <err_tcp+0x1a4>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800daac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daae:	7f1b      	ldrb	r3, [r3, #28]
 800dab0:	f003 0304 	and.w	r3, r3, #4
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	bf14      	ite	ne
 800dab8:	2301      	movne	r3, #1
 800daba:	2300      	moveq	r3, #0
 800dabc:	b2db      	uxtb	r3, r3
 800dabe:	617b      	str	r3, [r7, #20]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800dac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dac2:	7f1b      	ldrb	r3, [r3, #28]
 800dac4:	f023 0304 	bic.w	r3, r3, #4
 800dac8:	b2da      	uxtb	r2, r3
 800daca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dacc:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800dace:	697b      	ldr	r3, [r7, #20]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d145      	bne.n	800db60 <err_tcp+0x1bc>
      sys_sem_t* op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d106      	bne.n	800daea <err_tcp+0x146>
 800dadc:	4b23      	ldr	r3, [pc, #140]	; (800db6c <err_tcp+0x1c8>)
 800dade:	f240 12b3 	movw	r2, #435	; 0x1b3
 800dae2:	4925      	ldr	r1, [pc, #148]	; (800db78 <err_tcp+0x1d4>)
 800dae4:	4823      	ldr	r0, [pc, #140]	; (800db74 <err_tcp+0x1d0>)
 800dae6:	f00b fad3 	bl	8019090 <iprintf>
      conn->current_msg->err = err;
 800daea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daee:	78fa      	ldrb	r2, [r7, #3]
 800daf0:	711a      	strb	r2, [r3, #4]
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800daf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	330c      	adds	r3, #12
 800dafa:	613b      	str	r3, [r7, #16]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800dafc:	6938      	ldr	r0, [r7, #16]
 800dafe:	f00b f9d8 	bl	8018eb2 <sys_sem_valid>
 800db02:	4603      	mov	r3, r0
 800db04:	2b00      	cmp	r3, #0
 800db06:	d106      	bne.n	800db16 <err_tcp+0x172>
 800db08:	4b18      	ldr	r3, [pc, #96]	; (800db6c <err_tcp+0x1c8>)
 800db0a:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 800db0e:	491b      	ldr	r1, [pc, #108]	; (800db7c <err_tcp+0x1d8>)
 800db10:	4818      	ldr	r0, [pc, #96]	; (800db74 <err_tcp+0x1d0>)
 800db12:	f00b fabd 	bl	8019090 <iprintf>
      conn->current_msg = NULL;
 800db16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db18:	2200      	movs	r2, #0
 800db1a:	625a      	str	r2, [r3, #36]	; 0x24
      /* wake up the waiting task */
      NETCONN_SET_SAFE_ERR(conn, err);
 800db1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d00e      	beq.n	800db40 <err_tcp+0x19c>
 800db22:	f00b fa51 	bl	8018fc8 <sys_arch_protect>
 800db26:	60f8      	str	r0, [r7, #12]
 800db28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db2a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800db2e:	f113 0f0c 	cmn.w	r3, #12
 800db32:	db02      	blt.n	800db3a <err_tcp+0x196>
 800db34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db36:	78fa      	ldrb	r2, [r7, #3]
 800db38:	721a      	strb	r2, [r3, #8]
 800db3a:	68f8      	ldr	r0, [r7, #12]
 800db3c:	f00b fa52 	bl	8018fe4 <sys_arch_unprotect>
      sys_sem_signal(op_completed_sem);
 800db40:	6938      	ldr	r0, [r7, #16]
 800db42:	f00b f99c 	bl	8018e7e <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800db46:	e00b      	b.n	800db60 <err_tcp+0x1bc>
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800db48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d008      	beq.n	800db62 <err_tcp+0x1be>
 800db50:	4b06      	ldr	r3, [pc, #24]	; (800db6c <err_tcp+0x1c8>)
 800db52:	f240 12bd 	movw	r2, #445	; 0x1bd
 800db56:	490a      	ldr	r1, [pc, #40]	; (800db80 <err_tcp+0x1dc>)
 800db58:	4806      	ldr	r0, [pc, #24]	; (800db74 <err_tcp+0x1d0>)
 800db5a:	f00b fa99 	bl	8019090 <iprintf>
  }
}
 800db5e:	e000      	b.n	800db62 <err_tcp+0x1be>
      (old_state == NETCONN_CONNECT)) {
 800db60:	bf00      	nop
}
 800db62:	bf00      	nop
 800db64:	3728      	adds	r7, #40	; 0x28
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
 800db6a:	bf00      	nop
 800db6c:	0801a24c 	.word	0x0801a24c
 800db70:	0801a394 	.word	0x0801a394
 800db74:	0801a2c8 	.word	0x0801a2c8
 800db78:	0801a3a4 	.word	0x0801a3a4
 800db7c:	0801a3c0 	.word	0x0801a3c0
 800db80:	0801a3dc 	.word	0x0801a3dc

0800db84 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	685b      	ldr	r3, [r3, #4]
 800db90:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800db92:	6879      	ldr	r1, [r7, #4]
 800db94:	68f8      	ldr	r0, [r7, #12]
 800db96:	f004 fa5b 	bl	8012050 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800db9a:	490a      	ldr	r1, [pc, #40]	; (800dbc4 <setup_tcp+0x40>)
 800db9c:	68f8      	ldr	r0, [r7, #12]
 800db9e:	f004 fa69 	bl	8012074 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800dba2:	4909      	ldr	r1, [pc, #36]	; (800dbc8 <setup_tcp+0x44>)
 800dba4:	68f8      	ldr	r0, [r7, #12]
 800dba6:	f004 fa87 	bl	80120b8 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800dbaa:	2202      	movs	r2, #2
 800dbac:	4907      	ldr	r1, [pc, #28]	; (800dbcc <setup_tcp+0x48>)
 800dbae:	68f8      	ldr	r0, [r7, #12]
 800dbb0:	f004 fadc 	bl	801216c <tcp_poll>
  tcp_err(pcb, err_tcp);
 800dbb4:	4906      	ldr	r1, [pc, #24]	; (800dbd0 <setup_tcp+0x4c>)
 800dbb6:	68f8      	ldr	r0, [r7, #12]
 800dbb8:	f004 fa9e 	bl	80120f8 <tcp_err>
}
 800dbbc:	bf00      	nop
 800dbbe:	3710      	adds	r7, #16
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}
 800dbc4:	0800d725 	.word	0x0800d725
 800dbc8:	0800d8fd 	.word	0x0800d8fd
 800dbcc:	0800d835 	.word	0x0800d835
 800dbd0:	0800d9a5 	.word	0x0800d9a5

0800dbd4 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b088      	sub	sp, #32
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	60f8      	str	r0, [r7, #12]
 800dbdc:	60b9      	str	r1, [r7, #8]
 800dbde:	4613      	mov	r3, r2
 800dbe0:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800dbe6:	69fb      	ldr	r3, [r7, #28]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d102      	bne.n	800dbf2 <accept_function+0x1e>
    return ERR_VAL;
 800dbec:	f06f 0305 	mvn.w	r3, #5
 800dbf0:	e08d      	b.n	800dd0e <accept_function+0x13a>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 800dbf2:	69fb      	ldr	r3, [r7, #28]
 800dbf4:	3314      	adds	r3, #20
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f00b f8ca 	bl	8018d90 <sys_mbox_valid>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d102      	bne.n	800dc08 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800dc02:	f06f 0305 	mvn.w	r3, #5
 800dc06:	e082      	b.n	800dd0e <accept_function+0x13a>
  }

  if (newpcb == NULL) {
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d115      	bne.n	800dc3a <accept_function+0x66>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 800dc0e:	69fb      	ldr	r3, [r7, #28]
 800dc10:	3314      	adds	r3, #20
 800dc12:	4941      	ldr	r1, [pc, #260]	; (800dd18 <accept_function+0x144>)
 800dc14:	4618      	mov	r0, r3
 800dc16:	f00b f846 	bl	8018ca6 <sys_mbox_trypost>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d109      	bne.n	800dc34 <accept_function+0x60>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dc20:	69fb      	ldr	r3, [r7, #28]
 800dc22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d005      	beq.n	800dc34 <accept_function+0x60>
 800dc28:	69fb      	ldr	r3, [r7, #28]
 800dc2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	2100      	movs	r1, #0
 800dc30:	69f8      	ldr	r0, [r7, #28]
 800dc32:	4798      	blx	r3
    }
    return ERR_VAL;
 800dc34:	f06f 0305 	mvn.w	r3, #5
 800dc38:	e069      	b.n	800dd0e <accept_function+0x13a>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->tate: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800dc3a:	69fb      	ldr	r3, [r7, #28]
 800dc3c:	781a      	ldrb	r2, [r3, #0]
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc42:	4619      	mov	r1, r3
 800dc44:	4610      	mov	r0, r2
 800dc46:	f000 f8ff 	bl	800de48 <netconn_alloc>
 800dc4a:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800dc4c:	69bb      	ldr	r3, [r7, #24]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d115      	bne.n	800dc7e <accept_function+0xaa>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	3314      	adds	r3, #20
 800dc56:	4930      	ldr	r1, [pc, #192]	; (800dd18 <accept_function+0x144>)
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f00b f824 	bl	8018ca6 <sys_mbox_trypost>
 800dc5e:	4603      	mov	r3, r0
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d109      	bne.n	800dc78 <accept_function+0xa4>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dc64:	69fb      	ldr	r3, [r7, #28]
 800dc66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d005      	beq.n	800dc78 <accept_function+0xa4>
 800dc6c:	69fb      	ldr	r3, [r7, #28]
 800dc6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc70:	2200      	movs	r2, #0
 800dc72:	2100      	movs	r1, #0
 800dc74:	69f8      	ldr	r0, [r7, #28]
 800dc76:	4798      	blx	r3
    }
    return ERR_MEM;
 800dc78:	f04f 33ff 	mov.w	r3, #4294967295
 800dc7c:	e047      	b.n	800dd0e <accept_function+0x13a>
  }
  newconn->pcb.tcp = newpcb;
 800dc7e:	69bb      	ldr	r3, [r7, #24]
 800dc80:	68ba      	ldr	r2, [r7, #8]
 800dc82:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800dc84:	69b8      	ldr	r0, [r7, #24]
 800dc86:	f7ff ff7d 	bl	800db84 <setup_tcp>
  /* no protection: when creating the pcb, the netconn is not yet known
     to the application thread */
  newconn->last_err = err;
 800dc8a:	69bb      	ldr	r3, [r7, #24]
 800dc8c:	79fa      	ldrb	r2, [r7, #7]
 800dc8e:	721a      	strb	r2, [r3, #8]

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800dc90:	69fb      	ldr	r3, [r7, #28]
 800dc92:	3314      	adds	r3, #20
 800dc94:	69b9      	ldr	r1, [r7, #24]
 800dc96:	4618      	mov	r0, r3
 800dc98:	f00b f805 	bl	8018ca6 <sys_mbox_trypost>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d02a      	beq.n	800dcf8 <accept_function+0x124>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb* pcb = newconn->pcb.tcp;
 800dca2:	69bb      	ldr	r3, [r7, #24]
 800dca4:	685b      	ldr	r3, [r3, #4]
 800dca6:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800dca8:	2100      	movs	r1, #0
 800dcaa:	6978      	ldr	r0, [r7, #20]
 800dcac:	f004 f9d0 	bl	8012050 <tcp_arg>
    tcp_recv(pcb, NULL);
 800dcb0:	2100      	movs	r1, #0
 800dcb2:	6978      	ldr	r0, [r7, #20]
 800dcb4:	f004 f9de 	bl	8012074 <tcp_recv>
    tcp_sent(pcb, NULL);
 800dcb8:	2100      	movs	r1, #0
 800dcba:	6978      	ldr	r0, [r7, #20]
 800dcbc:	f004 f9fc 	bl	80120b8 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	2100      	movs	r1, #0
 800dcc4:	6978      	ldr	r0, [r7, #20]
 800dcc6:	f004 fa51 	bl	801216c <tcp_poll>
    tcp_err(pcb, NULL);
 800dcca:	2100      	movs	r1, #0
 800dccc:	6978      	ldr	r0, [r7, #20]
 800dcce:	f004 fa13 	bl	80120f8 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800dcd2:	69bb      	ldr	r3, [r7, #24]
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800dcd8:	69bb      	ldr	r3, [r7, #24]
 800dcda:	3310      	adds	r3, #16
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f00a ffbb 	bl	8018c58 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800dce2:	69bb      	ldr	r3, [r7, #24]
 800dce4:	3310      	adds	r3, #16
 800dce6:	4618      	mov	r0, r3
 800dce8:	f00b f863 	bl	8018db2 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800dcec:	69b8      	ldr	r0, [r7, #24]
 800dcee:	f000 f91b 	bl	800df28 <netconn_free>
    return ERR_MEM;
 800dcf2:	f04f 33ff 	mov.w	r3, #4294967295
 800dcf6:	e00a      	b.n	800dd0e <accept_function+0x13a>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dcf8:	69fb      	ldr	r3, [r7, #28]
 800dcfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d005      	beq.n	800dd0c <accept_function+0x138>
 800dd00:	69fb      	ldr	r3, [r7, #28]
 800dd02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd04:	2200      	movs	r2, #0
 800dd06:	2100      	movs	r1, #0
 800dd08:	69f8      	ldr	r0, [r7, #28]
 800dd0a:	4798      	blx	r3
  }

  return ERR_OK;
 800dd0c:	2300      	movs	r3, #0
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3720      	adds	r7, #32
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
 800dd16:	bf00      	nop
 800dd18:	2000d03c 	.word	0x2000d03c

0800dd1c <pcb_new>:
 *
 * @param msg the api_msg_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800dd1c:	b590      	push	{r4, r7, lr}
 800dd1e:	b085      	sub	sp, #20
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800dd24:	2300      	movs	r3, #0
 800dd26:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	685b      	ldr	r3, [r3, #4]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d006      	beq.n	800dd40 <pcb_new+0x24>
 800dd32:	4b2b      	ldr	r3, [pc, #172]	; (800dde0 <pcb_new+0xc4>)
 800dd34:	f44f 720b 	mov.w	r2, #556	; 0x22c
 800dd38:	492a      	ldr	r1, [pc, #168]	; (800dde4 <pcb_new+0xc8>)
 800dd3a:	482b      	ldr	r0, [pc, #172]	; (800dde8 <pcb_new+0xcc>)
 800dd3c:	f00b f9a8 	bl	8019090 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif
  
  /* Allocate a PCB for this connection */
  switch(NETCONNTYPE_GROUP(msg->conn->type)) {
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	781b      	ldrb	r3, [r3, #0]
 800dd46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd4a:	2b10      	cmp	r3, #16
 800dd4c:	d022      	beq.n	800dd94 <pcb_new+0x78>
 800dd4e:	2b20      	cmp	r3, #32
 800dd50:	d133      	bne.n	800ddba <pcb_new+0x9e>
    }
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681c      	ldr	r4, [r3, #0]
 800dd56:	7bfb      	ldrb	r3, [r7, #15]
 800dd58:	4618      	mov	r0, r3
 800dd5a:	f008 fd16 	bl	801678a <udp_new_ip_type>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.udp != NULL) {
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	685b      	ldr	r3, [r3, #4]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d02a      	beq.n	800ddc2 <pcb_new+0xa6>
#if LWIP_UDPLITE
      if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
      }
#endif /* LWIP_UDPLITE */
      if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	781b      	ldrb	r3, [r3, #0]
 800dd72:	2b22      	cmp	r3, #34	; 0x22
 800dd74:	d104      	bne.n	800dd80 <pcb_new+0x64>
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	685b      	ldr	r3, [r3, #4]
 800dd7c:	2201      	movs	r2, #1
 800dd7e:	741a      	strb	r2, [r3, #16]
      }
      udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	6858      	ldr	r0, [r3, #4]
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	461a      	mov	r2, r3
 800dd8c:	4917      	ldr	r1, [pc, #92]	; (800ddec <pcb_new+0xd0>)
 800dd8e:	f008 fca1 	bl	80166d4 <udp_recv>
    }
    break;
 800dd92:	e016      	b.n	800ddc2 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681c      	ldr	r4, [r3, #0]
 800dd98:	7bfb      	ldrb	r3, [r7, #15]
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f004 f94a 	bl	8012034 <tcp_new_ip_type>
 800dda0:	4603      	mov	r3, r0
 800dda2:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.tcp != NULL) {
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	685b      	ldr	r3, [r3, #4]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d00b      	beq.n	800ddc6 <pcb_new+0xaa>
      setup_tcp(msg->conn);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7ff fee6 	bl	800db84 <setup_tcp>
    }
    break;
 800ddb8:	e005      	b.n	800ddc6 <pcb_new+0xaa>
#endif /* LWIP_TCP */
  default:
    /* Unsupported netconn type, e.g. protocol disabled */
    msg->err = ERR_VAL;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	22fa      	movs	r2, #250	; 0xfa
 800ddbe:	711a      	strb	r2, [r3, #4]
    return;
 800ddc0:	e00a      	b.n	800ddd8 <pcb_new+0xbc>
    break;
 800ddc2:	bf00      	nop
 800ddc4:	e000      	b.n	800ddc8 <pcb_new+0xac>
    break;
 800ddc6:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d102      	bne.n	800ddd8 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	22ff      	movs	r2, #255	; 0xff
 800ddd6:	711a      	strb	r2, [r3, #4]
  }
}
 800ddd8:	3714      	adds	r7, #20
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd90      	pop	{r4, r7, pc}
 800ddde:	bf00      	nop
 800dde0:	0801a24c 	.word	0x0801a24c
 800dde4:	0801a3f8 	.word	0x0801a3f8
 800dde8:	0801a2c8 	.word	0x0801a2c8
 800ddec:	0800d629 	.word	0x0800d629

0800ddf0 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b084      	sub	sp, #16
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	2200      	movs	r2, #0
 800de00:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	685b      	ldr	r3, [r3, #4]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d102      	bne.n	800de12 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800de0c:	68f8      	ldr	r0, [r7, #12]
 800de0e:	f7ff ff85 	bl	800dd1c <pcb_new>
  }
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d012      	beq.n	800de40 <lwip_netconn_do_newconn+0x50>
 800de1a:	f00b f8d5 	bl	8018fc8 <sys_arch_protect>
 800de1e:	60b8      	str	r0, [r7, #8]
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800de28:	f113 0f0c 	cmn.w	r3, #12
 800de2c:	db05      	blt.n	800de3a <lwip_netconn_do_newconn+0x4a>
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	68fa      	ldr	r2, [r7, #12]
 800de34:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800de38:	721a      	strb	r2, [r3, #8]
 800de3a:	68b8      	ldr	r0, [r7, #8]
 800de3c:	f00b f8d2 	bl	8018fe4 <sys_arch_unprotect>
}
 800de40:	bf00      	nop
 800de42:	3710      	adds	r7, #16
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}

0800de48 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b084      	sub	sp, #16
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	4603      	mov	r3, r0
 800de50:	6039      	str	r1, [r7, #0]
 800de52:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800de54:	2007      	movs	r0, #7
 800de56:	f001 fe31 	bl	800fabc <memp_malloc>
 800de5a:	60b8      	str	r0, [r7, #8]
  if (conn == NULL) {
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d101      	bne.n	800de66 <netconn_alloc+0x1e>
    return NULL;
 800de62:	2300      	movs	r3, #0
 800de64:	e055      	b.n	800df12 <netconn_alloc+0xca>
  }

  conn->last_err = ERR_OK;
 800de66:	68bb      	ldr	r3, [r7, #8]
 800de68:	2200      	movs	r2, #0
 800de6a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	79fa      	ldrb	r2, [r7, #7]
 800de70:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	2200      	movs	r2, #0
 800de76:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch(NETCONNTYPE_GROUP(t)) {
 800de78:	79fb      	ldrb	r3, [r7, #7]
 800de7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800de7e:	2b10      	cmp	r3, #16
 800de80:	d004      	beq.n	800de8c <netconn_alloc+0x44>
 800de82:	2b20      	cmp	r3, #32
 800de84:	d105      	bne.n	800de92 <netconn_alloc+0x4a>
    size = DEFAULT_RAW_RECVMBOX_SIZE;
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    size = DEFAULT_UDP_RECVMBOX_SIZE;
 800de86:	2306      	movs	r3, #6
 800de88:	60fb      	str	r3, [r7, #12]
    break;
 800de8a:	e00a      	b.n	800dea2 <netconn_alloc+0x5a>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    size = DEFAULT_TCP_RECVMBOX_SIZE;
 800de8c:	2306      	movs	r3, #6
 800de8e:	60fb      	str	r3, [r7, #12]
    break;
 800de90:	e007      	b.n	800dea2 <netconn_alloc+0x5a>
#endif /* LWIP_TCP */
  default:
    LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800de92:	4b22      	ldr	r3, [pc, #136]	; (800df1c <netconn_alloc+0xd4>)
 800de94:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800de98:	4921      	ldr	r1, [pc, #132]	; (800df20 <netconn_alloc+0xd8>)
 800de9a:	4822      	ldr	r0, [pc, #136]	; (800df24 <netconn_alloc+0xdc>)
 800de9c:	f00b f8f8 	bl	8019090 <iprintf>
    goto free_and_return;
 800dea0:	e032      	b.n	800df08 <netconn_alloc+0xc0>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	3310      	adds	r3, #16
 800dea6:	68f9      	ldr	r1, [r7, #12]
 800dea8:	4618      	mov	r0, r3
 800deaa:	f00a feb3 	bl	8018c14 <sys_mbox_new>
 800deae:	4603      	mov	r3, r0
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d128      	bne.n	800df06 <netconn_alloc+0xbe>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800deb4:	68bb      	ldr	r3, [r7, #8]
 800deb6:	330c      	adds	r3, #12
 800deb8:	2100      	movs	r1, #0
 800deba:	4618      	mov	r0, r3
 800debc:	f00a ff86 	bl	8018dcc <sys_sem_new>
 800dec0:	4603      	mov	r3, r0
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d005      	beq.n	800ded2 <netconn_alloc+0x8a>
    sys_mbox_free(&conn->recvmbox);
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	3310      	adds	r3, #16
 800deca:	4618      	mov	r0, r3
 800decc:	f00a fec4 	bl	8018c58 <sys_mbox_free>
    goto free_and_return;
 800ded0:	e01a      	b.n	800df08 <netconn_alloc+0xc0>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	3314      	adds	r3, #20
 800ded6:	4618      	mov	r0, r3
 800ded8:	f00a ff6b 	bl	8018db2 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800dedc:	68bb      	ldr	r3, [r7, #8]
 800dede:	2200      	movs	r2, #0
 800dee0:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800dee2:	68bb      	ldr	r3, [r7, #8]
 800dee4:	f04f 32ff 	mov.w	r2, #4294967295
 800dee8:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	683a      	ldr	r2, [r7, #0]
 800deee:	629a      	str	r2, [r3, #40]	; 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 800def0:	68bb      	ldr	r3, [r7, #8]
 800def2:	2200      	movs	r2, #0
 800def4:	625a      	str	r2, [r3, #36]	; 0x24
  conn->write_offset = 0;
 800def6:	68bb      	ldr	r3, [r7, #8]
 800def8:	2200      	movs	r2, #0
 800defa:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = 0;
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	2200      	movs	r2, #0
 800df00:	771a      	strb	r2, [r3, #28]
  return conn;
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	e005      	b.n	800df12 <netconn_alloc+0xca>
    goto free_and_return;
 800df06:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800df08:	68b9      	ldr	r1, [r7, #8]
 800df0a:	2007      	movs	r0, #7
 800df0c:	f001 fe4c 	bl	800fba8 <memp_free>
  return NULL;
 800df10:	2300      	movs	r3, #0
}
 800df12:	4618      	mov	r0, r3
 800df14:	3710      	adds	r7, #16
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
 800df1a:	bf00      	nop
 800df1c:	0801a24c 	.word	0x0801a24c
 800df20:	0801a418 	.word	0x0801a418
 800df24:	0801a2c8 	.word	0x0801a2c8

0800df28 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b082      	sub	sp, #8
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d006      	beq.n	800df46 <netconn_free+0x1e>
 800df38:	4b1b      	ldr	r3, [pc, #108]	; (800dfa8 <netconn_free+0x80>)
 800df3a:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 800df3e:	491b      	ldr	r1, [pc, #108]	; (800dfac <netconn_free+0x84>)
 800df40:	481b      	ldr	r0, [pc, #108]	; (800dfb0 <netconn_free+0x88>)
 800df42:	f00b f8a5 	bl	8019090 <iprintf>
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	3310      	adds	r3, #16
 800df4a:	4618      	mov	r0, r3
 800df4c:	f00a ff20 	bl	8018d90 <sys_mbox_valid>
 800df50:	4603      	mov	r3, r0
 800df52:	2b00      	cmp	r3, #0
 800df54:	d006      	beq.n	800df64 <netconn_free+0x3c>
 800df56:	4b14      	ldr	r3, [pc, #80]	; (800dfa8 <netconn_free+0x80>)
 800df58:	f240 22e2 	movw	r2, #738	; 0x2e2
 800df5c:	4915      	ldr	r1, [pc, #84]	; (800dfb4 <netconn_free+0x8c>)
 800df5e:	4814      	ldr	r0, [pc, #80]	; (800dfb0 <netconn_free+0x88>)
 800df60:	f00b f896 	bl	8019090 <iprintf>
    !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	3314      	adds	r3, #20
 800df68:	4618      	mov	r0, r3
 800df6a:	f00a ff11 	bl	8018d90 <sys_mbox_valid>
 800df6e:	4603      	mov	r3, r0
 800df70:	2b00      	cmp	r3, #0
 800df72:	d006      	beq.n	800df82 <netconn_free+0x5a>
 800df74:	4b0c      	ldr	r3, [pc, #48]	; (800dfa8 <netconn_free+0x80>)
 800df76:	f240 22e5 	movw	r2, #741	; 0x2e5
 800df7a:	490f      	ldr	r1, [pc, #60]	; (800dfb8 <netconn_free+0x90>)
 800df7c:	480c      	ldr	r0, [pc, #48]	; (800dfb0 <netconn_free+0x88>)
 800df7e:	f00b f887 	bl	8019090 <iprintf>
    !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	330c      	adds	r3, #12
 800df86:	4618      	mov	r0, r3
 800df88:	f00a ff86 	bl	8018e98 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	330c      	adds	r3, #12
 800df90:	4618      	mov	r0, r3
 800df92:	f00a ff9f 	bl	8018ed4 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800df96:	6879      	ldr	r1, [r7, #4]
 800df98:	2007      	movs	r0, #7
 800df9a:	f001 fe05 	bl	800fba8 <memp_free>
}
 800df9e:	bf00      	nop
 800dfa0:	3708      	adds	r7, #8
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}
 800dfa6:	bf00      	nop
 800dfa8:	0801a24c 	.word	0x0801a24c
 800dfac:	0801a440 	.word	0x0801a440
 800dfb0:	0801a2c8 	.word	0x0801a2c8
 800dfb4:	0801a470 	.word	0x0801a470
 800dfb8:	0801a4ac 	.word	0x0801a4ac

0800dfbc <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b086      	sub	sp, #24
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
#endif /* LWIP_TCP */

  /* This runs in tcpip_thread, so we don't need to lock against rx packets */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	3310      	adds	r3, #16
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f00a fee1 	bl	8018d90 <sys_mbox_valid>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d035      	beq.n	800e040 <netconn_drain+0x84>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800dfd4:	e01e      	b.n	800e014 <netconn_drain+0x58>
#if LWIP_TCP
      if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	781b      	ldrb	r3, [r3, #0]
 800dfda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dfde:	2b10      	cmp	r3, #16
 800dfe0:	d114      	bne.n	800e00c <netconn_drain+0x50>
        if (mem != NULL) {
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d015      	beq.n	800e014 <netconn_drain+0x58>
          p = (struct pbuf*)mem;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	617b      	str	r3, [r7, #20]
          /* pcb might be set to NULL already by err_tcp() */
          if (conn->pcb.tcp != NULL) {
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	685b      	ldr	r3, [r3, #4]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d007      	beq.n	800e004 <netconn_drain+0x48>
            tcp_recved(conn->pcb.tcp, p->tot_len);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	685a      	ldr	r2, [r3, #4]
 800dff8:	697b      	ldr	r3, [r7, #20]
 800dffa:	891b      	ldrh	r3, [r3, #8]
 800dffc:	4619      	mov	r1, r3
 800dffe:	4610      	mov	r0, r2
 800e000:	f003 fa44 	bl	801148c <tcp_recved>
          }
          pbuf_free(p);
 800e004:	6978      	ldr	r0, [r7, #20]
 800e006:	f002 fb67 	bl	80106d8 <pbuf_free>
 800e00a:	e003      	b.n	800e014 <netconn_drain+0x58>
        }
      } else
#endif /* LWIP_TCP */
      {
        netbuf_delete((struct netbuf *)mem);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	4618      	mov	r0, r3
 800e010:	f000 ff38 	bl	800ee84 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	3310      	adds	r3, #16
 800e018:	f107 020c 	add.w	r2, r7, #12
 800e01c:	4611      	mov	r1, r2
 800e01e:	4618      	mov	r0, r3
 800e020:	f00a fe9a 	bl	8018d58 <sys_arch_mbox_tryfetch>
 800e024:	4603      	mov	r3, r0
 800e026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e02a:	d1d4      	bne.n	800dfd6 <netconn_drain+0x1a>
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	3310      	adds	r3, #16
 800e030:	4618      	mov	r0, r3
 800e032:	f00a fe11 	bl	8018c58 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	3310      	adds	r3, #16
 800e03a:	4618      	mov	r0, r3
 800e03c:	f00a feb9 	bl	8018db2 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	3314      	adds	r3, #20
 800e044:	4618      	mov	r0, r3
 800e046:	f00a fea3 	bl	8018d90 <sys_mbox_valid>
 800e04a:	4603      	mov	r3, r0
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d02e      	beq.n	800e0ae <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e050:	e017      	b.n	800e082 <netconn_drain+0xc6>
      if (mem != &netconn_aborted) {
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	4a18      	ldr	r2, [pc, #96]	; (800e0b8 <netconn_drain+0xfc>)
 800e056:	4293      	cmp	r3, r2
 800e058:	d013      	beq.n	800e082 <netconn_drain+0xc6>
        struct netconn *newconn = (struct netconn *)mem;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	613b      	str	r3, [r7, #16]
        /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
        /* pcb might be set to NULL already by err_tcp() */
        /* drain recvmbox */
        netconn_drain(newconn);
 800e05e:	6938      	ldr	r0, [r7, #16]
 800e060:	f7ff ffac 	bl	800dfbc <netconn_drain>
        if (newconn->pcb.tcp != NULL) {
 800e064:	693b      	ldr	r3, [r7, #16]
 800e066:	685b      	ldr	r3, [r3, #4]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d007      	beq.n	800e07c <netconn_drain+0xc0>
          tcp_abort(newconn->pcb.tcp);
 800e06c:	693b      	ldr	r3, [r7, #16]
 800e06e:	685b      	ldr	r3, [r3, #4]
 800e070:	4618      	mov	r0, r3
 800e072:	f003 f877 	bl	8011164 <tcp_abort>
          newconn->pcb.tcp = NULL;
 800e076:	693b      	ldr	r3, [r7, #16]
 800e078:	2200      	movs	r2, #0
 800e07a:	605a      	str	r2, [r3, #4]
        }
        netconn_free(newconn);
 800e07c:	6938      	ldr	r0, [r7, #16]
 800e07e:	f7ff ff53 	bl	800df28 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	3314      	adds	r3, #20
 800e086:	f107 020c 	add.w	r2, r7, #12
 800e08a:	4611      	mov	r1, r2
 800e08c:	4618      	mov	r0, r3
 800e08e:	f00a fe63 	bl	8018d58 <sys_arch_mbox_tryfetch>
 800e092:	4603      	mov	r3, r0
 800e094:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e098:	d1db      	bne.n	800e052 <netconn_drain+0x96>
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	3314      	adds	r3, #20
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f00a fdda 	bl	8018c58 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	3314      	adds	r3, #20
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f00a fe82 	bl	8018db2 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800e0ae:	bf00      	nop
 800e0b0:	3718      	adds	r7, #24
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bd80      	pop	{r7, pc}
 800e0b6:	bf00      	nop
 800e0b8:	2000d03c 	.word	0x2000d03c

0800e0bc <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b088      	sub	sp, #32
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	460b      	mov	r3, r1
 800e0c6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, close;
  u8_t close_finished = 0;
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	777b      	strb	r3, [r7, #29]
  struct tcp_pcb* tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d106      	bne.n	800e0e0 <lwip_netconn_do_close_internal+0x24>
 800e0d2:	4baa      	ldr	r3, [pc, #680]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e0d4:	f240 3243 	movw	r2, #835	; 0x343
 800e0d8:	49a9      	ldr	r1, [pc, #676]	; (800e380 <lwip_netconn_do_close_internal+0x2c4>)
 800e0da:	48aa      	ldr	r0, [pc, #680]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e0dc:	f00a ffd8 	bl	8019090 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	781b      	ldrb	r3, [r3, #0]
 800e0e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e0e8:	2b10      	cmp	r3, #16
 800e0ea:	d006      	beq.n	800e0fa <lwip_netconn_do_close_internal+0x3e>
 800e0ec:	4ba3      	ldr	r3, [pc, #652]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e0ee:	f44f 7251 	mov.w	r2, #836	; 0x344
 800e0f2:	49a5      	ldr	r1, [pc, #660]	; (800e388 <lwip_netconn_do_close_internal+0x2cc>)
 800e0f4:	48a3      	ldr	r0, [pc, #652]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e0f6:	f00a ffcb 	bl	8019090 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	785b      	ldrb	r3, [r3, #1]
 800e0fe:	2b04      	cmp	r3, #4
 800e100:	d006      	beq.n	800e110 <lwip_netconn_do_close_internal+0x54>
 800e102:	4b9e      	ldr	r3, [pc, #632]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e104:	f240 3245 	movw	r2, #837	; 0x345
 800e108:	49a0      	ldr	r1, [pc, #640]	; (800e38c <lwip_netconn_do_close_internal+0x2d0>)
 800e10a:	489e      	ldr	r0, [pc, #632]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e10c:	f00a ffc0 	bl	8019090 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	685b      	ldr	r3, [r3, #4]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d106      	bne.n	800e126 <lwip_netconn_do_close_internal+0x6a>
 800e118:	4b98      	ldr	r3, [pc, #608]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e11a:	f240 3246 	movw	r2, #838	; 0x346
 800e11e:	499c      	ldr	r1, [pc, #624]	; (800e390 <lwip_netconn_do_close_internal+0x2d4>)
 800e120:	4898      	ldr	r0, [pc, #608]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e122:	f00a ffb5 	bl	8019090 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d106      	bne.n	800e13c <lwip_netconn_do_close_internal+0x80>
 800e12e:	4b93      	ldr	r3, [pc, #588]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e130:	f240 3247 	movw	r2, #839	; 0x347
 800e134:	4997      	ldr	r1, [pc, #604]	; (800e394 <lwip_netconn_do_close_internal+0x2d8>)
 800e136:	4893      	ldr	r0, [pc, #588]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e138:	f00a ffaa 	bl	8019090 <iprintf>

  tpcb = conn->pcb.tcp;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	685b      	ldr	r3, [r3, #4]
 800e140:	61bb      	str	r3, [r7, #24]
  shut = conn->current_msg->msg.sd.shut;
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e146:	7a1b      	ldrb	r3, [r3, #8]
 800e148:	75fb      	strb	r3, [r7, #23]
  shut_rx = shut & NETCONN_SHUT_RD;
 800e14a:	7dfb      	ldrb	r3, [r7, #23]
 800e14c:	f003 0301 	and.w	r3, r3, #1
 800e150:	75bb      	strb	r3, [r7, #22]
  shut_tx = shut & NETCONN_SHUT_WR;
 800e152:	7dfb      	ldrb	r3, [r7, #23]
 800e154:	f003 0302 	and.w	r3, r3, #2
 800e158:	757b      	strb	r3, [r7, #21]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800e15a:	7dfb      	ldrb	r3, [r7, #23]
 800e15c:	2b03      	cmp	r3, #3
 800e15e:	d102      	bne.n	800e166 <lwip_netconn_do_close_internal+0xaa>
    close = 1;
 800e160:	2301      	movs	r3, #1
 800e162:	77bb      	strb	r3, [r7, #30]
 800e164:	e01f      	b.n	800e1a6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800e166:	7dbb      	ldrb	r3, [r7, #22]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d00e      	beq.n	800e18a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800e16c:	69bb      	ldr	r3, [r7, #24]
 800e16e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800e170:	2b05      	cmp	r3, #5
 800e172:	d007      	beq.n	800e184 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800e174:	69bb      	ldr	r3, [r7, #24]
 800e176:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800e178:	2b06      	cmp	r3, #6
 800e17a:	d003      	beq.n	800e184 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800e17c:	69bb      	ldr	r3, [r7, #24]
 800e17e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800e180:	2b08      	cmp	r3, #8
 800e182:	d102      	bne.n	800e18a <lwip_netconn_do_close_internal+0xce>
    close = 1;
 800e184:	2301      	movs	r3, #1
 800e186:	77bb      	strb	r3, [r7, #30]
 800e188:	e00d      	b.n	800e1a6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800e18a:	7d7b      	ldrb	r3, [r7, #21]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d008      	beq.n	800e1a2 <lwip_netconn_do_close_internal+0xe6>
 800e190:	69bb      	ldr	r3, [r7, #24]
 800e192:	7e9b      	ldrb	r3, [r3, #26]
 800e194:	f003 0310 	and.w	r3, r3, #16
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d002      	beq.n	800e1a2 <lwip_netconn_do_close_internal+0xe6>
    close = 1;
 800e19c:	2301      	movs	r3, #1
 800e19e:	77bb      	strb	r3, [r7, #30]
 800e1a0:	e001      	b.n	800e1a6 <lwip_netconn_do_close_internal+0xea>
  } else {
    close = 0;
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	77bb      	strb	r3, [r7, #30]
  }

  /* Set back some callback pointers */
  if (close) {
 800e1a6:	7fbb      	ldrb	r3, [r7, #30]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d003      	beq.n	800e1b4 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800e1ac:	2100      	movs	r1, #0
 800e1ae:	69b8      	ldr	r0, [r7, #24]
 800e1b0:	f003 ff4e 	bl	8012050 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800e1b4:	69bb      	ldr	r3, [r7, #24]
 800e1b6:	7d1b      	ldrb	r3, [r3, #20]
 800e1b8:	2b01      	cmp	r3, #1
 800e1ba:	d104      	bne.n	800e1c6 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800e1bc:	2100      	movs	r1, #0
 800e1be:	69b8      	ldr	r0, [r7, #24]
 800e1c0:	f003 ffbc 	bl	801213c <tcp_accept>
 800e1c4:	e01d      	b.n	800e202 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800e1c6:	7dbb      	ldrb	r3, [r7, #22]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d007      	beq.n	800e1dc <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800e1cc:	2100      	movs	r1, #0
 800e1ce:	69b8      	ldr	r0, [r7, #24]
 800e1d0:	f003 ff50 	bl	8012074 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800e1d4:	2100      	movs	r1, #0
 800e1d6:	69b8      	ldr	r0, [r7, #24]
 800e1d8:	f003 ffb0 	bl	801213c <tcp_accept>
    }
    if (shut_tx) {
 800e1dc:	7d7b      	ldrb	r3, [r7, #21]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d003      	beq.n	800e1ea <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800e1e2:	2100      	movs	r1, #0
 800e1e4:	69b8      	ldr	r0, [r7, #24]
 800e1e6:	f003 ff67 	bl	80120b8 <tcp_sent>
    }
    if (close) {
 800e1ea:	7fbb      	ldrb	r3, [r7, #30]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d008      	beq.n	800e202 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	2100      	movs	r1, #0
 800e1f4:	69b8      	ldr	r0, [r7, #24]
 800e1f6:	f003 ffb9 	bl	801216c <tcp_poll>
      tcp_err(tpcb, NULL);
 800e1fa:	2100      	movs	r1, #0
 800e1fc:	69b8      	ldr	r0, [r7, #24]
 800e1fe:	f003 ff7b 	bl	80120f8 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (close) {
 800e202:	7fbb      	ldrb	r3, [r7, #30]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d005      	beq.n	800e214 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800e208:	69b8      	ldr	r0, [r7, #24]
 800e20a:	f002 fe99 	bl	8010f40 <tcp_close>
 800e20e:	4603      	mov	r3, r0
 800e210:	77fb      	strb	r3, [r7, #31]
 800e212:	e007      	b.n	800e224 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800e214:	7dbb      	ldrb	r3, [r7, #22]
 800e216:	7d7a      	ldrb	r2, [r7, #21]
 800e218:	4619      	mov	r1, r3
 800e21a:	69b8      	ldr	r0, [r7, #24]
 800e21c:	f002 fea8 	bl	8010f70 <tcp_shutdown>
 800e220:	4603      	mov	r3, r0
 800e222:	77fb      	strb	r3, [r7, #31]
  }
  if (err == ERR_OK) {
 800e224:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d102      	bne.n	800e232 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800e22c:	2301      	movs	r3, #1
 800e22e:	777b      	strb	r3, [r7, #29]
 800e230:	e016      	b.n	800e260 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800e232:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e23a:	d10f      	bne.n	800e25c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e240:	7a5b      	ldrb	r3, [r3, #9]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d10c      	bne.n	800e260 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800e246:	2301      	movs	r3, #1
 800e248:	777b      	strb	r3, [r7, #29]
        if (close) {
 800e24a:	7fbb      	ldrb	r3, [r7, #30]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d007      	beq.n	800e260 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800e250:	69b8      	ldr	r0, [r7, #24]
 800e252:	f002 ff87 	bl	8011164 <tcp_abort>
          err = ERR_OK;
 800e256:	2300      	movs	r3, #0
 800e258:	77fb      	strb	r3, [r7, #31]
 800e25a:	e001      	b.n	800e260 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800e25c:	2301      	movs	r3, #1
 800e25e:	777b      	strb	r3, [r7, #29]
    }
  }
  if (close_finished) {
 800e260:	7f7b      	ldrb	r3, [r7, #29]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d056      	beq.n	800e314 <lwip_netconn_do_close_internal+0x258>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	330c      	adds	r3, #12
 800e26e:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e274:	7ffa      	ldrb	r2, [r7, #31]
 800e276:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2200      	movs	r2, #0
 800e27c:	625a      	str	r2, [r3, #36]	; 0x24
    conn->state = NETCONN_NONE;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	2200      	movs	r2, #0
 800e282:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800e284:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d129      	bne.n	800e2e0 <lwip_netconn_do_close_internal+0x224>
      if (close) {
 800e28c:	7fbb      	ldrb	r3, [r7, #30]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d00c      	beq.n	800e2ac <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2200      	movs	r2, #0
 800e296:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d005      	beq.n	800e2ac <lwip_netconn_do_close_internal+0x1f0>
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	2104      	movs	r1, #4
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	4798      	blx	r3
      }
      if (shut_rx) {
 800e2ac:	7dbb      	ldrb	r3, [r7, #22]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d009      	beq.n	800e2c6 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d005      	beq.n	800e2c6 <lwip_netconn_do_close_internal+0x20a>
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2be:	2200      	movs	r2, #0
 800e2c0:	2100      	movs	r1, #0
 800e2c2:	6878      	ldr	r0, [r7, #4]
 800e2c4:	4798      	blx	r3
      }
      if (shut_tx) {
 800e2c6:	7d7b      	ldrb	r3, [r7, #21]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d009      	beq.n	800e2e0 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d005      	beq.n	800e2e0 <lwip_netconn_do_close_internal+0x224>
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2d8:	2200      	movs	r2, #0
 800e2da:	2102      	movs	r1, #2
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	4798      	blx	r3
      }
    }
    NETCONN_SET_SAFE_ERR(conn, err);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00e      	beq.n	800e304 <lwip_netconn_do_close_internal+0x248>
 800e2e6:	f00a fe6f 	bl	8018fc8 <sys_arch_protect>
 800e2ea:	60f8      	str	r0, [r7, #12]
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e2f2:	f113 0f0c 	cmn.w	r3, #12
 800e2f6:	db02      	blt.n	800e2fe <lwip_netconn_do_close_internal+0x242>
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	7ffa      	ldrb	r2, [r7, #31]
 800e2fc:	721a      	strb	r2, [r3, #8]
 800e2fe:	68f8      	ldr	r0, [r7, #12]
 800e300:	f00a fe70 	bl	8018fe4 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e304:	78fb      	ldrb	r3, [r7, #3]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d002      	beq.n	800e310 <lwip_netconn_do_close_internal+0x254>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800e30a:	6938      	ldr	r0, [r7, #16]
 800e30c:	f00a fdb7 	bl	8018e7e <sys_sem_signal>
    }
    return ERR_OK;
 800e310:	2300      	movs	r3, #0
 800e312:	e02e      	b.n	800e372 <lwip_netconn_do_close_internal+0x2b6>
  }
  if (!close_finished) {
 800e314:	7f7b      	ldrb	r3, [r7, #29]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d11e      	bne.n	800e358 <lwip_netconn_do_close_internal+0x29c>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800e31a:	69bb      	ldr	r3, [r7, #24]
 800e31c:	7d1b      	ldrb	r3, [r3, #20]
 800e31e:	2b01      	cmp	r3, #1
 800e320:	d106      	bne.n	800e330 <lwip_netconn_do_close_internal+0x274>
 800e322:	4b16      	ldr	r3, [pc, #88]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e324:	f240 32e3 	movw	r2, #995	; 0x3e3
 800e328:	491b      	ldr	r1, [pc, #108]	; (800e398 <lwip_netconn_do_close_internal+0x2dc>)
 800e32a:	4816      	ldr	r0, [pc, #88]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e32c:	f00a feb0 	bl	8019090 <iprintf>
    if (shut_tx) {
 800e330:	7d7b      	ldrb	r3, [r7, #21]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d003      	beq.n	800e33e <lwip_netconn_do_close_internal+0x282>
      tcp_sent(tpcb, sent_tcp);
 800e336:	4919      	ldr	r1, [pc, #100]	; (800e39c <lwip_netconn_do_close_internal+0x2e0>)
 800e338:	69b8      	ldr	r0, [r7, #24]
 800e33a:	f003 febd 	bl	80120b8 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800e33e:	2201      	movs	r2, #1
 800e340:	4917      	ldr	r1, [pc, #92]	; (800e3a0 <lwip_netconn_do_close_internal+0x2e4>)
 800e342:	69b8      	ldr	r0, [r7, #24]
 800e344:	f003 ff12 	bl	801216c <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800e348:	4916      	ldr	r1, [pc, #88]	; (800e3a4 <lwip_netconn_do_close_internal+0x2e8>)
 800e34a:	69b8      	ldr	r0, [r7, #24]
 800e34c:	f003 fed4 	bl	80120f8 <tcp_err>
    tcp_arg(tpcb, conn);
 800e350:	6879      	ldr	r1, [r7, #4]
 800e352:	69b8      	ldr	r0, [r7, #24]
 800e354:	f003 fe7c 	bl	8012050 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800e358:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d106      	bne.n	800e36e <lwip_netconn_do_close_internal+0x2b2>
 800e360:	4b06      	ldr	r3, [pc, #24]	; (800e37c <lwip_netconn_do_close_internal+0x2c0>)
 800e362:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800e366:	4910      	ldr	r1, [pc, #64]	; (800e3a8 <lwip_netconn_do_close_internal+0x2ec>)
 800e368:	4806      	ldr	r0, [pc, #24]	; (800e384 <lwip_netconn_do_close_internal+0x2c8>)
 800e36a:	f00a fe91 	bl	8019090 <iprintf>
  return err;
 800e36e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e372:	4618      	mov	r0, r3
 800e374:	3720      	adds	r7, #32
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	0801a24c 	.word	0x0801a24c
 800e380:	0801a4e8 	.word	0x0801a4e8
 800e384:	0801a2c8 	.word	0x0801a2c8
 800e388:	0801a4f8 	.word	0x0801a4f8
 800e38c:	0801a518 	.word	0x0801a518
 800e390:	0801a53c 	.word	0x0801a53c
 800e394:	0801a3a4 	.word	0x0801a3a4
 800e398:	0801a550 	.word	0x0801a550
 800e39c:	0800d8fd 	.word	0x0800d8fd
 800e3a0:	0800d835 	.word	0x0800d835
 800e3a4:	0800d9a5 	.word	0x0800d9a5
 800e3a8:	0801a574 	.word	0x0801a574

0800e3ac <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b086      	sub	sp, #24
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	617b      	str	r3, [r7, #20]

  enum netconn_state state = msg->conn->state;
 800e3b8:	697b      	ldr	r3, [r7, #20]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	785b      	ldrb	r3, [r3, #1]
 800e3be:	74fb      	strb	r3, [r7, #19]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800e3c0:	7cfb      	ldrb	r3, [r7, #19]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d00d      	beq.n	800e3e2 <lwip_netconn_do_delconn+0x36>
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	781b      	ldrb	r3, [r3, #0]
 800e3cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e3d0:	2b10      	cmp	r3, #16
 800e3d2:	d006      	beq.n	800e3e2 <lwip_netconn_do_delconn+0x36>
 800e3d4:	4b6f      	ldr	r3, [pc, #444]	; (800e594 <lwip_netconn_do_delconn+0x1e8>)
 800e3d6:	f240 4201 	movw	r2, #1025	; 0x401
 800e3da:	496f      	ldr	r1, [pc, #444]	; (800e598 <lwip_netconn_do_delconn+0x1ec>)
 800e3dc:	486f      	ldr	r0, [pc, #444]	; (800e59c <lwip_netconn_do_delconn+0x1f0>)
 800e3de:	f00a fe57 	bl	8019090 <iprintf>
      NETCONN_SET_SAFE_ERR(msg->conn, ERR_CLSD);
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800e3e2:	7cfb      	ldrb	r3, [r7, #19]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d005      	beq.n	800e3f4 <lwip_netconn_do_delconn+0x48>
 800e3e8:	7cfb      	ldrb	r3, [r7, #19]
 800e3ea:	2b02      	cmp	r3, #2
 800e3ec:	d002      	beq.n	800e3f4 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800e3ee:	7cfb      	ldrb	r3, [r7, #19]
 800e3f0:	2b03      	cmp	r3, #3
 800e3f2:	d109      	bne.n	800e408 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800e3f4:	7cfb      	ldrb	r3, [r7, #19]
 800e3f6:	2b03      	cmp	r3, #3
 800e3f8:	d10a      	bne.n	800e410 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800e3fa:	697b      	ldr	r3, [r7, #20]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	7f1b      	ldrb	r3, [r3, #28]
 800e400:	f003 0304 	and.w	r3, r3, #4
 800e404:	2b00      	cmp	r3, #0
 800e406:	d103      	bne.n	800e410 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800e408:	697b      	ldr	r3, [r7, #20]
 800e40a:	22fb      	movs	r2, #251	; 0xfb
 800e40c:	711a      	strb	r2, [r3, #4]
 800e40e:	e09c      	b.n	800e54a <lwip_netconn_do_delconn+0x19e>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800e410:	7cfb      	ldrb	r3, [r7, #19]
 800e412:	2b03      	cmp	r3, #3
 800e414:	d10d      	bne.n	800e432 <lwip_netconn_do_delconn+0x86>
 800e416:	697b      	ldr	r3, [r7, #20]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	7f1b      	ldrb	r3, [r3, #28]
 800e41c:	f003 0304 	and.w	r3, r3, #4
 800e420:	2b00      	cmp	r3, #0
 800e422:	d106      	bne.n	800e432 <lwip_netconn_do_delconn+0x86>
 800e424:	4b5b      	ldr	r3, [pc, #364]	; (800e594 <lwip_netconn_do_delconn+0x1e8>)
 800e426:	f240 421f 	movw	r2, #1055	; 0x41f
 800e42a:	495d      	ldr	r1, [pc, #372]	; (800e5a0 <lwip_netconn_do_delconn+0x1f4>)
 800e42c:	485b      	ldr	r0, [pc, #364]	; (800e59c <lwip_netconn_do_delconn+0x1f0>)
 800e42e:	f00a fe2f 	bl	8019090 <iprintf>
      (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800e432:	697b      	ldr	r3, [r7, #20]
 800e434:	2200      	movs	r2, #0
 800e436:	711a      	strb	r2, [r3, #4]
    /* Drain and delete mboxes */
    netconn_drain(msg->conn);
 800e438:	697b      	ldr	r3, [r7, #20]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	4618      	mov	r0, r3
 800e43e:	f7ff fdbd 	bl	800dfbc <netconn_drain>

    if (msg->conn->pcb.tcp != NULL) {
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	685b      	ldr	r3, [r3, #4]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d064      	beq.n	800e516 <lwip_netconn_do_delconn+0x16a>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e44c:	697b      	ldr	r3, [r7, #20]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	781b      	ldrb	r3, [r3, #0]
 800e452:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e456:	2b10      	cmp	r3, #16
 800e458:	d00e      	beq.n	800e478 <lwip_netconn_do_delconn+0xcc>
 800e45a:	2b20      	cmp	r3, #32
 800e45c:	d000      	beq.n	800e460 <lwip_netconn_do_delconn+0xb4>
        /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
           the application thread, so we can return at this point! */
        return;
#endif /* LWIP_TCP */
      default:
        break;
 800e45e:	e056      	b.n	800e50e <lwip_netconn_do_delconn+0x162>
        msg->conn->pcb.udp->recv_arg = NULL;
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	685b      	ldr	r3, [r3, #4]
 800e466:	2200      	movs	r2, #0
 800e468:	61da      	str	r2, [r3, #28]
        udp_remove(msg->conn->pcb.udp);
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	685b      	ldr	r3, [r3, #4]
 800e470:	4618      	mov	r0, r3
 800e472:	f008 f941 	bl	80166f8 <udp_remove>
        break;
 800e476:	e04a      	b.n	800e50e <lwip_netconn_do_delconn+0x162>
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d104      	bne.n	800e48c <lwip_netconn_do_delconn+0xe0>
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	6a1b      	ldr	r3, [r3, #32]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d006      	beq.n	800e49a <lwip_netconn_do_delconn+0xee>
 800e48c:	4b41      	ldr	r3, [pc, #260]	; (800e594 <lwip_netconn_do_delconn+0x1e8>)
 800e48e:	f240 4235 	movw	r2, #1077	; 0x435
 800e492:	4944      	ldr	r1, [pc, #272]	; (800e5a4 <lwip_netconn_do_delconn+0x1f8>)
 800e494:	4841      	ldr	r0, [pc, #260]	; (800e59c <lwip_netconn_do_delconn+0x1f0>)
 800e496:	f00a fdfb 	bl	8019090 <iprintf>
        msg->conn->state = NETCONN_CLOSE;
 800e49a:	697b      	ldr	r3, [r7, #20]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	2204      	movs	r2, #4
 800e4a0:	705a      	strb	r2, [r3, #1]
        msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	2203      	movs	r2, #3
 800e4a6:	721a      	strb	r2, [r3, #8]
        msg->conn->current_msg = msg;
 800e4a8:	697b      	ldr	r3, [r7, #20]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	697a      	ldr	r2, [r7, #20]
 800e4ae:	625a      	str	r2, [r3, #36]	; 0x24
        if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e4b0:	697b      	ldr	r3, [r7, #20]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	2100      	movs	r1, #0
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f7ff fe00 	bl	800e0bc <lwip_netconn_do_close_internal>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d064      	beq.n	800e58c <lwip_netconn_do_delconn+0x1e0>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	785b      	ldrb	r3, [r3, #1]
 800e4c8:	2b04      	cmp	r3, #4
 800e4ca:	d006      	beq.n	800e4da <lwip_netconn_do_delconn+0x12e>
 800e4cc:	4b31      	ldr	r3, [pc, #196]	; (800e594 <lwip_netconn_do_delconn+0x1e8>)
 800e4ce:	f240 423b 	movw	r2, #1083	; 0x43b
 800e4d2:	4935      	ldr	r1, [pc, #212]	; (800e5a8 <lwip_netconn_do_delconn+0x1fc>)
 800e4d4:	4831      	ldr	r0, [pc, #196]	; (800e59c <lwip_netconn_do_delconn+0x1f0>)
 800e4d6:	f00a fddb 	bl	8019090 <iprintf>
          UNLOCK_TCPIP_CORE();
 800e4da:	4834      	ldr	r0, [pc, #208]	; (800e5ac <lwip_netconn_do_delconn+0x200>)
 800e4dc:	f00a fd41 	bl	8018f62 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e4e0:	697b      	ldr	r3, [r7, #20]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	330c      	adds	r3, #12
 800e4e6:	2100      	movs	r1, #0
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f00a fc97 	bl	8018e1c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800e4ee:	482f      	ldr	r0, [pc, #188]	; (800e5ac <lwip_netconn_do_delconn+0x200>)
 800e4f0:	f00a fd28 	bl	8018f44 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	785b      	ldrb	r3, [r3, #1]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d046      	beq.n	800e58c <lwip_netconn_do_delconn+0x1e0>
 800e4fe:	4b25      	ldr	r3, [pc, #148]	; (800e594 <lwip_netconn_do_delconn+0x1e8>)
 800e500:	f240 423f 	movw	r2, #1087	; 0x43f
 800e504:	4928      	ldr	r1, [pc, #160]	; (800e5a8 <lwip_netconn_do_delconn+0x1fc>)
 800e506:	4825      	ldr	r0, [pc, #148]	; (800e59c <lwip_netconn_do_delconn+0x1f0>)
 800e508:	f00a fdc2 	bl	8019090 <iprintf>
        return;
 800e50c:	e03e      	b.n	800e58c <lwip_netconn_do_delconn+0x1e0>
      }
      msg->conn->pcb.tcp = NULL;
 800e50e:	697b      	ldr	r3, [r7, #20]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	2200      	movs	r2, #0
 800e514:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d007      	beq.n	800e530 <lwip_netconn_do_delconn+0x184>
 800e520:	697b      	ldr	r3, [r7, #20]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e526:	697a      	ldr	r2, [r7, #20]
 800e528:	6810      	ldr	r0, [r2, #0]
 800e52a:	2200      	movs	r2, #0
 800e52c:	2100      	movs	r1, #0
 800e52e:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800e530:	697b      	ldr	r3, [r7, #20]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e536:	2b00      	cmp	r3, #0
 800e538:	d007      	beq.n	800e54a <lwip_netconn_do_delconn+0x19e>
 800e53a:	697b      	ldr	r3, [r7, #20]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e540:	697a      	ldr	r2, [r7, #20]
 800e542:	6810      	ldr	r0, [r2, #0]
 800e544:	2200      	movs	r2, #0
 800e546:	2102      	movs	r1, #2
 800e548:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	330c      	adds	r3, #12
 800e550:	4618      	mov	r0, r3
 800e552:	f00a fcae 	bl	8018eb2 <sys_sem_valid>
 800e556:	4603      	mov	r3, r0
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d018      	beq.n	800e58e <lwip_netconn_do_delconn+0x1e2>
    TCPIP_APIMSG_ACK(msg);
 800e55c:	697b      	ldr	r3, [r7, #20]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d014      	beq.n	800e58e <lwip_netconn_do_delconn+0x1e2>
 800e564:	f00a fd30 	bl	8018fc8 <sys_arch_protect>
 800e568:	60f8      	str	r0, [r7, #12]
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e572:	f113 0f0c 	cmn.w	r3, #12
 800e576:	db05      	blt.n	800e584 <lwip_netconn_do_delconn+0x1d8>
 800e578:	697b      	ldr	r3, [r7, #20]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	697a      	ldr	r2, [r7, #20]
 800e57e:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e582:	721a      	strb	r2, [r3, #8]
 800e584:	68f8      	ldr	r0, [r7, #12]
 800e586:	f00a fd2d 	bl	8018fe4 <sys_arch_unprotect>
 800e58a:	e000      	b.n	800e58e <lwip_netconn_do_delconn+0x1e2>
        return;
 800e58c:	bf00      	nop
  }
}
 800e58e:	3718      	adds	r7, #24
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}
 800e594:	0801a24c 	.word	0x0801a24c
 800e598:	0801a584 	.word	0x0801a584
 800e59c:	0801a2c8 	.word	0x0801a2c8
 800e5a0:	0801a598 	.word	0x0801a598
 800e5a4:	0801a5b8 	.word	0x0801a5b8
 800e5a8:	0801a5d4 	.word	0x0801a5d4
 800e5ac:	2000d040 	.word	0x2000d040

0800e5b0 <lwip_netconn_do_bind>:
 * @param m the api_msg_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b084      	sub	sp, #16
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e5c4:	f113 0f0c 	cmn.w	r3, #12
 800e5c8:	da06      	bge.n	800e5d8 <lwip_netconn_do_bind+0x28>
    msg->err = msg->conn->last_err;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	f993 2008 	ldrsb.w	r2, [r3, #8]
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	711a      	strb	r2, [r3, #4]
 800e5d6:	e030      	b.n	800e63a <lwip_netconn_do_bind+0x8a>
  } else {
    msg->err = ERR_VAL;
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	22fa      	movs	r2, #250	; 0xfa
 800e5dc:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d027      	beq.n	800e638 <lwip_netconn_do_bind+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	781b      	ldrb	r3, [r3, #0]
 800e5ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e5f2:	2b10      	cmp	r3, #16
 800e5f4:	d011      	beq.n	800e61a <lwip_netconn_do_bind+0x6a>
 800e5f6:	2b20      	cmp	r3, #32
 800e5f8:	d000      	beq.n	800e5fc <lwip_netconn_do_bind+0x4c>
      case NETCONN_TCP:
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        break;
 800e5fa:	e01e      	b.n	800e63a <lwip_netconn_do_bind+0x8a>
        msg->err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	6858      	ldr	r0, [r3, #4]
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	6899      	ldr	r1, [r3, #8]
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	899b      	ldrh	r3, [r3, #12]
 800e60a:	461a      	mov	r2, r3
 800e60c:	f007 fff2 	bl	80165f4 <udp_bind>
 800e610:	4603      	mov	r3, r0
 800e612:	461a      	mov	r2, r3
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	711a      	strb	r2, [r3, #4]
        break;
 800e618:	e00f      	b.n	800e63a <lwip_netconn_do_bind+0x8a>
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	6858      	ldr	r0, [r3, #4]
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	6899      	ldr	r1, [r3, #8]
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	899b      	ldrh	r3, [r3, #12]
 800e628:	461a      	mov	r2, r3
 800e62a:	f002 fda7 	bl	801117c <tcp_bind>
 800e62e:	4603      	mov	r3, r0
 800e630:	461a      	mov	r2, r3
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	711a      	strb	r2, [r3, #4]
        break;
 800e636:	e000      	b.n	800e63a <lwip_netconn_do_bind+0x8a>
      }
    }
 800e638:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d012      	beq.n	800e668 <lwip_netconn_do_bind+0xb8>
 800e642:	f00a fcc1 	bl	8018fc8 <sys_arch_protect>
 800e646:	60b8      	str	r0, [r7, #8]
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e650:	f113 0f0c 	cmn.w	r3, #12
 800e654:	db05      	blt.n	800e662 <lwip_netconn_do_bind+0xb2>
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	68fa      	ldr	r2, [r7, #12]
 800e65c:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e660:	721a      	strb	r2, [r3, #8]
 800e662:	68b8      	ldr	r0, [r7, #8]
 800e664:	f00a fcbe 	bl	8018fe4 <sys_arch_unprotect>
}
 800e668:	bf00      	nop
 800e66a:	3710      	adds	r7, #16
 800e66c:	46bd      	mov	sp, r7
 800e66e:	bd80      	pop	{r7, pc}

0800e670 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b088      	sub	sp, #32
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	61fb      	str	r3, [r7, #28]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 800e67c:	69fb      	ldr	r3, [r7, #28]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e684:	f113 0f0c 	cmn.w	r3, #12
 800e688:	da06      	bge.n	800e698 <lwip_netconn_do_listen+0x28>
    msg->err = msg->conn->last_err;
 800e68a:	69fb      	ldr	r3, [r7, #28]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 800e692:	69fb      	ldr	r3, [r7, #28]
 800e694:	711a      	strb	r2, [r3, #4]
 800e696:	e090      	b.n	800e7ba <lwip_netconn_do_listen+0x14a>
  } else {
    msg->err = ERR_CONN;
 800e698:	69fb      	ldr	r3, [r7, #28]
 800e69a:	22f5      	movs	r2, #245	; 0xf5
 800e69c:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 800e69e:	69fb      	ldr	r3, [r7, #28]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	685b      	ldr	r3, [r3, #4]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	f000 8088 	beq.w	800e7ba <lwip_netconn_do_listen+0x14a>
      if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e6aa:	69fb      	ldr	r3, [r7, #28]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	781b      	ldrb	r3, [r3, #0]
 800e6b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e6b4:	2b10      	cmp	r3, #16
 800e6b6:	d17d      	bne.n	800e7b4 <lwip_netconn_do_listen+0x144>
        if (msg->conn->state == NETCONN_NONE) {
 800e6b8:	69fb      	ldr	r3, [r7, #28]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	785b      	ldrb	r3, [r3, #1]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d16f      	bne.n	800e7a2 <lwip_netconn_do_listen+0x132>
          struct tcp_pcb* lpcb;
          if (msg->conn->pcb.tcp->state != CLOSED) {
 800e6c2:	69fb      	ldr	r3, [r7, #28]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	685b      	ldr	r3, [r3, #4]
 800e6c8:	7d1b      	ldrb	r3, [r3, #20]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d003      	beq.n	800e6d6 <lwip_netconn_do_listen+0x66>
            /* connection is not closed, cannot listen */
            msg->err = ERR_VAL;
 800e6ce:	69fb      	ldr	r3, [r7, #28]
 800e6d0:	22fa      	movs	r2, #250	; 0xfa
 800e6d2:	711a      	strb	r2, [r3, #4]
 800e6d4:	e071      	b.n	800e7ba <lwip_netconn_do_listen+0x14a>
            err_t err;
            u8_t backlog;
#if TCP_LISTEN_BACKLOG
            backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
            backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800e6d6:	23ff      	movs	r3, #255	; 0xff
 800e6d8:	76fb      	strb	r3, [r7, #27]
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
            }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

            lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800e6da:	69fb      	ldr	r3, [r7, #28]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	685b      	ldr	r3, [r3, #4]
 800e6e0:	f107 020f 	add.w	r2, r7, #15
 800e6e4:	7ef9      	ldrb	r1, [r7, #27]
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f002 fdea 	bl	80112c0 <tcp_listen_with_backlog_and_err>
 800e6ec:	6178      	str	r0, [r7, #20]

            if (lpcb == NULL) {
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d104      	bne.n	800e6fe <lwip_netconn_do_listen+0x8e>
              /* in this case, the old pcb is still allocated */
              msg->err = err;
 800e6f4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800e6f8:	69fb      	ldr	r3, [r7, #28]
 800e6fa:	711a      	strb	r2, [r3, #4]
 800e6fc:	e05d      	b.n	800e7ba <lwip_netconn_do_listen+0x14a>
            } else {
              /* delete the recvmbox and allocate the acceptmbox */
              if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800e6fe:	69fb      	ldr	r3, [r7, #28]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	3310      	adds	r3, #16
 800e704:	4618      	mov	r0, r3
 800e706:	f00a fb43 	bl	8018d90 <sys_mbox_valid>
 800e70a:	4603      	mov	r3, r0
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d00b      	beq.n	800e728 <lwip_netconn_do_listen+0xb8>
                /** @todo: should we drain the recvmbox here? */
                sys_mbox_free(&msg->conn->recvmbox);
 800e710:	69fb      	ldr	r3, [r7, #28]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	3310      	adds	r3, #16
 800e716:	4618      	mov	r0, r3
 800e718:	f00a fa9e 	bl	8018c58 <sys_mbox_free>
                sys_mbox_set_invalid(&msg->conn->recvmbox);
 800e71c:	69fb      	ldr	r3, [r7, #28]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	3310      	adds	r3, #16
 800e722:	4618      	mov	r0, r3
 800e724:	f00a fb45 	bl	8018db2 <sys_mbox_set_invalid>
              }
              msg->err = ERR_OK;
 800e728:	69fb      	ldr	r3, [r7, #28]
 800e72a:	2200      	movs	r2, #0
 800e72c:	711a      	strb	r2, [r3, #4]
              if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800e72e:	69fb      	ldr	r3, [r7, #28]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	3314      	adds	r3, #20
 800e734:	4618      	mov	r0, r3
 800e736:	f00a fb2b 	bl	8018d90 <sys_mbox_valid>
 800e73a:	4603      	mov	r3, r0
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d10a      	bne.n	800e756 <lwip_netconn_do_listen+0xe6>
                msg->err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800e740:	69fb      	ldr	r3, [r7, #28]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	3314      	adds	r3, #20
 800e746:	2106      	movs	r1, #6
 800e748:	4618      	mov	r0, r3
 800e74a:	f00a fa63 	bl	8018c14 <sys_mbox_new>
 800e74e:	4603      	mov	r3, r0
 800e750:	461a      	mov	r2, r3
 800e752:	69fb      	ldr	r3, [r7, #28]
 800e754:	711a      	strb	r2, [r3, #4]
              }
              if (msg->err == ERR_OK) {
 800e756:	69fb      	ldr	r3, [r7, #28]
 800e758:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d118      	bne.n	800e792 <lwip_netconn_do_listen+0x122>
                msg->conn->state = NETCONN_LISTEN;
 800e760:	69fb      	ldr	r3, [r7, #28]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	2202      	movs	r2, #2
 800e766:	705a      	strb	r2, [r3, #1]
                msg->conn->pcb.tcp = lpcb;
 800e768:	69fb      	ldr	r3, [r7, #28]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	697a      	ldr	r2, [r7, #20]
 800e76e:	605a      	str	r2, [r3, #4]
                tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	685a      	ldr	r2, [r3, #4]
 800e776:	69fb      	ldr	r3, [r7, #28]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	4619      	mov	r1, r3
 800e77c:	4610      	mov	r0, r2
 800e77e:	f003 fc67 	bl	8012050 <tcp_arg>
                tcp_accept(msg->conn->pcb.tcp, accept_function);
 800e782:	69fb      	ldr	r3, [r7, #28]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	685b      	ldr	r3, [r3, #4]
 800e788:	4919      	ldr	r1, [pc, #100]	; (800e7f0 <lwip_netconn_do_listen+0x180>)
 800e78a:	4618      	mov	r0, r3
 800e78c:	f003 fcd6 	bl	801213c <tcp_accept>
 800e790:	e013      	b.n	800e7ba <lwip_netconn_do_listen+0x14a>
              } else {
                /* since the old pcb is already deallocated, free lpcb now */
                tcp_close(lpcb);
 800e792:	6978      	ldr	r0, [r7, #20]
 800e794:	f002 fbd4 	bl	8010f40 <tcp_close>
                msg->conn->pcb.tcp = NULL;
 800e798:	69fb      	ldr	r3, [r7, #28]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	2200      	movs	r2, #0
 800e79e:	605a      	str	r2, [r3, #4]
 800e7a0:	e00b      	b.n	800e7ba <lwip_netconn_do_listen+0x14a>
              }
            }
          }
        } else if (msg->conn->state == NETCONN_LISTEN) {
 800e7a2:	69fb      	ldr	r3, [r7, #28]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	785b      	ldrb	r3, [r3, #1]
 800e7a8:	2b02      	cmp	r3, #2
 800e7aa:	d106      	bne.n	800e7ba <lwip_netconn_do_listen+0x14a>
          /* already listening, allow updating of the backlog */
          msg->err = ERR_OK;
 800e7ac:	69fb      	ldr	r3, [r7, #28]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	711a      	strb	r2, [r3, #4]
 800e7b2:	e002      	b.n	800e7ba <lwip_netconn_do_listen+0x14a>
          tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
        }
      } else {
        msg->err = ERR_ARG;
 800e7b4:	69fb      	ldr	r3, [r7, #28]
 800e7b6:	22f0      	movs	r2, #240	; 0xf0
 800e7b8:	711a      	strb	r2, [r3, #4]
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 800e7ba:	69fb      	ldr	r3, [r7, #28]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d012      	beq.n	800e7e8 <lwip_netconn_do_listen+0x178>
 800e7c2:	f00a fc01 	bl	8018fc8 <sys_arch_protect>
 800e7c6:	6138      	str	r0, [r7, #16]
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e7d0:	f113 0f0c 	cmn.w	r3, #12
 800e7d4:	db05      	blt.n	800e7e2 <lwip_netconn_do_listen+0x172>
 800e7d6:	69fb      	ldr	r3, [r7, #28]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	69fa      	ldr	r2, [r7, #28]
 800e7dc:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e7e0:	721a      	strb	r2, [r3, #8]
 800e7e2:	6938      	ldr	r0, [r7, #16]
 800e7e4:	f00a fbfe 	bl	8018fe4 <sys_arch_unprotect>
}
 800e7e8:	bf00      	nop
 800e7ea:	3720      	adds	r7, #32
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd80      	pop	{r7, pc}
 800e7f0:	0800dbd5 	.word	0x0800dbd5

0800e7f4 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b086      	sub	sp, #24
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800e800:	693b      	ldr	r3, [r7, #16]
 800e802:	2200      	movs	r2, #0
 800e804:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800e806:	693b      	ldr	r3, [r7, #16]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	685b      	ldr	r3, [r3, #4]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d022      	beq.n	800e856 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	781b      	ldrb	r3, [r3, #0]
 800e816:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e81a:	2b10      	cmp	r3, #16
 800e81c:	d11b      	bne.n	800e856 <lwip_netconn_do_recv+0x62>
      u32_t remaining = msg->msg.r.len;
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	689b      	ldr	r3, [r3, #8]
 800e822:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (remaining > 0xffff) ? 0xffff : (u16_t)remaining;
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e82a:	d202      	bcs.n	800e832 <lwip_netconn_do_recv+0x3e>
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	b29b      	uxth	r3, r3
 800e830:	e001      	b.n	800e836 <lwip_netconn_do_recv+0x42>
 800e832:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e836:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800e838:	693b      	ldr	r3, [r7, #16]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	685b      	ldr	r3, [r3, #4]
 800e83e:	89fa      	ldrh	r2, [r7, #14]
 800e840:	4611      	mov	r1, r2
 800e842:	4618      	mov	r0, r3
 800e844:	f002 fe22 	bl	801148c <tcp_recved>
        remaining -= recved;
 800e848:	89fb      	ldrh	r3, [r7, #14]
 800e84a:	697a      	ldr	r2, [r7, #20]
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d1e6      	bne.n	800e824 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d012      	beq.n	800e884 <lwip_netconn_do_recv+0x90>
 800e85e:	f00a fbb3 	bl	8018fc8 <sys_arch_protect>
 800e862:	60b8      	str	r0, [r7, #8]
 800e864:	693b      	ldr	r3, [r7, #16]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e86c:	f113 0f0c 	cmn.w	r3, #12
 800e870:	db05      	blt.n	800e87e <lwip_netconn_do_recv+0x8a>
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	693a      	ldr	r2, [r7, #16]
 800e878:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e87c:	721a      	strb	r2, [r3, #8]
 800e87e:	68b8      	ldr	r0, [r7, #8]
 800e880:	f00a fbb0 	bl	8018fe4 <sys_arch_unprotect>
}
 800e884:	bf00      	nop
 800e886:	3718      	adds	r7, #24
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b08a      	sub	sp, #40	; 0x28
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
 800e894:	460b      	mov	r3, r1
 800e896:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e898:	2300      	movs	r3, #0
 800e89a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d106      	bne.n	800e8b2 <lwip_netconn_do_writemore+0x26>
 800e8a4:	4ba3      	ldr	r3, [pc, #652]	; (800eb34 <lwip_netconn_do_writemore+0x2a8>)
 800e8a6:	f240 52e3 	movw	r2, #1507	; 0x5e3
 800e8aa:	49a3      	ldr	r1, [pc, #652]	; (800eb38 <lwip_netconn_do_writemore+0x2ac>)
 800e8ac:	48a3      	ldr	r0, [pc, #652]	; (800eb3c <lwip_netconn_do_writemore+0x2b0>)
 800e8ae:	f00a fbef 	bl	8019090 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	785b      	ldrb	r3, [r3, #1]
 800e8b6:	2b01      	cmp	r3, #1
 800e8b8:	d006      	beq.n	800e8c8 <lwip_netconn_do_writemore+0x3c>
 800e8ba:	4b9e      	ldr	r3, [pc, #632]	; (800eb34 <lwip_netconn_do_writemore+0x2a8>)
 800e8bc:	f240 52e4 	movw	r2, #1508	; 0x5e4
 800e8c0:	499f      	ldr	r1, [pc, #636]	; (800eb40 <lwip_netconn_do_writemore+0x2b4>)
 800e8c2:	489e      	ldr	r0, [pc, #632]	; (800eb3c <lwip_netconn_do_writemore+0x2b0>)
 800e8c4:	f00a fbe4 	bl	8019090 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d106      	bne.n	800e8de <lwip_netconn_do_writemore+0x52>
 800e8d0:	4b98      	ldr	r3, [pc, #608]	; (800eb34 <lwip_netconn_do_writemore+0x2a8>)
 800e8d2:	f240 52e5 	movw	r2, #1509	; 0x5e5
 800e8d6:	499b      	ldr	r1, [pc, #620]	; (800eb44 <lwip_netconn_do_writemore+0x2b8>)
 800e8d8:	4898      	ldr	r0, [pc, #608]	; (800eb3c <lwip_netconn_do_writemore+0x2b0>)
 800e8da:	f00a fbd9 	bl	8019090 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	685b      	ldr	r3, [r3, #4]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d106      	bne.n	800e8f4 <lwip_netconn_do_writemore+0x68>
 800e8e6:	4b93      	ldr	r3, [pc, #588]	; (800eb34 <lwip_netconn_do_writemore+0x2a8>)
 800e8e8:	f240 52e6 	movw	r2, #1510	; 0x5e6
 800e8ec:	4996      	ldr	r1, [pc, #600]	; (800eb48 <lwip_netconn_do_writemore+0x2bc>)
 800e8ee:	4893      	ldr	r0, [pc, #588]	; (800eb3c <lwip_netconn_do_writemore+0x2b0>)
 800e8f0:	f00a fbce 	bl	8019090 <iprintf>
  LWIP_ASSERT("conn->write_offset < conn->current_msg->msg.w.len",
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	6a1a      	ldr	r2, [r3, #32]
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8fc:	68db      	ldr	r3, [r3, #12]
 800e8fe:	429a      	cmp	r2, r3
 800e900:	d306      	bcc.n	800e910 <lwip_netconn_do_writemore+0x84>
 800e902:	4b8c      	ldr	r3, [pc, #560]	; (800eb34 <lwip_netconn_do_writemore+0x2a8>)
 800e904:	f44f 62bd 	mov.w	r2, #1512	; 0x5e8
 800e908:	4990      	ldr	r1, [pc, #576]	; (800eb4c <lwip_netconn_do_writemore+0x2c0>)
 800e90a:	488c      	ldr	r0, [pc, #560]	; (800eb3c <lwip_netconn_do_writemore+0x2b0>)
 800e90c:	f00a fbc0 	bl	8019090 <iprintf>
    conn->write_offset < conn->current_msg->msg.w.len);

  apiflags = conn->current_msg->msg.w.apiflags;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e914:	7c1b      	ldrb	r3, [r3, #16]
 800e916:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	7f1b      	ldrb	r3, [r3, #28]
 800e91e:	f003 0302 	and.w	r3, r3, #2
 800e922:	2b00      	cmp	r3, #0
 800e924:	d105      	bne.n	800e932 <lwip_netconn_do_writemore+0xa6>
 800e926:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e92a:	f003 0304 	and.w	r3, r3, #4
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d001      	beq.n	800e936 <lwip_netconn_do_writemore+0xaa>
 800e932:	2301      	movs	r3, #1
 800e934:	e000      	b.n	800e938 <lwip_netconn_do_writemore+0xac>
 800e936:	2300      	movs	r3, #0
 800e938:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      conn->write_offset = 0;
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    dataptr = (const u8_t*)conn->current_msg->msg.w.dataptr + conn->write_offset;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e940:	689a      	ldr	r2, [r3, #8]
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6a1b      	ldr	r3, [r3, #32]
 800e946:	4413      	add	r3, r2
 800e948:	61fb      	str	r3, [r7, #28]
    diff = conn->current_msg->msg.w.len - conn->write_offset;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e94e:	68da      	ldr	r2, [r3, #12]
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	6a1b      	ldr	r3, [r3, #32]
 800e954:	1ad3      	subs	r3, r2, r3
 800e956:	61bb      	str	r3, [r7, #24]
    if (diff > 0xffffUL) { /* max_u16_t */
 800e958:	69bb      	ldr	r3, [r7, #24]
 800e95a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e95e:	d309      	bcc.n	800e974 <lwip_netconn_do_writemore+0xe8>
      len = 0xffff;
 800e960:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e964:	84bb      	strh	r3, [r7, #36]	; 0x24
      apiflags |= TCP_WRITE_FLAG_MORE;
 800e966:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e96a:	f043 0302 	orr.w	r3, r3, #2
 800e96e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e972:	e001      	b.n	800e978 <lwip_netconn_do_writemore+0xec>
    } else {
      len = (u16_t)diff;
 800e974:	69bb      	ldr	r3, [r7, #24]
 800e976:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    available = tcp_sndbuf(conn->pcb.tcp);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	685b      	ldr	r3, [r3, #4]
 800e97c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e980:	82fb      	strh	r3, [r7, #22]
    if (available < len) {
 800e982:	8afa      	ldrh	r2, [r7, #22]
 800e984:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e986:	429a      	cmp	r2, r3
 800e988:	d212      	bcs.n	800e9b0 <lwip_netconn_do_writemore+0x124>
      /* don't try to write more than sendbuf */
      len = available;
 800e98a:	8afb      	ldrh	r3, [r7, #22]
 800e98c:	84bb      	strh	r3, [r7, #36]	; 0x24
      if (dontblock) {
 800e98e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800e992:	2b00      	cmp	r3, #0
 800e994:	d006      	beq.n	800e9a4 <lwip_netconn_do_writemore+0x118>
        if (!len) {
 800e996:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d109      	bne.n	800e9b0 <lwip_netconn_do_writemore+0x124>
          err = ERR_WOULDBLOCK;
 800e99c:	23f9      	movs	r3, #249	; 0xf9
 800e99e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto err_mem;
 800e9a2:	e02a      	b.n	800e9fa <lwip_netconn_do_writemore+0x16e>
        }
      } else {
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e9a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e9a8:	f043 0302 	orr.w	r3, r3, #2
 800e9ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      }
    }
    LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!", ((conn->write_offset + len) <= conn->current_msg->msg.w.len));
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	6a1a      	ldr	r2, [r3, #32]
 800e9b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e9b6:	441a      	add	r2, r3
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9bc:	68db      	ldr	r3, [r3, #12]
 800e9be:	429a      	cmp	r2, r3
 800e9c0:	d906      	bls.n	800e9d0 <lwip_netconn_do_writemore+0x144>
 800e9c2:	4b5c      	ldr	r3, [pc, #368]	; (800eb34 <lwip_netconn_do_writemore+0x2a8>)
 800e9c4:	f240 6213 	movw	r2, #1555	; 0x613
 800e9c8:	4961      	ldr	r1, [pc, #388]	; (800eb50 <lwip_netconn_do_writemore+0x2c4>)
 800e9ca:	485c      	ldr	r0, [pc, #368]	; (800eb3c <lwip_netconn_do_writemore+0x2b0>)
 800e9cc:	f00a fb60 	bl	8019090 <iprintf>
    err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6858      	ldr	r0, [r3, #4]
 800e9d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e9d8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e9da:	69f9      	ldr	r1, [r7, #28]
 800e9dc:	f006 f97a 	bl	8014cd4 <tcp_write>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800e9e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d004      	beq.n	800e9f8 <lwip_netconn_do_writemore+0x16c>
 800e9ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e9f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9f6:	d133      	bne.n	800ea60 <lwip_netconn_do_writemore+0x1d4>
err_mem:
 800e9f8:	bf00      	nop
      if (dontblock && (len < conn->current_msg->msg.w.len)) {
 800e9fa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d017      	beq.n	800ea32 <lwip_netconn_do_writemore+0x1a6>
 800ea02:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea08:	68db      	ldr	r3, [r3, #12]
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	d211      	bcs.n	800ea32 <lwip_netconn_do_writemore+0x1a6>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d005      	beq.n	800ea22 <lwip_netconn_do_writemore+0x196>
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ea1c:	2103      	movs	r1, #3
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	7f1b      	ldrb	r3, [r3, #28]
 800ea26:	f043 0310 	orr.w	r3, r3, #16
 800ea2a:	b2da      	uxtb	r2, r3
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	771a      	strb	r2, [r3, #28]
 800ea30:	e016      	b.n	800ea60 <lwip_netconn_do_writemore+0x1d4>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	685b      	ldr	r3, [r3, #4]
 800ea36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ea3a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800ea3e:	d305      	bcc.n	800ea4c <lwip_netconn_do_writemore+0x1c0>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	685b      	ldr	r3, [r3, #4]
 800ea44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ea48:	2b04      	cmp	r3, #4
 800ea4a:	d909      	bls.n	800ea60 <lwip_netconn_do_writemore+0x1d4>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d005      	beq.n	800ea60 <lwip_netconn_do_writemore+0x1d4>
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea58:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ea5a:	2103      	movs	r1, #3
 800ea5c:	6878      	ldr	r0, [r7, #4]
 800ea5e:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800ea60:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d134      	bne.n	800ead2 <lwip_netconn_do_writemore+0x246>
      err_t out_err;
      conn->write_offset += len;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	6a1a      	ldr	r2, [r3, #32]
 800ea6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ea6e:	441a      	add	r2, r3
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	621a      	str	r2, [r3, #32]
      if ((conn->write_offset == conn->current_msg->msg.w.len) || dontblock) {
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	6a1a      	ldr	r2, [r3, #32]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea7c:	68db      	ldr	r3, [r3, #12]
 800ea7e:	429a      	cmp	r2, r3
 800ea80:	d003      	beq.n	800ea8a <lwip_netconn_do_writemore+0x1fe>
 800ea82:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d007      	beq.n	800ea9a <lwip_netconn_do_writemore+0x20e>
        /* return sent length */
        conn->current_msg->msg.w.len = conn->write_offset;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	6a12      	ldr	r2, [r2, #32]
 800ea92:	60da      	str	r2, [r3, #12]
        /* everything was written */
        write_finished = 1;
 800ea94:	2301      	movs	r3, #1
 800ea96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
      out_err = tcp_output(conn->pcb.tcp);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	f006 fdca 	bl	8015638 <tcp_output>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	753b      	strb	r3, [r7, #20]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 800eaa8:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800eaac:	f113 0f0c 	cmn.w	r3, #12
 800eab0:	db04      	blt.n	800eabc <lwip_netconn_do_writemore+0x230>
 800eab2:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800eab6:	f113 0f04 	cmn.w	r3, #4
 800eaba:	d152      	bne.n	800eb62 <lwip_netconn_do_writemore+0x2d6>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800eabc:	7d3b      	ldrb	r3, [r7, #20]
 800eabe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 800eac2:	2301      	movs	r3, #1
 800eac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eacc:	2200      	movs	r2, #0
 800eace:	60da      	str	r2, [r3, #12]
 800ead0:	e047      	b.n	800eb62 <lwip_netconn_do_writemore+0x2d6>
      }
    } else if (err == ERR_MEM) {
 800ead2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ead6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eada:	d13b      	bne.n	800eb54 <lwip_netconn_do_writemore+0x2c8>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	685b      	ldr	r3, [r3, #4]
 800eae0:	4618      	mov	r0, r3
 800eae2:	f006 fda9 	bl	8015638 <tcp_output>
 800eae6:	4603      	mov	r3, r0
 800eae8:	757b      	strb	r3, [r7, #21]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 800eaea:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800eaee:	f113 0f0c 	cmn.w	r3, #12
 800eaf2:	db04      	blt.n	800eafe <lwip_netconn_do_writemore+0x272>
 800eaf4:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800eaf8:	f113 0f04 	cmn.w	r3, #4
 800eafc:	d10a      	bne.n	800eb14 <lwip_netconn_do_writemore+0x288>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800eafe:	7d7b      	ldrb	r3, [r7, #21]
 800eb00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 800eb04:	2301      	movs	r3, #1
 800eb06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb0e:	2200      	movs	r2, #0
 800eb10:	60da      	str	r2, [r3, #12]
 800eb12:	e026      	b.n	800eb62 <lwip_netconn_do_writemore+0x2d6>
      } else if (dontblock) {
 800eb14:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d022      	beq.n	800eb62 <lwip_netconn_do_writemore+0x2d6>
        /* non-blocking write is done on ERR_MEM */
        err = ERR_WOULDBLOCK;
 800eb1c:	23f9      	movs	r3, #249	; 0xf9
 800eb1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 800eb22:	2301      	movs	r3, #1
 800eb24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	60da      	str	r2, [r3, #12]
 800eb30:	e017      	b.n	800eb62 <lwip_netconn_do_writemore+0x2d6>
 800eb32:	bf00      	nop
 800eb34:	0801a24c 	.word	0x0801a24c
 800eb38:	0801a394 	.word	0x0801a394
 800eb3c:	0801a2c8 	.word	0x0801a2c8
 800eb40:	0801a674 	.word	0x0801a674
 800eb44:	0801a3a4 	.word	0x0801a3a4
 800eb48:	0801a694 	.word	0x0801a694
 800eb4c:	0801a6ac 	.word	0x0801a6ac
 800eb50:	0801a6e0 	.word	0x0801a6e0
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800eb54:	2301      	movs	r3, #1
 800eb56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      conn->current_msg->msg.w.len = 0;
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb5e:	2200      	movs	r2, #0
 800eb60:	60da      	str	r2, [r3, #12]
    }
  }
  if (write_finished) {
 800eb62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d02c      	beq.n	800ebc4 <lwip_netconn_do_writemore+0x338>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	330c      	adds	r3, #12
 800eb72:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb78:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800eb7c:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	2200      	movs	r2, #0
 800eb82:	625a      	str	r2, [r3, #36]	; 0x24
    conn->write_offset = 0;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2200      	movs	r2, #0
 800eb88:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	705a      	strb	r2, [r3, #1]
    NETCONN_SET_SAFE_ERR(conn, err);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d00f      	beq.n	800ebb6 <lwip_netconn_do_writemore+0x32a>
 800eb96:	f00a fa17 	bl	8018fc8 <sys_arch_protect>
 800eb9a:	60f8      	str	r0, [r7, #12]
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800eba2:	f113 0f0c 	cmn.w	r3, #12
 800eba6:	db03      	blt.n	800ebb0 <lwip_netconn_do_writemore+0x324>
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ebae:	721a      	strb	r2, [r3, #8]
 800ebb0:	68f8      	ldr	r0, [r7, #12]
 800ebb2:	f00a fa17 	bl	8018fe4 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800ebb6:	78fb      	ldrb	r3, [r7, #3]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d006      	beq.n	800ebca <lwip_netconn_do_writemore+0x33e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800ebbc:	6938      	ldr	r0, [r7, #16]
 800ebbe:	f00a f95e 	bl	8018e7e <sys_sem_signal>
 800ebc2:	e002      	b.n	800ebca <lwip_netconn_do_writemore+0x33e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800ebc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ebc8:	e000      	b.n	800ebcc <lwip_netconn_do_writemore+0x340>
  }
#endif
  return ERR_OK;
 800ebca:	2300      	movs	r3, #0
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3728      	adds	r7, #40	; 0x28
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}

0800ebd4 <lwip_netconn_do_write>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b084      	sub	sp, #16
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ebe8:	f113 0f0c 	cmn.w	r3, #12
 800ebec:	da06      	bge.n	800ebfc <lwip_netconn_do_write+0x28>
    msg->err = msg->conn->last_err;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	f993 2008 	ldrsb.w	r2, [r3, #8]
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	711a      	strb	r2, [r3, #4]
 800ebfa:	e072      	b.n	800ece2 <lwip_netconn_do_write+0x10e>
  } else {
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	781b      	ldrb	r3, [r3, #0]
 800ec02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ec06:	2b10      	cmp	r3, #16
 800ec08:	d168      	bne.n	800ecdc <lwip_netconn_do_write+0x108>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	785b      	ldrb	r3, [r3, #1]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d003      	beq.n	800ec1c <lwip_netconn_do_write+0x48>
        /* netconn is connecting, closing or in blocking write */
        msg->err = ERR_INPROGRESS;
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	22fb      	movs	r2, #251	; 0xfb
 800ec18:	711a      	strb	r2, [r3, #4]
 800ec1a:	e062      	b.n	800ece2 <lwip_netconn_do_write+0x10e>
      } else if (msg->conn->pcb.tcp != NULL) {
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	685b      	ldr	r3, [r3, #4]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d056      	beq.n	800ecd4 <lwip_netconn_do_write+0x100>
        msg->conn->state = NETCONN_WRITE;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	2201      	movs	r2, #1
 800ec2c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d104      	bne.n	800ec42 <lwip_netconn_do_write+0x6e>
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	6a1b      	ldr	r3, [r3, #32]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d006      	beq.n	800ec50 <lwip_netconn_do_write+0x7c>
 800ec42:	4b36      	ldr	r3, [pc, #216]	; (800ed1c <lwip_netconn_do_write+0x148>)
 800ec44:	f240 6283 	movw	r2, #1667	; 0x683
 800ec48:	4935      	ldr	r1, [pc, #212]	; (800ed20 <lwip_netconn_do_write+0x14c>)
 800ec4a:	4836      	ldr	r0, [pc, #216]	; (800ed24 <lwip_netconn_do_write+0x150>)
 800ec4c:	f00a fa20 	bl	8019090 <iprintf>
          msg->conn->write_offset == 0);
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	68db      	ldr	r3, [r3, #12]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d106      	bne.n	800ec66 <lwip_netconn_do_write+0x92>
 800ec58:	4b30      	ldr	r3, [pc, #192]	; (800ed1c <lwip_netconn_do_write+0x148>)
 800ec5a:	f240 6284 	movw	r2, #1668	; 0x684
 800ec5e:	4932      	ldr	r1, [pc, #200]	; (800ed28 <lwip_netconn_do_write+0x154>)
 800ec60:	4830      	ldr	r0, [pc, #192]	; (800ed24 <lwip_netconn_do_write+0x150>)
 800ec62:	f00a fa15 	bl	8019090 <iprintf>
        msg->conn->current_msg = msg;
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	68fa      	ldr	r2, [r7, #12]
 800ec6c:	625a      	str	r2, [r3, #36]	; 0x24
        msg->conn->write_offset = 0;
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	2200      	movs	r2, #0
 800ec74:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	f7ff fe05 	bl	800e88c <lwip_netconn_do_writemore>
 800ec82:	4603      	mov	r3, r0
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d044      	beq.n	800ed12 <lwip_netconn_do_write+0x13e>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	785b      	ldrb	r3, [r3, #1]
 800ec8e:	2b01      	cmp	r3, #1
 800ec90:	d006      	beq.n	800eca0 <lwip_netconn_do_write+0xcc>
 800ec92:	4b22      	ldr	r3, [pc, #136]	; (800ed1c <lwip_netconn_do_write+0x148>)
 800ec94:	f240 6289 	movw	r2, #1673	; 0x689
 800ec98:	4924      	ldr	r1, [pc, #144]	; (800ed2c <lwip_netconn_do_write+0x158>)
 800ec9a:	4822      	ldr	r0, [pc, #136]	; (800ed24 <lwip_netconn_do_write+0x150>)
 800ec9c:	f00a f9f8 	bl	8019090 <iprintf>
          UNLOCK_TCPIP_CORE();
 800eca0:	4823      	ldr	r0, [pc, #140]	; (800ed30 <lwip_netconn_do_write+0x15c>)
 800eca2:	f00a f95e 	bl	8018f62 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	330c      	adds	r3, #12
 800ecac:	2100      	movs	r1, #0
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f00a f8b4 	bl	8018e1c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800ecb4:	481e      	ldr	r0, [pc, #120]	; (800ed30 <lwip_netconn_do_write+0x15c>)
 800ecb6:	f00a f945 	bl	8018f44 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	785b      	ldrb	r3, [r3, #1]
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d126      	bne.n	800ed12 <lwip_netconn_do_write+0x13e>
 800ecc4:	4b15      	ldr	r3, [pc, #84]	; (800ed1c <lwip_netconn_do_write+0x148>)
 800ecc6:	f240 628d 	movw	r2, #1677	; 0x68d
 800ecca:	4918      	ldr	r1, [pc, #96]	; (800ed2c <lwip_netconn_do_write+0x158>)
 800eccc:	4815      	ldr	r0, [pc, #84]	; (800ed24 <lwip_netconn_do_write+0x150>)
 800ecce:	f00a f9df 	bl	8019090 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800ecd2:	e01e      	b.n	800ed12 <lwip_netconn_do_write+0x13e>
      } else {
        msg->err = ERR_CONN;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	22f5      	movs	r2, #245	; 0xf5
 800ecd8:	711a      	strb	r2, [r3, #4]
 800ecda:	e002      	b.n	800ece2 <lwip_netconn_do_write+0x10e>
#else /* LWIP_TCP */
      msg->err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      msg->err = ERR_VAL;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	22fa      	movs	r2, #250	; 0xfa
 800ece0:	711a      	strb	r2, [r3, #4]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  TCPIP_APIMSG_ACK(msg);
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d014      	beq.n	800ed14 <lwip_netconn_do_write+0x140>
 800ecea:	f00a f96d 	bl	8018fc8 <sys_arch_protect>
 800ecee:	60b8      	str	r0, [r7, #8]
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ecf8:	f113 0f0c 	cmn.w	r3, #12
 800ecfc:	db05      	blt.n	800ed0a <lwip_netconn_do_write+0x136>
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	68fa      	ldr	r2, [r7, #12]
 800ed04:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800ed08:	721a      	strb	r2, [r3, #8]
 800ed0a:	68b8      	ldr	r0, [r7, #8]
 800ed0c:	f00a f96a 	bl	8018fe4 <sys_arch_unprotect>
 800ed10:	e000      	b.n	800ed14 <lwip_netconn_do_write+0x140>
        return;
 800ed12:	bf00      	nop
}
 800ed14:	3710      	adds	r7, #16
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}
 800ed1a:	bf00      	nop
 800ed1c:	0801a24c 	.word	0x0801a24c
 800ed20:	0801a5b8 	.word	0x0801a5b8
 800ed24:	0801a2c8 	.word	0x0801a2c8
 800ed28:	0801a70c 	.word	0x0801a70c
 800ed2c:	0801a5d4 	.word	0x0801a5d4
 800ed30:	2000d040 	.word	0x2000d040

0800ed34 <lwip_netconn_do_close>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b086      	sub	sp, #24
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	617b      	str	r3, [r7, #20]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800ed40:	697b      	ldr	r3, [r7, #20]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	785b      	ldrb	r3, [r3, #1]
 800ed46:	74fb      	strb	r3, [r7, #19]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d06e      	beq.n	800ee30 <lwip_netconn_do_close+0xfc>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800ed52:	697b      	ldr	r3, [r7, #20]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	781b      	ldrb	r3, [r3, #0]
 800ed58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800ed5c:	2b10      	cmp	r3, #16
 800ed5e:	d167      	bne.n	800ee30 <lwip_netconn_do_close+0xfc>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800ed60:	697b      	ldr	r3, [r7, #20]
 800ed62:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800ed64:	2b03      	cmp	r3, #3
 800ed66:	d002      	beq.n	800ed6e <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800ed68:	7cfb      	ldrb	r3, [r7, #19]
 800ed6a:	2b02      	cmp	r3, #2
 800ed6c:	d060      	beq.n	800ee30 <lwip_netconn_do_close+0xfc>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800ed6e:	7cfb      	ldrb	r3, [r7, #19]
 800ed70:	2b03      	cmp	r3, #3
 800ed72:	d103      	bne.n	800ed7c <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	22f5      	movs	r2, #245	; 0xf5
 800ed78:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800ed7a:	e05c      	b.n	800ee36 <lwip_netconn_do_close+0x102>
    } else if (state == NETCONN_WRITE) {
 800ed7c:	7cfb      	ldrb	r3, [r7, #19]
 800ed7e:	2b01      	cmp	r3, #1
 800ed80:	d103      	bne.n	800ed8a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	22fb      	movs	r2, #251	; 0xfb
 800ed86:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800ed88:	e055      	b.n	800ee36 <lwip_netconn_do_close+0x102>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800ed8a:	697b      	ldr	r3, [r7, #20]
 800ed8c:	7a1b      	ldrb	r3, [r3, #8]
 800ed8e:	f003 0301 	and.w	r3, r3, #1
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d004      	beq.n	800eda0 <lwip_netconn_do_close+0x6c>
        /* Drain and delete mboxes */
        netconn_drain(msg->conn);
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f7ff f90e 	bl	800dfbc <netconn_drain>
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d104      	bne.n	800edb4 <lwip_netconn_do_close+0x80>
 800edaa:	697b      	ldr	r3, [r7, #20]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	6a1b      	ldr	r3, [r3, #32]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d006      	beq.n	800edc2 <lwip_netconn_do_close+0x8e>
 800edb4:	4b2e      	ldr	r3, [pc, #184]	; (800ee70 <lwip_netconn_do_close+0x13c>)
 800edb6:	f240 721c 	movw	r2, #1820	; 0x71c
 800edba:	492e      	ldr	r1, [pc, #184]	; (800ee74 <lwip_netconn_do_close+0x140>)
 800edbc:	482e      	ldr	r0, [pc, #184]	; (800ee78 <lwip_netconn_do_close+0x144>)
 800edbe:	f00a f967 	bl	8019090 <iprintf>
        msg->conn->write_offset == 0);
      msg->conn->state = NETCONN_CLOSE;
 800edc2:	697b      	ldr	r3, [r7, #20]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	2204      	movs	r2, #4
 800edc8:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	697a      	ldr	r2, [r7, #20]
 800edd0:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800edd2:	697b      	ldr	r3, [r7, #20]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	2100      	movs	r1, #0
 800edd8:	4618      	mov	r0, r3
 800edda:	f7ff f96f 	bl	800e0bc <lwip_netconn_do_close_internal>
 800edde:	4603      	mov	r3, r0
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d040      	beq.n	800ee66 <lwip_netconn_do_close+0x132>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	785b      	ldrb	r3, [r3, #1]
 800edea:	2b04      	cmp	r3, #4
 800edec:	d006      	beq.n	800edfc <lwip_netconn_do_close+0xc8>
 800edee:	4b20      	ldr	r3, [pc, #128]	; (800ee70 <lwip_netconn_do_close+0x13c>)
 800edf0:	f240 7221 	movw	r2, #1825	; 0x721
 800edf4:	4921      	ldr	r1, [pc, #132]	; (800ee7c <lwip_netconn_do_close+0x148>)
 800edf6:	4820      	ldr	r0, [pc, #128]	; (800ee78 <lwip_netconn_do_close+0x144>)
 800edf8:	f00a f94a 	bl	8019090 <iprintf>
        UNLOCK_TCPIP_CORE();
 800edfc:	4820      	ldr	r0, [pc, #128]	; (800ee80 <lwip_netconn_do_close+0x14c>)
 800edfe:	f00a f8b0 	bl	8018f62 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800ee02:	697b      	ldr	r3, [r7, #20]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	330c      	adds	r3, #12
 800ee08:	2100      	movs	r1, #0
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f00a f806 	bl	8018e1c <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800ee10:	481b      	ldr	r0, [pc, #108]	; (800ee80 <lwip_netconn_do_close+0x14c>)
 800ee12:	f00a f897 	bl	8018f44 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800ee16:	697b      	ldr	r3, [r7, #20]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	785b      	ldrb	r3, [r3, #1]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d022      	beq.n	800ee66 <lwip_netconn_do_close+0x132>
 800ee20:	4b13      	ldr	r3, [pc, #76]	; (800ee70 <lwip_netconn_do_close+0x13c>)
 800ee22:	f240 7225 	movw	r2, #1829	; 0x725
 800ee26:	4915      	ldr	r1, [pc, #84]	; (800ee7c <lwip_netconn_do_close+0x148>)
 800ee28:	4813      	ldr	r0, [pc, #76]	; (800ee78 <lwip_netconn_do_close+0x144>)
 800ee2a:	f00a f931 	bl	8019090 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800ee2e:	e01a      	b.n	800ee66 <lwip_netconn_do_close+0x132>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	22f5      	movs	r2, #245	; 0xf5
 800ee34:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d014      	beq.n	800ee68 <lwip_netconn_do_close+0x134>
 800ee3e:	f00a f8c3 	bl	8018fc8 <sys_arch_protect>
 800ee42:	60f8      	str	r0, [r7, #12]
 800ee44:	697b      	ldr	r3, [r7, #20]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ee4c:	f113 0f0c 	cmn.w	r3, #12
 800ee50:	db05      	blt.n	800ee5e <lwip_netconn_do_close+0x12a>
 800ee52:	697b      	ldr	r3, [r7, #20]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	697a      	ldr	r2, [r7, #20]
 800ee58:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800ee5c:	721a      	strb	r2, [r3, #8]
 800ee5e:	68f8      	ldr	r0, [r7, #12]
 800ee60:	f00a f8c0 	bl	8018fe4 <sys_arch_unprotect>
 800ee64:	e000      	b.n	800ee68 <lwip_netconn_do_close+0x134>
      return;
 800ee66:	bf00      	nop
}
 800ee68:	3718      	adds	r7, #24
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	0801a24c 	.word	0x0801a24c
 800ee74:	0801a5b8 	.word	0x0801a5b8
 800ee78:	0801a2c8 	.word	0x0801a2c8
 800ee7c:	0801a5d4 	.word	0x0801a5d4
 800ee80:	2000d040 	.word	0x2000d040

0800ee84 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b082      	sub	sp, #8
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d013      	beq.n	800eeba <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d00b      	beq.n	800eeb2 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f001 fc1a 	bl	80106d8 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2200      	movs	r2, #0
 800eea8:	605a      	str	r2, [r3, #4]
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	685a      	ldr	r2, [r3, #4]
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800eeb2:	6879      	ldr	r1, [r7, #4]
 800eeb4:	2006      	movs	r0, #6
 800eeb6:	f000 fe77 	bl	800fba8 <memp_free>
  }
}
 800eeba:	bf00      	nop
 800eebc:	3708      	adds	r7, #8
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
	...

0800eec4 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b084      	sub	sp, #16
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	60f8      	str	r0, [r7, #12]
 800eecc:	60b9      	str	r1, [r7, #8]
 800eece:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d108      	bne.n	800eee8 <netbuf_data+0x24>
 800eed6:	4b1b      	ldr	r3, [pc, #108]	; (800ef44 <netbuf_data+0x80>)
 800eed8:	22c2      	movs	r2, #194	; 0xc2
 800eeda:	491b      	ldr	r1, [pc, #108]	; (800ef48 <netbuf_data+0x84>)
 800eedc:	481b      	ldr	r0, [pc, #108]	; (800ef4c <netbuf_data+0x88>)
 800eede:	f00a f8d7 	bl	8019090 <iprintf>
 800eee2:	f06f 030f 	mvn.w	r3, #15
 800eee6:	e029      	b.n	800ef3c <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800eee8:	68bb      	ldr	r3, [r7, #8]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d108      	bne.n	800ef00 <netbuf_data+0x3c>
 800eeee:	4b15      	ldr	r3, [pc, #84]	; (800ef44 <netbuf_data+0x80>)
 800eef0:	22c3      	movs	r2, #195	; 0xc3
 800eef2:	4917      	ldr	r1, [pc, #92]	; (800ef50 <netbuf_data+0x8c>)
 800eef4:	4815      	ldr	r0, [pc, #84]	; (800ef4c <netbuf_data+0x88>)
 800eef6:	f00a f8cb 	bl	8019090 <iprintf>
 800eefa:	f06f 030f 	mvn.w	r3, #15
 800eefe:	e01d      	b.n	800ef3c <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d108      	bne.n	800ef18 <netbuf_data+0x54>
 800ef06:	4b0f      	ldr	r3, [pc, #60]	; (800ef44 <netbuf_data+0x80>)
 800ef08:	22c4      	movs	r2, #196	; 0xc4
 800ef0a:	4912      	ldr	r1, [pc, #72]	; (800ef54 <netbuf_data+0x90>)
 800ef0c:	480f      	ldr	r0, [pc, #60]	; (800ef4c <netbuf_data+0x88>)
 800ef0e:	f00a f8bf 	bl	8019090 <iprintf>
 800ef12:	f06f 030f 	mvn.w	r3, #15
 800ef16:	e011      	b.n	800ef3c <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	685b      	ldr	r3, [r3, #4]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d102      	bne.n	800ef26 <netbuf_data+0x62>
    return ERR_BUF;
 800ef20:	f06f 0301 	mvn.w	r3, #1
 800ef24:	e00a      	b.n	800ef3c <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	685b      	ldr	r3, [r3, #4]
 800ef2a:	685a      	ldr	r2, [r3, #4]
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	685b      	ldr	r3, [r3, #4]
 800ef34:	895a      	ldrh	r2, [r3, #10]
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800ef3a:	2300      	movs	r3, #0
}
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	3710      	adds	r7, #16
 800ef40:	46bd      	mov	sp, r7
 800ef42:	bd80      	pop	{r7, pc}
 800ef44:	0801a738 	.word	0x0801a738
 800ef48:	0801a860 	.word	0x0801a860
 800ef4c:	0801a7a8 	.word	0x0801a7a8
 800ef50:	0801a87c 	.word	0x0801a87c
 800ef54:	0801a89c 	.word	0x0801a89c

0800ef58 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b082      	sub	sp, #8
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d108      	bne.n	800ef78 <netbuf_next+0x20>
 800ef66:	4b11      	ldr	r3, [pc, #68]	; (800efac <netbuf_next+0x54>)
 800ef68:	22dc      	movs	r2, #220	; 0xdc
 800ef6a:	4911      	ldr	r1, [pc, #68]	; (800efb0 <netbuf_next+0x58>)
 800ef6c:	4811      	ldr	r0, [pc, #68]	; (800efb4 <netbuf_next+0x5c>)
 800ef6e:	f00a f88f 	bl	8019090 <iprintf>
 800ef72:	f04f 33ff 	mov.w	r3, #4294967295
 800ef76:	e014      	b.n	800efa2 <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	685b      	ldr	r3, [r3, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d102      	bne.n	800ef88 <netbuf_next+0x30>
    return -1;
 800ef82:	f04f 33ff 	mov.w	r3, #4294967295
 800ef86:	e00c      	b.n	800efa2 <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	681a      	ldr	r2, [r3, #0]
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	685b      	ldr	r3, [r3, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d101      	bne.n	800efa0 <netbuf_next+0x48>
    return 1;
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	e000      	b.n	800efa2 <netbuf_next+0x4a>
  }
  return 0;
 800efa0:	2300      	movs	r3, #0
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	3708      	adds	r7, #8
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}
 800efaa:	bf00      	nop
 800efac:	0801a738 	.word	0x0801a738
 800efb0:	0801a8b8 	.word	0x0801a8b8
 800efb4:	0801a7a8 	.word	0x0801a7a8

0800efb8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b084      	sub	sp, #16
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 800efc0:	4b29      	ldr	r3, [pc, #164]	; (800f068 <tcpip_thread+0xb0>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d005      	beq.n	800efd4 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 800efc8:	4b27      	ldr	r3, [pc, #156]	; (800f068 <tcpip_thread+0xb0>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	4a27      	ldr	r2, [pc, #156]	; (800f06c <tcpip_thread+0xb4>)
 800efce:	6812      	ldr	r2, [r2, #0]
 800efd0:	4610      	mov	r0, r2
 800efd2:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 800efd4:	4826      	ldr	r0, [pc, #152]	; (800f070 <tcpip_thread+0xb8>)
 800efd6:	f009 ffb5 	bl	8018f44 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 800efda:	4825      	ldr	r0, [pc, #148]	; (800f070 <tcpip_thread+0xb8>)
 800efdc:	f009 ffc1 	bl	8018f62 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 800efe0:	f107 030c 	add.w	r3, r7, #12
 800efe4:	4619      	mov	r1, r3
 800efe6:	4823      	ldr	r0, [pc, #140]	; (800f074 <tcpip_thread+0xbc>)
 800efe8:	f007 f97c 	bl	80162e4 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 800efec:	4820      	ldr	r0, [pc, #128]	; (800f070 <tcpip_thread+0xb8>)
 800efee:	f009 ffa9 	bl	8018f44 <sys_mutex_lock>
    if (msg == NULL) {
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d106      	bne.n	800f006 <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800eff8:	4b1f      	ldr	r3, [pc, #124]	; (800f078 <tcpip_thread+0xc0>)
 800effa:	2269      	movs	r2, #105	; 0x69
 800effc:	491f      	ldr	r1, [pc, #124]	; (800f07c <tcpip_thread+0xc4>)
 800effe:	4820      	ldr	r0, [pc, #128]	; (800f080 <tcpip_thread+0xc8>)
 800f000:	f00a f846 	bl	8019090 <iprintf>
      continue;
 800f004:	e02f      	b.n	800f066 <tcpip_thread+0xae>
    }
    switch (msg->type) {
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	781b      	ldrb	r3, [r3, #0]
 800f00a:	2b03      	cmp	r3, #3
 800f00c:	d011      	beq.n	800f032 <tcpip_thread+0x7a>
 800f00e:	2b04      	cmp	r3, #4
 800f010:	d01b      	beq.n	800f04a <tcpip_thread+0x92>
 800f012:	2b02      	cmp	r3, #2
 800f014:	d120      	bne.n	800f058 <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	68db      	ldr	r3, [r3, #12]
 800f01a:	68fa      	ldr	r2, [r7, #12]
 800f01c:	6850      	ldr	r0, [r2, #4]
 800f01e:	68fa      	ldr	r2, [r7, #12]
 800f020:	6892      	ldr	r2, [r2, #8]
 800f022:	4611      	mov	r1, r2
 800f024:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	4619      	mov	r1, r3
 800f02a:	2009      	movs	r0, #9
 800f02c:	f000 fdbc 	bl	800fba8 <memp_free>
      break;
 800f030:	e019      	b.n	800f066 <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	685b      	ldr	r3, [r3, #4]
 800f036:	68fa      	ldr	r2, [r7, #12]
 800f038:	6892      	ldr	r2, [r2, #8]
 800f03a:	4610      	mov	r0, r2
 800f03c:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	4619      	mov	r1, r3
 800f042:	2008      	movs	r0, #8
 800f044:	f000 fdb0 	bl	800fba8 <memp_free>
      break;
 800f048:	e00d      	b.n	800f066 <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	685b      	ldr	r3, [r3, #4]
 800f04e:	68fa      	ldr	r2, [r7, #12]
 800f050:	6892      	ldr	r2, [r2, #8]
 800f052:	4610      	mov	r0, r2
 800f054:	4798      	blx	r3
      break;
 800f056:	e006      	b.n	800f066 <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f058:	4b07      	ldr	r3, [pc, #28]	; (800f078 <tcpip_thread+0xc0>)
 800f05a:	229b      	movs	r2, #155	; 0x9b
 800f05c:	4907      	ldr	r1, [pc, #28]	; (800f07c <tcpip_thread+0xc4>)
 800f05e:	4808      	ldr	r0, [pc, #32]	; (800f080 <tcpip_thread+0xc8>)
 800f060:	f00a f816 	bl	8019090 <iprintf>
      break;
 800f064:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 800f066:	e7b8      	b.n	800efda <tcpip_thread+0x22>
 800f068:	2000c7b0 	.word	0x2000c7b0
 800f06c:	2000c7b4 	.word	0x2000c7b4
 800f070:	2000d040 	.word	0x2000d040
 800f074:	2000c7b8 	.word	0x2000c7b8
 800f078:	0801a8f0 	.word	0x0801a8f0
 800f07c:	0801a944 	.word	0x0801a944
 800f080:	0801a964 	.word	0x0801a964

0800f084 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b086      	sub	sp, #24
 800f088:	af00      	add	r7, sp, #0
 800f08a:	60f8      	str	r0, [r7, #12]
 800f08c:	60b9      	str	r1, [r7, #8]
 800f08e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 800f090:	481a      	ldr	r0, [pc, #104]	; (800f0fc <tcpip_inpkt+0x78>)
 800f092:	f009 fe7d 	bl	8018d90 <sys_mbox_valid>
 800f096:	4603      	mov	r3, r0
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d105      	bne.n	800f0a8 <tcpip_inpkt+0x24>
 800f09c:	4b18      	ldr	r3, [pc, #96]	; (800f100 <tcpip_inpkt+0x7c>)
 800f09e:	22b5      	movs	r2, #181	; 0xb5
 800f0a0:	4918      	ldr	r1, [pc, #96]	; (800f104 <tcpip_inpkt+0x80>)
 800f0a2:	4819      	ldr	r0, [pc, #100]	; (800f108 <tcpip_inpkt+0x84>)
 800f0a4:	f009 fff4 	bl	8019090 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800f0a8:	2009      	movs	r0, #9
 800f0aa:	f000 fd07 	bl	800fabc <memp_malloc>
 800f0ae:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f0b0:	697b      	ldr	r3, [r7, #20]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d102      	bne.n	800f0bc <tcpip_inpkt+0x38>
    return ERR_MEM;
 800f0b6:	f04f 33ff 	mov.w	r3, #4294967295
 800f0ba:	e01a      	b.n	800f0f2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800f0bc:	697b      	ldr	r3, [r7, #20]
 800f0be:	2202      	movs	r2, #2
 800f0c0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800f0c2:	697b      	ldr	r3, [r7, #20]
 800f0c4:	68fa      	ldr	r2, [r7, #12]
 800f0c6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800f0c8:	697b      	ldr	r3, [r7, #20]
 800f0ca:	68ba      	ldr	r2, [r7, #8]
 800f0cc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800f0ce:	697b      	ldr	r3, [r7, #20]
 800f0d0:	687a      	ldr	r2, [r7, #4]
 800f0d2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 800f0d4:	6979      	ldr	r1, [r7, #20]
 800f0d6:	4809      	ldr	r0, [pc, #36]	; (800f0fc <tcpip_inpkt+0x78>)
 800f0d8:	f009 fde5 	bl	8018ca6 <sys_mbox_trypost>
 800f0dc:	4603      	mov	r3, r0
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d006      	beq.n	800f0f0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f0e2:	6979      	ldr	r1, [r7, #20]
 800f0e4:	2009      	movs	r0, #9
 800f0e6:	f000 fd5f 	bl	800fba8 <memp_free>
    return ERR_MEM;
 800f0ea:	f04f 33ff 	mov.w	r3, #4294967295
 800f0ee:	e000      	b.n	800f0f2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800f0f0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3718      	adds	r7, #24
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}
 800f0fa:	bf00      	nop
 800f0fc:	2000c7b8 	.word	0x2000c7b8
 800f100:	0801a8f0 	.word	0x0801a8f0
 800f104:	0801a98c 	.word	0x0801a98c
 800f108:	0801a964 	.word	0x0801a964

0800f10c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b082      	sub	sp, #8
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
 800f114:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800f11c:	f003 0318 	and.w	r3, r3, #24
 800f120:	2b00      	cmp	r3, #0
 800f122:	d006      	beq.n	800f132 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800f124:	4a08      	ldr	r2, [pc, #32]	; (800f148 <tcpip_input+0x3c>)
 800f126:	6839      	ldr	r1, [r7, #0]
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f7ff ffab 	bl	800f084 <tcpip_inpkt>
 800f12e:	4603      	mov	r3, r0
 800f130:	e005      	b.n	800f13e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 800f132:	4a06      	ldr	r2, [pc, #24]	; (800f14c <tcpip_input+0x40>)
 800f134:	6839      	ldr	r1, [r7, #0]
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f7ff ffa4 	bl	800f084 <tcpip_inpkt>
 800f13c:	4603      	mov	r3, r0
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3708      	adds	r7, #8
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}
 800f146:	bf00      	nop
 800f148:	08018a5d 	.word	0x08018a5d
 800f14c:	08017a21 	.word	0x08017a21

0800f150 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b086      	sub	sp, #24
 800f154:	af00      	add	r7, sp, #0
 800f156:	60f8      	str	r0, [r7, #12]
 800f158:	60b9      	str	r1, [r7, #8]
 800f15a:	4613      	mov	r3, r2
 800f15c:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 800f15e:	481d      	ldr	r0, [pc, #116]	; (800f1d4 <tcpip_callback_with_block+0x84>)
 800f160:	f009 fe16 	bl	8018d90 <sys_mbox_valid>
 800f164:	4603      	mov	r3, r0
 800f166:	2b00      	cmp	r3, #0
 800f168:	d105      	bne.n	800f176 <tcpip_callback_with_block+0x26>
 800f16a:	4b1b      	ldr	r3, [pc, #108]	; (800f1d8 <tcpip_callback_with_block+0x88>)
 800f16c:	22ee      	movs	r2, #238	; 0xee
 800f16e:	491b      	ldr	r1, [pc, #108]	; (800f1dc <tcpip_callback_with_block+0x8c>)
 800f170:	481b      	ldr	r0, [pc, #108]	; (800f1e0 <tcpip_callback_with_block+0x90>)
 800f172:	f009 ff8d 	bl	8019090 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800f176:	2008      	movs	r0, #8
 800f178:	f000 fca0 	bl	800fabc <memp_malloc>
 800f17c:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d102      	bne.n	800f18a <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 800f184:	f04f 33ff 	mov.w	r3, #4294967295
 800f188:	e01f      	b.n	800f1ca <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800f18a:	697b      	ldr	r3, [r7, #20]
 800f18c:	2203      	movs	r2, #3
 800f18e:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	68fa      	ldr	r2, [r7, #12]
 800f194:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	68ba      	ldr	r2, [r7, #8]
 800f19a:	609a      	str	r2, [r3, #8]
  if (block) {
 800f19c:	79fb      	ldrb	r3, [r7, #7]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d004      	beq.n	800f1ac <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 800f1a2:	6979      	ldr	r1, [r7, #20]
 800f1a4:	480b      	ldr	r0, [pc, #44]	; (800f1d4 <tcpip_callback_with_block+0x84>)
 800f1a6:	f009 fd69 	bl	8018c7c <sys_mbox_post>
 800f1aa:	e00d      	b.n	800f1c8 <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 800f1ac:	6979      	ldr	r1, [r7, #20]
 800f1ae:	4809      	ldr	r0, [pc, #36]	; (800f1d4 <tcpip_callback_with_block+0x84>)
 800f1b0:	f009 fd79 	bl	8018ca6 <sys_mbox_trypost>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d006      	beq.n	800f1c8 <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f1ba:	6979      	ldr	r1, [r7, #20]
 800f1bc:	2008      	movs	r0, #8
 800f1be:	f000 fcf3 	bl	800fba8 <memp_free>
      return ERR_MEM;
 800f1c2:	f04f 33ff 	mov.w	r3, #4294967295
 800f1c6:	e000      	b.n	800f1ca <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 800f1c8:	2300      	movs	r3, #0
}
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	3718      	adds	r7, #24
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bd80      	pop	{r7, pc}
 800f1d2:	bf00      	nop
 800f1d4:	2000c7b8 	.word	0x2000c7b8
 800f1d8:	0801a8f0 	.word	0x0801a8f0
 800f1dc:	0801a98c 	.word	0x0801a98c
 800f1e0:	0801a964 	.word	0x0801a964

0800f1e4 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t* sem)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b084      	sub	sp, #16
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	60f8      	str	r0, [r7, #12]
 800f1ec:	60b9      	str	r1, [r7, #8]
 800f1ee:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800f1f0:	4806      	ldr	r0, [pc, #24]	; (800f20c <tcpip_send_msg_wait_sem+0x28>)
 800f1f2:	f009 fea7 	bl	8018f44 <sys_mutex_lock>
  fn(apimsg);
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	68b8      	ldr	r0, [r7, #8]
 800f1fa:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800f1fc:	4803      	ldr	r0, [pc, #12]	; (800f20c <tcpip_send_msg_wait_sem+0x28>)
 800f1fe:	f009 feb0 	bl	8018f62 <sys_mutex_unlock>
  return ERR_OK;
 800f202:	2300      	movs	r3, #0
  sys_mbox_post(&mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800f204:	4618      	mov	r0, r3
 800f206:	3710      	adds	r7, #16
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}
 800f20c:	2000d040 	.word	0x2000d040

0800f210 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b084      	sub	sp, #16
 800f214:	af02      	add	r7, sp, #8
 800f216:	6078      	str	r0, [r7, #4]
 800f218:	6039      	str	r1, [r7, #0]
  lwip_init();
 800f21a:	f000 f86a 	bl	800f2f2 <lwip_init>

  tcpip_init_done = initfunc;
 800f21e:	4a17      	ldr	r2, [pc, #92]	; (800f27c <tcpip_init+0x6c>)
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800f224:	4a16      	ldr	r2, [pc, #88]	; (800f280 <tcpip_init+0x70>)
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800f22a:	2106      	movs	r1, #6
 800f22c:	4815      	ldr	r0, [pc, #84]	; (800f284 <tcpip_init+0x74>)
 800f22e:	f009 fcf1 	bl	8018c14 <sys_mbox_new>
 800f232:	4603      	mov	r3, r0
 800f234:	2b00      	cmp	r3, #0
 800f236:	d006      	beq.n	800f246 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800f238:	4b13      	ldr	r3, [pc, #76]	; (800f288 <tcpip_init+0x78>)
 800f23a:	f240 12d5 	movw	r2, #469	; 0x1d5
 800f23e:	4913      	ldr	r1, [pc, #76]	; (800f28c <tcpip_init+0x7c>)
 800f240:	4813      	ldr	r0, [pc, #76]	; (800f290 <tcpip_init+0x80>)
 800f242:	f009 ff25 	bl	8019090 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800f246:	4813      	ldr	r0, [pc, #76]	; (800f294 <tcpip_init+0x84>)
 800f248:	f009 fe60 	bl	8018f0c <sys_mutex_new>
 800f24c:	4603      	mov	r3, r0
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d006      	beq.n	800f260 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800f252:	4b0d      	ldr	r3, [pc, #52]	; (800f288 <tcpip_init+0x78>)
 800f254:	f240 12d9 	movw	r2, #473	; 0x1d9
 800f258:	490f      	ldr	r1, [pc, #60]	; (800f298 <tcpip_init+0x88>)
 800f25a:	480d      	ldr	r0, [pc, #52]	; (800f290 <tcpip_init+0x80>)
 800f25c:	f009 ff18 	bl	8019090 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800f260:	2300      	movs	r3, #0
 800f262:	9300      	str	r3, [sp, #0]
 800f264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f268:	2200      	movs	r2, #0
 800f26a:	490c      	ldr	r1, [pc, #48]	; (800f29c <tcpip_init+0x8c>)
 800f26c:	480c      	ldr	r0, [pc, #48]	; (800f2a0 <tcpip_init+0x90>)
 800f26e:	f009 fe85 	bl	8018f7c <sys_thread_new>
}
 800f272:	bf00      	nop
 800f274:	3708      	adds	r7, #8
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}
 800f27a:	bf00      	nop
 800f27c:	2000c7b0 	.word	0x2000c7b0
 800f280:	2000c7b4 	.word	0x2000c7b4
 800f284:	2000c7b8 	.word	0x2000c7b8
 800f288:	0801a8f0 	.word	0x0801a8f0
 800f28c:	0801a99c 	.word	0x0801a99c
 800f290:	0801a964 	.word	0x0801a964
 800f294:	2000d040 	.word	0x2000d040
 800f298:	0801a9c0 	.word	0x0801a9c0
 800f29c:	0800efb9 	.word	0x0800efb9
 800f2a0:	0801a9e4 	.word	0x0801a9e4

0800f2a4 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f2a4:	b480      	push	{r7}
 800f2a6:	b083      	sub	sp, #12
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800f2ae:	88fb      	ldrh	r3, [r7, #6]
 800f2b0:	ba5b      	rev16	r3, r3
 800f2b2:	b29b      	uxth	r3, r3
}
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	370c      	adds	r7, #12
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2be:	4770      	bx	lr

0800f2c0 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	b083      	sub	sp, #12
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	061a      	lsls	r2, r3, #24
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	021b      	lsls	r3, r3, #8
 800f2d0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f2d4:	431a      	orrs	r2, r3
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	0a1b      	lsrs	r3, r3, #8
 800f2da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f2de:	431a      	orrs	r2, r3
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	0e1b      	lsrs	r3, r3, #24
 800f2e4:	4313      	orrs	r3, r2
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	370c      	adds	r7, #12
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f0:	4770      	bx	lr

0800f2f2 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f2f2:	b580      	push	{r7, lr}
 800f2f4:	b082      	sub	sp, #8
 800f2f6:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800f2fc:	f009 fdf8 	bl	8018ef0 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800f300:	f000 f8a6 	bl	800f450 <mem_init>
  memp_init();
 800f304:	f000 fb6c 	bl	800f9e0 <memp_init>
  pbuf_init();
  netif_init();
 800f308:	f000 fc78 	bl	800fbfc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f30c:	f007 f810 	bl	8016330 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f310:	f001 fc58 	bl	8010bc4 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800f314:	f006 fea2 	bl	801605c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f318:	bf00      	nop
 800f31a:	3708      	adds	r7, #8
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}

0800f320 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b084      	sub	sp, #16
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f328:	4b40      	ldr	r3, [pc, #256]	; (800f42c <plug_holes+0x10c>)
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	687a      	ldr	r2, [r7, #4]
 800f32e:	429a      	cmp	r2, r3
 800f330:	d206      	bcs.n	800f340 <plug_holes+0x20>
 800f332:	4b3f      	ldr	r3, [pc, #252]	; (800f430 <plug_holes+0x110>)
 800f334:	f240 125d 	movw	r2, #349	; 0x15d
 800f338:	493e      	ldr	r1, [pc, #248]	; (800f434 <plug_holes+0x114>)
 800f33a:	483f      	ldr	r0, [pc, #252]	; (800f438 <plug_holes+0x118>)
 800f33c:	f009 fea8 	bl	8019090 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f340:	4b3e      	ldr	r3, [pc, #248]	; (800f43c <plug_holes+0x11c>)
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	687a      	ldr	r2, [r7, #4]
 800f346:	429a      	cmp	r2, r3
 800f348:	d306      	bcc.n	800f358 <plug_holes+0x38>
 800f34a:	4b39      	ldr	r3, [pc, #228]	; (800f430 <plug_holes+0x110>)
 800f34c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800f350:	493b      	ldr	r1, [pc, #236]	; (800f440 <plug_holes+0x120>)
 800f352:	4839      	ldr	r0, [pc, #228]	; (800f438 <plug_holes+0x118>)
 800f354:	f009 fe9c 	bl	8019090 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	791b      	ldrb	r3, [r3, #4]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d006      	beq.n	800f36e <plug_holes+0x4e>
 800f360:	4b33      	ldr	r3, [pc, #204]	; (800f430 <plug_holes+0x110>)
 800f362:	f240 125f 	movw	r2, #351	; 0x15f
 800f366:	4937      	ldr	r1, [pc, #220]	; (800f444 <plug_holes+0x124>)
 800f368:	4833      	ldr	r0, [pc, #204]	; (800f438 <plug_holes+0x118>)
 800f36a:	f009 fe91 	bl	8019090 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	881b      	ldrh	r3, [r3, #0]
 800f372:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f376:	d906      	bls.n	800f386 <plug_holes+0x66>
 800f378:	4b2d      	ldr	r3, [pc, #180]	; (800f430 <plug_holes+0x110>)
 800f37a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800f37e:	4932      	ldr	r1, [pc, #200]	; (800f448 <plug_holes+0x128>)
 800f380:	482d      	ldr	r0, [pc, #180]	; (800f438 <plug_holes+0x118>)
 800f382:	f009 fe85 	bl	8019090 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800f386:	4b29      	ldr	r3, [pc, #164]	; (800f42c <plug_holes+0x10c>)
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	687a      	ldr	r2, [r7, #4]
 800f38c:	8812      	ldrh	r2, [r2, #0]
 800f38e:	4413      	add	r3, r2
 800f390:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f392:	687a      	ldr	r2, [r7, #4]
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	429a      	cmp	r2, r3
 800f398:	d01f      	beq.n	800f3da <plug_holes+0xba>
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	791b      	ldrb	r3, [r3, #4]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d11b      	bne.n	800f3da <plug_holes+0xba>
 800f3a2:	4b26      	ldr	r3, [pc, #152]	; (800f43c <plug_holes+0x11c>)
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	68fa      	ldr	r2, [r7, #12]
 800f3a8:	429a      	cmp	r2, r3
 800f3aa:	d016      	beq.n	800f3da <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f3ac:	4b27      	ldr	r3, [pc, #156]	; (800f44c <plug_holes+0x12c>)
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	68fa      	ldr	r2, [r7, #12]
 800f3b2:	429a      	cmp	r2, r3
 800f3b4:	d102      	bne.n	800f3bc <plug_holes+0x9c>
      lfree = mem;
 800f3b6:	4a25      	ldr	r2, [pc, #148]	; (800f44c <plug_holes+0x12c>)
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	881a      	ldrh	r2, [r3, #0]
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	4a19      	ldr	r2, [pc, #100]	; (800f42c <plug_holes+0x10c>)
 800f3c8:	6812      	ldr	r2, [r2, #0]
 800f3ca:	1a99      	subs	r1, r3, r2
 800f3cc:	4b17      	ldr	r3, [pc, #92]	; (800f42c <plug_holes+0x10c>)
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	68fa      	ldr	r2, [r7, #12]
 800f3d2:	8812      	ldrh	r2, [r2, #0]
 800f3d4:	4413      	add	r3, r2
 800f3d6:	b28a      	uxth	r2, r1
 800f3d8:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800f3da:	4b14      	ldr	r3, [pc, #80]	; (800f42c <plug_holes+0x10c>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	687a      	ldr	r2, [r7, #4]
 800f3e0:	8852      	ldrh	r2, [r2, #2]
 800f3e2:	4413      	add	r3, r2
 800f3e4:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f3e6:	68ba      	ldr	r2, [r7, #8]
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	429a      	cmp	r2, r3
 800f3ec:	d01a      	beq.n	800f424 <plug_holes+0x104>
 800f3ee:	68bb      	ldr	r3, [r7, #8]
 800f3f0:	791b      	ldrb	r3, [r3, #4]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d116      	bne.n	800f424 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f3f6:	4b15      	ldr	r3, [pc, #84]	; (800f44c <plug_holes+0x12c>)
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	687a      	ldr	r2, [r7, #4]
 800f3fc:	429a      	cmp	r2, r3
 800f3fe:	d102      	bne.n	800f406 <plug_holes+0xe6>
      lfree = pmem;
 800f400:	4a12      	ldr	r2, [pc, #72]	; (800f44c <plug_holes+0x12c>)
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	881a      	ldrh	r2, [r3, #0]
 800f40a:	68bb      	ldr	r3, [r7, #8]
 800f40c:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800f40e:	68bb      	ldr	r3, [r7, #8]
 800f410:	4a06      	ldr	r2, [pc, #24]	; (800f42c <plug_holes+0x10c>)
 800f412:	6812      	ldr	r2, [r2, #0]
 800f414:	1a99      	subs	r1, r3, r2
 800f416:	4b05      	ldr	r3, [pc, #20]	; (800f42c <plug_holes+0x10c>)
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	687a      	ldr	r2, [r7, #4]
 800f41c:	8812      	ldrh	r2, [r2, #0]
 800f41e:	4413      	add	r3, r2
 800f420:	b28a      	uxth	r2, r1
 800f422:	805a      	strh	r2, [r3, #2]
  }
}
 800f424:	bf00      	nop
 800f426:	3710      	adds	r7, #16
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd80      	pop	{r7, pc}
 800f42c:	2000c7bc 	.word	0x2000c7bc
 800f430:	0801a9f4 	.word	0x0801a9f4
 800f434:	0801aa48 	.word	0x0801aa48
 800f438:	0801aa60 	.word	0x0801aa60
 800f43c:	2000c7c0 	.word	0x2000c7c0
 800f440:	0801aa88 	.word	0x0801aa88
 800f444:	0801aaa4 	.word	0x0801aaa4
 800f448:	0801aac0 	.word	0x0801aac0
 800f44c:	2000c7c4 	.word	0x2000c7c4

0800f450 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b082      	sub	sp, #8
 800f454:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f456:	4b1c      	ldr	r3, [pc, #112]	; (800f4c8 <mem_init+0x78>)
 800f458:	4a1c      	ldr	r2, [pc, #112]	; (800f4cc <mem_init+0x7c>)
 800f45a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f45c:	4b1a      	ldr	r3, [pc, #104]	; (800f4c8 <mem_init+0x78>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f468:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	2200      	movs	r2, #0
 800f46e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2200      	movs	r2, #0
 800f474:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800f476:	4b14      	ldr	r3, [pc, #80]	; (800f4c8 <mem_init+0x78>)
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800f47e:	4a14      	ldr	r2, [pc, #80]	; (800f4d0 <mem_init+0x80>)
 800f480:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f482:	4b13      	ldr	r3, [pc, #76]	; (800f4d0 <mem_init+0x80>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2201      	movs	r2, #1
 800f488:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f48a:	4b11      	ldr	r3, [pc, #68]	; (800f4d0 <mem_init+0x80>)
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f492:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f494:	4b0e      	ldr	r3, [pc, #56]	; (800f4d0 <mem_init+0x80>)
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f49c:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f49e:	4b0a      	ldr	r3, [pc, #40]	; (800f4c8 <mem_init+0x78>)
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	4a0c      	ldr	r2, [pc, #48]	; (800f4d4 <mem_init+0x84>)
 800f4a4:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800f4a6:	480c      	ldr	r0, [pc, #48]	; (800f4d8 <mem_init+0x88>)
 800f4a8:	f009 fd30 	bl	8018f0c <sys_mutex_new>
 800f4ac:	4603      	mov	r3, r0
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d006      	beq.n	800f4c0 <mem_init+0x70>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800f4b2:	4b0a      	ldr	r3, [pc, #40]	; (800f4dc <mem_init+0x8c>)
 800f4b4:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800f4b8:	4909      	ldr	r1, [pc, #36]	; (800f4e0 <mem_init+0x90>)
 800f4ba:	480a      	ldr	r0, [pc, #40]	; (800f4e4 <mem_init+0x94>)
 800f4bc:	f009 fde8 	bl	8019090 <iprintf>
  }
}
 800f4c0:	bf00      	nop
 800f4c2:	3708      	adds	r7, #8
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}
 800f4c8:	2000c7bc 	.word	0x2000c7bc
 800f4cc:	30044000 	.word	0x30044000
 800f4d0:	2000c7c0 	.word	0x2000c7c0
 800f4d4:	2000c7c4 	.word	0x2000c7c4
 800f4d8:	2000c7c8 	.word	0x2000c7c8
 800f4dc:	0801a9f4 	.word	0x0801a9f4
 800f4e0:	0801aaec 	.word	0x0801aaec
 800f4e4:	0801aa60 	.word	0x0801aa60

0800f4e8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b084      	sub	sp, #16
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d050      	beq.n	800f598 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f003 0303 	and.w	r3, r3, #3
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d006      	beq.n	800f50e <mem_free+0x26>
 800f500:	4b27      	ldr	r3, [pc, #156]	; (800f5a0 <mem_free+0xb8>)
 800f502:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800f506:	4927      	ldr	r1, [pc, #156]	; (800f5a4 <mem_free+0xbc>)
 800f508:	4827      	ldr	r0, [pc, #156]	; (800f5a8 <mem_free+0xc0>)
 800f50a:	f009 fdc1 	bl	8019090 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f50e:	4b27      	ldr	r3, [pc, #156]	; (800f5ac <mem_free+0xc4>)
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	687a      	ldr	r2, [r7, #4]
 800f514:	429a      	cmp	r2, r3
 800f516:	d304      	bcc.n	800f522 <mem_free+0x3a>
 800f518:	4b25      	ldr	r3, [pc, #148]	; (800f5b0 <mem_free+0xc8>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	687a      	ldr	r2, [r7, #4]
 800f51e:	429a      	cmp	r2, r3
 800f520:	d306      	bcc.n	800f530 <mem_free+0x48>
 800f522:	4b1f      	ldr	r3, [pc, #124]	; (800f5a0 <mem_free+0xb8>)
 800f524:	f240 12af 	movw	r2, #431	; 0x1af
 800f528:	4922      	ldr	r1, [pc, #136]	; (800f5b4 <mem_free+0xcc>)
 800f52a:	481f      	ldr	r0, [pc, #124]	; (800f5a8 <mem_free+0xc0>)
 800f52c:	f009 fdb0 	bl	8019090 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f530:	4b1e      	ldr	r3, [pc, #120]	; (800f5ac <mem_free+0xc4>)
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	687a      	ldr	r2, [r7, #4]
 800f536:	429a      	cmp	r2, r3
 800f538:	d304      	bcc.n	800f544 <mem_free+0x5c>
 800f53a:	4b1d      	ldr	r3, [pc, #116]	; (800f5b0 <mem_free+0xc8>)
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	687a      	ldr	r2, [r7, #4]
 800f540:	429a      	cmp	r2, r3
 800f542:	d306      	bcc.n	800f552 <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800f544:	f009 fd40 	bl	8018fc8 <sys_arch_protect>
 800f548:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800f54a:	68b8      	ldr	r0, [r7, #8]
 800f54c:	f009 fd4a 	bl	8018fe4 <sys_arch_unprotect>
    return;
 800f550:	e023      	b.n	800f59a <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f552:	4819      	ldr	r0, [pc, #100]	; (800f5b8 <mem_free+0xd0>)
 800f554:	f009 fcf6 	bl	8018f44 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	3b08      	subs	r3, #8
 800f55c:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	791b      	ldrb	r3, [r3, #4]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d106      	bne.n	800f574 <mem_free+0x8c>
 800f566:	4b0e      	ldr	r3, [pc, #56]	; (800f5a0 <mem_free+0xb8>)
 800f568:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800f56c:	4913      	ldr	r1, [pc, #76]	; (800f5bc <mem_free+0xd4>)
 800f56e:	480e      	ldr	r0, [pc, #56]	; (800f5a8 <mem_free+0xc0>)
 800f570:	f009 fd8e 	bl	8019090 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	2200      	movs	r2, #0
 800f578:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f57a:	4b11      	ldr	r3, [pc, #68]	; (800f5c0 <mem_free+0xd8>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	68fa      	ldr	r2, [r7, #12]
 800f580:	429a      	cmp	r2, r3
 800f582:	d202      	bcs.n	800f58a <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f584:	4a0e      	ldr	r2, [pc, #56]	; (800f5c0 <mem_free+0xd8>)
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f58a:	68f8      	ldr	r0, [r7, #12]
 800f58c:	f7ff fec8 	bl	800f320 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f590:	4809      	ldr	r0, [pc, #36]	; (800f5b8 <mem_free+0xd0>)
 800f592:	f009 fce6 	bl	8018f62 <sys_mutex_unlock>
 800f596:	e000      	b.n	800f59a <mem_free+0xb2>
    return;
 800f598:	bf00      	nop
}
 800f59a:	3710      	adds	r7, #16
 800f59c:	46bd      	mov	sp, r7
 800f59e:	bd80      	pop	{r7, pc}
 800f5a0:	0801a9f4 	.word	0x0801a9f4
 800f5a4:	0801ab08 	.word	0x0801ab08
 800f5a8:	0801aa60 	.word	0x0801aa60
 800f5ac:	2000c7bc 	.word	0x2000c7bc
 800f5b0:	2000c7c0 	.word	0x2000c7c0
 800f5b4:	0801ab2c 	.word	0x0801ab2c
 800f5b8:	2000c7c8 	.word	0x2000c7c8
 800f5bc:	0801ab44 	.word	0x0801ab44
 800f5c0:	2000c7c4 	.word	0x2000c7c4

0800f5c4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b088      	sub	sp, #32
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	6078      	str	r0, [r7, #4]
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800f5d0:	887b      	ldrh	r3, [r7, #2]
 800f5d2:	3303      	adds	r3, #3
 800f5d4:	b29b      	uxth	r3, r3
 800f5d6:	f023 0303 	bic.w	r3, r3, #3
 800f5da:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800f5dc:	887b      	ldrh	r3, [r7, #2]
 800f5de:	2b0b      	cmp	r3, #11
 800f5e0:	d801      	bhi.n	800f5e6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f5e2:	230c      	movs	r3, #12
 800f5e4:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800f5e6:	887b      	ldrh	r3, [r7, #2]
 800f5e8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f5ec:	d901      	bls.n	800f5f2 <mem_trim+0x2e>
    return NULL;
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	e0bd      	b.n	800f76e <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f5f2:	4b61      	ldr	r3, [pc, #388]	; (800f778 <mem_trim+0x1b4>)
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	687a      	ldr	r2, [r7, #4]
 800f5f8:	429a      	cmp	r2, r3
 800f5fa:	d304      	bcc.n	800f606 <mem_trim+0x42>
 800f5fc:	4b5f      	ldr	r3, [pc, #380]	; (800f77c <mem_trim+0x1b8>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	687a      	ldr	r2, [r7, #4]
 800f602:	429a      	cmp	r2, r3
 800f604:	d306      	bcc.n	800f614 <mem_trim+0x50>
 800f606:	4b5e      	ldr	r3, [pc, #376]	; (800f780 <mem_trim+0x1bc>)
 800f608:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800f60c:	495d      	ldr	r1, [pc, #372]	; (800f784 <mem_trim+0x1c0>)
 800f60e:	485e      	ldr	r0, [pc, #376]	; (800f788 <mem_trim+0x1c4>)
 800f610:	f009 fd3e 	bl	8019090 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f614:	4b58      	ldr	r3, [pc, #352]	; (800f778 <mem_trim+0x1b4>)
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	687a      	ldr	r2, [r7, #4]
 800f61a:	429a      	cmp	r2, r3
 800f61c:	d304      	bcc.n	800f628 <mem_trim+0x64>
 800f61e:	4b57      	ldr	r3, [pc, #348]	; (800f77c <mem_trim+0x1b8>)
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	687a      	ldr	r2, [r7, #4]
 800f624:	429a      	cmp	r2, r3
 800f626:	d307      	bcc.n	800f638 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800f628:	f009 fcce 	bl	8018fc8 <sys_arch_protect>
 800f62c:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800f62e:	68f8      	ldr	r0, [r7, #12]
 800f630:	f009 fcd8 	bl	8018fe4 <sys_arch_unprotect>
    return rmem;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	e09a      	b.n	800f76e <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	3b08      	subs	r3, #8
 800f63c:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800f63e:	69fb      	ldr	r3, [r7, #28]
 800f640:	4a4d      	ldr	r2, [pc, #308]	; (800f778 <mem_trim+0x1b4>)
 800f642:	6812      	ldr	r2, [r2, #0]
 800f644:	1a9b      	subs	r3, r3, r2
 800f646:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800f648:	69fb      	ldr	r3, [r7, #28]
 800f64a:	881a      	ldrh	r2, [r3, #0]
 800f64c:	8b7b      	ldrh	r3, [r7, #26]
 800f64e:	1ad3      	subs	r3, r2, r3
 800f650:	b29b      	uxth	r3, r3
 800f652:	3b08      	subs	r3, #8
 800f654:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f656:	887a      	ldrh	r2, [r7, #2]
 800f658:	8b3b      	ldrh	r3, [r7, #24]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d906      	bls.n	800f66c <mem_trim+0xa8>
 800f65e:	4b48      	ldr	r3, [pc, #288]	; (800f780 <mem_trim+0x1bc>)
 800f660:	f240 2206 	movw	r2, #518	; 0x206
 800f664:	4949      	ldr	r1, [pc, #292]	; (800f78c <mem_trim+0x1c8>)
 800f666:	4848      	ldr	r0, [pc, #288]	; (800f788 <mem_trim+0x1c4>)
 800f668:	f009 fd12 	bl	8019090 <iprintf>
  if (newsize > size) {
 800f66c:	887a      	ldrh	r2, [r7, #2]
 800f66e:	8b3b      	ldrh	r3, [r7, #24]
 800f670:	429a      	cmp	r2, r3
 800f672:	d901      	bls.n	800f678 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800f674:	2300      	movs	r3, #0
 800f676:	e07a      	b.n	800f76e <mem_trim+0x1aa>
  }
  if (newsize == size) {
 800f678:	887a      	ldrh	r2, [r7, #2]
 800f67a:	8b3b      	ldrh	r3, [r7, #24]
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d101      	bne.n	800f684 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	e074      	b.n	800f76e <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f684:	4842      	ldr	r0, [pc, #264]	; (800f790 <mem_trim+0x1cc>)
 800f686:	f009 fc5d 	bl	8018f44 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800f68a:	4b3b      	ldr	r3, [pc, #236]	; (800f778 <mem_trim+0x1b4>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	69fa      	ldr	r2, [r7, #28]
 800f690:	8812      	ldrh	r2, [r2, #0]
 800f692:	4413      	add	r3, r2
 800f694:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 800f696:	697b      	ldr	r3, [r7, #20]
 800f698:	791b      	ldrb	r3, [r3, #4]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d131      	bne.n	800f702 <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	881b      	ldrh	r3, [r3, #0]
 800f6a2:	823b      	strh	r3, [r7, #16]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f6a4:	8b7a      	ldrh	r2, [r7, #26]
 800f6a6:	887b      	ldrh	r3, [r7, #2]
 800f6a8:	4413      	add	r3, r2
 800f6aa:	b29b      	uxth	r3, r3
 800f6ac:	3308      	adds	r3, #8
 800f6ae:	827b      	strh	r3, [r7, #18]
    if (lfree == mem2) {
 800f6b0:	4b38      	ldr	r3, [pc, #224]	; (800f794 <mem_trim+0x1d0>)
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	697a      	ldr	r2, [r7, #20]
 800f6b6:	429a      	cmp	r2, r3
 800f6b8:	d105      	bne.n	800f6c6 <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800f6ba:	4b2f      	ldr	r3, [pc, #188]	; (800f778 <mem_trim+0x1b4>)
 800f6bc:	681a      	ldr	r2, [r3, #0]
 800f6be:	8a7b      	ldrh	r3, [r7, #18]
 800f6c0:	4413      	add	r3, r2
 800f6c2:	4a34      	ldr	r2, [pc, #208]	; (800f794 <mem_trim+0x1d0>)
 800f6c4:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f6c6:	4b2c      	ldr	r3, [pc, #176]	; (800f778 <mem_trim+0x1b4>)
 800f6c8:	681a      	ldr	r2, [r3, #0]
 800f6ca:	8a7b      	ldrh	r3, [r7, #18]
 800f6cc:	4413      	add	r3, r2
 800f6ce:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	8a3a      	ldrh	r2, [r7, #16]
 800f6da:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	8b7a      	ldrh	r2, [r7, #26]
 800f6e0:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f6e2:	69fb      	ldr	r3, [r7, #28]
 800f6e4:	8a7a      	ldrh	r2, [r7, #18]
 800f6e6:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f6e8:	697b      	ldr	r3, [r7, #20]
 800f6ea:	881b      	ldrh	r3, [r3, #0]
 800f6ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f6f0:	d039      	beq.n	800f766 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f6f2:	4b21      	ldr	r3, [pc, #132]	; (800f778 <mem_trim+0x1b4>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	697a      	ldr	r2, [r7, #20]
 800f6f8:	8812      	ldrh	r2, [r2, #0]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	8a7a      	ldrh	r2, [r7, #18]
 800f6fe:	805a      	strh	r2, [r3, #2]
 800f700:	e031      	b.n	800f766 <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f702:	887b      	ldrh	r3, [r7, #2]
 800f704:	f103 0214 	add.w	r2, r3, #20
 800f708:	8b3b      	ldrh	r3, [r7, #24]
 800f70a:	429a      	cmp	r2, r3
 800f70c:	d82b      	bhi.n	800f766 <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f70e:	8b7a      	ldrh	r2, [r7, #26]
 800f710:	887b      	ldrh	r3, [r7, #2]
 800f712:	4413      	add	r3, r2
 800f714:	b29b      	uxth	r3, r3
 800f716:	3308      	adds	r3, #8
 800f718:	827b      	strh	r3, [r7, #18]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f71a:	4b17      	ldr	r3, [pc, #92]	; (800f778 <mem_trim+0x1b4>)
 800f71c:	681a      	ldr	r2, [r3, #0]
 800f71e:	8a7b      	ldrh	r3, [r7, #18]
 800f720:	4413      	add	r3, r2
 800f722:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 800f724:	4b1b      	ldr	r3, [pc, #108]	; (800f794 <mem_trim+0x1d0>)
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	697a      	ldr	r2, [r7, #20]
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d202      	bcs.n	800f734 <mem_trim+0x170>
      lfree = mem2;
 800f72e:	4a19      	ldr	r2, [pc, #100]	; (800f794 <mem_trim+0x1d0>)
 800f730:	697b      	ldr	r3, [r7, #20]
 800f732:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f734:	697b      	ldr	r3, [r7, #20]
 800f736:	2200      	movs	r2, #0
 800f738:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f73a:	69fb      	ldr	r3, [r7, #28]
 800f73c:	881a      	ldrh	r2, [r3, #0]
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f742:	697b      	ldr	r3, [r7, #20]
 800f744:	8b7a      	ldrh	r2, [r7, #26]
 800f746:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f748:	69fb      	ldr	r3, [r7, #28]
 800f74a:	8a7a      	ldrh	r2, [r7, #18]
 800f74c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f74e:	697b      	ldr	r3, [r7, #20]
 800f750:	881b      	ldrh	r3, [r3, #0]
 800f752:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f756:	d006      	beq.n	800f766 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f758:	4b07      	ldr	r3, [pc, #28]	; (800f778 <mem_trim+0x1b4>)
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	697a      	ldr	r2, [r7, #20]
 800f75e:	8812      	ldrh	r2, [r2, #0]
 800f760:	4413      	add	r3, r2
 800f762:	8a7a      	ldrh	r2, [r7, #18]
 800f764:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f766:	480a      	ldr	r0, [pc, #40]	; (800f790 <mem_trim+0x1cc>)
 800f768:	f009 fbfb 	bl	8018f62 <sys_mutex_unlock>
  return rmem;
 800f76c:	687b      	ldr	r3, [r7, #4]
}
 800f76e:	4618      	mov	r0, r3
 800f770:	3720      	adds	r7, #32
 800f772:	46bd      	mov	sp, r7
 800f774:	bd80      	pop	{r7, pc}
 800f776:	bf00      	nop
 800f778:	2000c7bc 	.word	0x2000c7bc
 800f77c:	2000c7c0 	.word	0x2000c7c0
 800f780:	0801a9f4 	.word	0x0801a9f4
 800f784:	0801ab58 	.word	0x0801ab58
 800f788:	0801aa60 	.word	0x0801aa60
 800f78c:	0801ab70 	.word	0x0801ab70
 800f790:	2000c7c8 	.word	0x2000c7c8
 800f794:	2000c7c4 	.word	0x2000c7c4

0800f798 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b088      	sub	sp, #32
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	4603      	mov	r3, r0
 800f7a0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800f7a2:	88fb      	ldrh	r3, [r7, #6]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d101      	bne.n	800f7ac <mem_malloc+0x14>
    return NULL;
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	e0d1      	b.n	800f950 <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800f7ac:	88fb      	ldrh	r3, [r7, #6]
 800f7ae:	3303      	adds	r3, #3
 800f7b0:	b29b      	uxth	r3, r3
 800f7b2:	f023 0303 	bic.w	r3, r3, #3
 800f7b6:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800f7b8:	88fb      	ldrh	r3, [r7, #6]
 800f7ba:	2b0b      	cmp	r3, #11
 800f7bc:	d801      	bhi.n	800f7c2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f7be:	230c      	movs	r3, #12
 800f7c0:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800f7c2:	88fb      	ldrh	r3, [r7, #6]
 800f7c4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f7c8:	d901      	bls.n	800f7ce <mem_malloc+0x36>
    return NULL;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	e0c0      	b.n	800f950 <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800f7ce:	4862      	ldr	r0, [pc, #392]	; (800f958 <mem_malloc+0x1c0>)
 800f7d0:	f009 fbb8 	bl	8018f44 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800f7d4:	4b61      	ldr	r3, [pc, #388]	; (800f95c <mem_malloc+0x1c4>)
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	461a      	mov	r2, r3
 800f7da:	4b61      	ldr	r3, [pc, #388]	; (800f960 <mem_malloc+0x1c8>)
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	1ad3      	subs	r3, r2, r3
 800f7e0:	83fb      	strh	r3, [r7, #30]
 800f7e2:	e0aa      	b.n	800f93a <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800f7e4:	4b5e      	ldr	r3, [pc, #376]	; (800f960 <mem_malloc+0x1c8>)
 800f7e6:	681a      	ldr	r2, [r3, #0]
 800f7e8:	8bfb      	ldrh	r3, [r7, #30]
 800f7ea:	4413      	add	r3, r2
 800f7ec:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f7ee:	697b      	ldr	r3, [r7, #20]
 800f7f0:	791b      	ldrb	r3, [r3, #4]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	f040 809b 	bne.w	800f92e <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	881b      	ldrh	r3, [r3, #0]
 800f7fc:	461a      	mov	r2, r3
 800f7fe:	8bfb      	ldrh	r3, [r7, #30]
 800f800:	1ad3      	subs	r3, r2, r3
 800f802:	f1a3 0208 	sub.w	r2, r3, #8
 800f806:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800f808:	429a      	cmp	r2, r3
 800f80a:	f0c0 8090 	bcc.w	800f92e <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f80e:	697b      	ldr	r3, [r7, #20]
 800f810:	881b      	ldrh	r3, [r3, #0]
 800f812:	461a      	mov	r2, r3
 800f814:	8bfb      	ldrh	r3, [r7, #30]
 800f816:	1ad3      	subs	r3, r2, r3
 800f818:	f1a3 0208 	sub.w	r2, r3, #8
 800f81c:	88fb      	ldrh	r3, [r7, #6]
 800f81e:	3314      	adds	r3, #20
 800f820:	429a      	cmp	r2, r3
 800f822:	d327      	bcc.n	800f874 <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800f824:	8bfa      	ldrh	r2, [r7, #30]
 800f826:	88fb      	ldrh	r3, [r7, #6]
 800f828:	4413      	add	r3, r2
 800f82a:	b29b      	uxth	r3, r3
 800f82c:	3308      	adds	r3, #8
 800f82e:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800f830:	4b4b      	ldr	r3, [pc, #300]	; (800f960 <mem_malloc+0x1c8>)
 800f832:	681a      	ldr	r2, [r3, #0]
 800f834:	8a7b      	ldrh	r3, [r7, #18]
 800f836:	4413      	add	r3, r2
 800f838:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	2200      	movs	r2, #0
 800f83e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	881a      	ldrh	r2, [r3, #0]
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	8bfa      	ldrh	r2, [r7, #30]
 800f84c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	8a7a      	ldrh	r2, [r7, #18]
 800f852:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	2201      	movs	r2, #1
 800f858:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	881b      	ldrh	r3, [r3, #0]
 800f85e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f862:	d00a      	beq.n	800f87a <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f864:	4b3e      	ldr	r3, [pc, #248]	; (800f960 <mem_malloc+0x1c8>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	68fa      	ldr	r2, [r7, #12]
 800f86a:	8812      	ldrh	r2, [r2, #0]
 800f86c:	4413      	add	r3, r2
 800f86e:	8a7a      	ldrh	r2, [r7, #18]
 800f870:	805a      	strh	r2, [r3, #2]
 800f872:	e002      	b.n	800f87a <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	2201      	movs	r2, #1
 800f878:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f87a:	4b38      	ldr	r3, [pc, #224]	; (800f95c <mem_malloc+0x1c4>)
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	697a      	ldr	r2, [r7, #20]
 800f880:	429a      	cmp	r2, r3
 800f882:	d127      	bne.n	800f8d4 <mem_malloc+0x13c>
          struct mem *cur = lfree;
 800f884:	4b35      	ldr	r3, [pc, #212]	; (800f95c <mem_malloc+0x1c4>)
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f88a:	e005      	b.n	800f898 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800f88c:	4b34      	ldr	r3, [pc, #208]	; (800f960 <mem_malloc+0x1c8>)
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	69ba      	ldr	r2, [r7, #24]
 800f892:	8812      	ldrh	r2, [r2, #0]
 800f894:	4413      	add	r3, r2
 800f896:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f898:	69bb      	ldr	r3, [r7, #24]
 800f89a:	791b      	ldrb	r3, [r3, #4]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d004      	beq.n	800f8aa <mem_malloc+0x112>
 800f8a0:	4b30      	ldr	r3, [pc, #192]	; (800f964 <mem_malloc+0x1cc>)
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	69ba      	ldr	r2, [r7, #24]
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	d1f0      	bne.n	800f88c <mem_malloc+0xf4>
          }
          lfree = cur;
 800f8aa:	4a2c      	ldr	r2, [pc, #176]	; (800f95c <mem_malloc+0x1c4>)
 800f8ac:	69bb      	ldr	r3, [r7, #24]
 800f8ae:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f8b0:	4b2a      	ldr	r3, [pc, #168]	; (800f95c <mem_malloc+0x1c4>)
 800f8b2:	681a      	ldr	r2, [r3, #0]
 800f8b4:	4b2b      	ldr	r3, [pc, #172]	; (800f964 <mem_malloc+0x1cc>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	429a      	cmp	r2, r3
 800f8ba:	d00b      	beq.n	800f8d4 <mem_malloc+0x13c>
 800f8bc:	4b27      	ldr	r3, [pc, #156]	; (800f95c <mem_malloc+0x1c4>)
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	791b      	ldrb	r3, [r3, #4]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d006      	beq.n	800f8d4 <mem_malloc+0x13c>
 800f8c6:	4b28      	ldr	r3, [pc, #160]	; (800f968 <mem_malloc+0x1d0>)
 800f8c8:	f240 22cf 	movw	r2, #719	; 0x2cf
 800f8cc:	4927      	ldr	r1, [pc, #156]	; (800f96c <mem_malloc+0x1d4>)
 800f8ce:	4828      	ldr	r0, [pc, #160]	; (800f970 <mem_malloc+0x1d8>)
 800f8d0:	f009 fbde 	bl	8019090 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800f8d4:	4820      	ldr	r0, [pc, #128]	; (800f958 <mem_malloc+0x1c0>)
 800f8d6:	f009 fb44 	bl	8018f62 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f8da:	88fa      	ldrh	r2, [r7, #6]
 800f8dc:	697b      	ldr	r3, [r7, #20]
 800f8de:	4413      	add	r3, r2
 800f8e0:	3308      	adds	r3, #8
 800f8e2:	4a20      	ldr	r2, [pc, #128]	; (800f964 <mem_malloc+0x1cc>)
 800f8e4:	6812      	ldr	r2, [r2, #0]
 800f8e6:	4293      	cmp	r3, r2
 800f8e8:	d906      	bls.n	800f8f8 <mem_malloc+0x160>
 800f8ea:	4b1f      	ldr	r3, [pc, #124]	; (800f968 <mem_malloc+0x1d0>)
 800f8ec:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800f8f0:	4920      	ldr	r1, [pc, #128]	; (800f974 <mem_malloc+0x1dc>)
 800f8f2:	481f      	ldr	r0, [pc, #124]	; (800f970 <mem_malloc+0x1d8>)
 800f8f4:	f009 fbcc 	bl	8019090 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f8f8:	697b      	ldr	r3, [r7, #20]
 800f8fa:	f003 0303 	and.w	r3, r3, #3
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d006      	beq.n	800f910 <mem_malloc+0x178>
 800f902:	4b19      	ldr	r3, [pc, #100]	; (800f968 <mem_malloc+0x1d0>)
 800f904:	f240 22d6 	movw	r2, #726	; 0x2d6
 800f908:	491b      	ldr	r1, [pc, #108]	; (800f978 <mem_malloc+0x1e0>)
 800f90a:	4819      	ldr	r0, [pc, #100]	; (800f970 <mem_malloc+0x1d8>)
 800f90c:	f009 fbc0 	bl	8019090 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f910:	697b      	ldr	r3, [r7, #20]
 800f912:	f003 0303 	and.w	r3, r3, #3
 800f916:	2b00      	cmp	r3, #0
 800f918:	d006      	beq.n	800f928 <mem_malloc+0x190>
 800f91a:	4b13      	ldr	r3, [pc, #76]	; (800f968 <mem_malloc+0x1d0>)
 800f91c:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800f920:	4916      	ldr	r1, [pc, #88]	; (800f97c <mem_malloc+0x1e4>)
 800f922:	4813      	ldr	r0, [pc, #76]	; (800f970 <mem_malloc+0x1d8>)
 800f924:	f009 fbb4 	bl	8019090 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800f928:	697b      	ldr	r3, [r7, #20]
 800f92a:	3308      	adds	r3, #8
 800f92c:	e010      	b.n	800f950 <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800f92e:	4b0c      	ldr	r3, [pc, #48]	; (800f960 <mem_malloc+0x1c8>)
 800f930:	681a      	ldr	r2, [r3, #0]
 800f932:	8bfb      	ldrh	r3, [r7, #30]
 800f934:	4413      	add	r3, r2
 800f936:	881b      	ldrh	r3, [r3, #0]
 800f938:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800f93a:	8bfa      	ldrh	r2, [r7, #30]
 800f93c:	88fb      	ldrh	r3, [r7, #6]
 800f93e:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f942:	429a      	cmp	r2, r3
 800f944:	f4ff af4e 	bcc.w	800f7e4 <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800f948:	4803      	ldr	r0, [pc, #12]	; (800f958 <mem_malloc+0x1c0>)
 800f94a:	f009 fb0a 	bl	8018f62 <sys_mutex_unlock>
  return NULL;
 800f94e:	2300      	movs	r3, #0
}
 800f950:	4618      	mov	r0, r3
 800f952:	3720      	adds	r7, #32
 800f954:	46bd      	mov	sp, r7
 800f956:	bd80      	pop	{r7, pc}
 800f958:	2000c7c8 	.word	0x2000c7c8
 800f95c:	2000c7c4 	.word	0x2000c7c4
 800f960:	2000c7bc 	.word	0x2000c7bc
 800f964:	2000c7c0 	.word	0x2000c7c0
 800f968:	0801a9f4 	.word	0x0801a9f4
 800f96c:	0801ab90 	.word	0x0801ab90
 800f970:	0801aa60 	.word	0x0801aa60
 800f974:	0801abac 	.word	0x0801abac
 800f978:	0801abdc 	.word	0x0801abdc
 800f97c:	0801ac0c 	.word	0x0801ac0c

0800f980 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f980:	b480      	push	{r7}
 800f982:	b085      	sub	sp, #20
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	689b      	ldr	r3, [r3, #8]
 800f98c:	2200      	movs	r2, #0
 800f98e:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	685b      	ldr	r3, [r3, #4]
 800f994:	3303      	adds	r3, #3
 800f996:	f023 0303 	bic.w	r3, r3, #3
 800f99a:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f99c:	2300      	movs	r3, #0
 800f99e:	60fb      	str	r3, [r7, #12]
 800f9a0:	e011      	b.n	800f9c6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	689b      	ldr	r3, [r3, #8]
 800f9a6:	681a      	ldr	r2, [r3, #0]
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	689b      	ldr	r3, [r3, #8]
 800f9b0:	68ba      	ldr	r2, [r7, #8]
 800f9b2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	881b      	ldrh	r3, [r3, #0]
 800f9b8:	461a      	mov	r2, r3
 800f9ba:	68bb      	ldr	r3, [r7, #8]
 800f9bc:	4413      	add	r3, r2
 800f9be:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	3301      	adds	r3, #1
 800f9c4:	60fb      	str	r3, [r7, #12]
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	885b      	ldrh	r3, [r3, #2]
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	dbe7      	blt.n	800f9a2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f9d2:	bf00      	nop
 800f9d4:	3714      	adds	r7, #20
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9dc:	4770      	bx	lr
	...

0800f9e0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b082      	sub	sp, #8
 800f9e4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	80fb      	strh	r3, [r7, #6]
 800f9ea:	e009      	b.n	800fa00 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f9ec:	88fb      	ldrh	r3, [r7, #6]
 800f9ee:	4a08      	ldr	r2, [pc, #32]	; (800fa10 <memp_init+0x30>)
 800f9f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f7ff ffc3 	bl	800f980 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f9fa:	88fb      	ldrh	r3, [r7, #6]
 800f9fc:	3301      	adds	r3, #1
 800f9fe:	80fb      	strh	r3, [r7, #6]
 800fa00:	88fb      	ldrh	r3, [r7, #6]
 800fa02:	2b0c      	cmp	r3, #12
 800fa04:	d9f2      	bls.n	800f9ec <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800fa06:	bf00      	nop
 800fa08:	3708      	adds	r7, #8
 800fa0a:	46bd      	mov	sp, r7
 800fa0c:	bd80      	pop	{r7, pc}
 800fa0e:	bf00      	nop
 800fa10:	0801c914 	.word	0x0801c914

0800fa14 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b084      	sub	sp, #16
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800fa1c:	f009 fad4 	bl	8018fc8 <sys_arch_protect>
 800fa20:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	689b      	ldr	r3, [r3, #8]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800fa2a:	68bb      	ldr	r3, [r7, #8]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d015      	beq.n	800fa5c <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	689b      	ldr	r3, [r3, #8]
 800fa34:	68ba      	ldr	r2, [r7, #8]
 800fa36:	6812      	ldr	r2, [r2, #0]
 800fa38:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	f003 0303 	and.w	r3, r3, #3
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d006      	beq.n	800fa52 <do_memp_malloc_pool+0x3e>
 800fa44:	4b09      	ldr	r3, [pc, #36]	; (800fa6c <do_memp_malloc_pool+0x58>)
 800fa46:	f240 1249 	movw	r2, #329	; 0x149
 800fa4a:	4909      	ldr	r1, [pc, #36]	; (800fa70 <do_memp_malloc_pool+0x5c>)
 800fa4c:	4809      	ldr	r0, [pc, #36]	; (800fa74 <do_memp_malloc_pool+0x60>)
 800fa4e:	f009 fb1f 	bl	8019090 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800fa52:	68f8      	ldr	r0, [r7, #12]
 800fa54:	f009 fac6 	bl	8018fe4 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	e003      	b.n	800fa64 <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 800fa5c:	68f8      	ldr	r0, [r7, #12]
 800fa5e:	f009 fac1 	bl	8018fe4 <sys_arch_unprotect>
  return NULL;
 800fa62:	2300      	movs	r3, #0
}
 800fa64:	4618      	mov	r0, r3
 800fa66:	3710      	adds	r7, #16
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	bd80      	pop	{r7, pc}
 800fa6c:	0801ac30 	.word	0x0801ac30
 800fa70:	0801ac84 	.word	0x0801ac84
 800fa74:	0801aca8 	.word	0x0801aca8

0800fa78 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b082      	sub	sp, #8
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d106      	bne.n	800fa94 <memp_malloc_pool+0x1c>
 800fa86:	4b0a      	ldr	r3, [pc, #40]	; (800fab0 <memp_malloc_pool+0x38>)
 800fa88:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fa8c:	4909      	ldr	r1, [pc, #36]	; (800fab4 <memp_malloc_pool+0x3c>)
 800fa8e:	480a      	ldr	r0, [pc, #40]	; (800fab8 <memp_malloc_pool+0x40>)
 800fa90:	f009 fafe 	bl	8019090 <iprintf>
  if (desc == NULL) {
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d101      	bne.n	800fa9e <memp_malloc_pool+0x26>
    return NULL;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	e003      	b.n	800faa6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800fa9e:	6878      	ldr	r0, [r7, #4]
 800faa0:	f7ff ffb8 	bl	800fa14 <do_memp_malloc_pool>
 800faa4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800faa6:	4618      	mov	r0, r3
 800faa8:	3708      	adds	r7, #8
 800faaa:	46bd      	mov	sp, r7
 800faac:	bd80      	pop	{r7, pc}
 800faae:	bf00      	nop
 800fab0:	0801ac30 	.word	0x0801ac30
 800fab4:	0801acd0 	.word	0x0801acd0
 800fab8:	0801aca8 	.word	0x0801aca8

0800fabc <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b084      	sub	sp, #16
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	4603      	mov	r3, r0
 800fac4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800fac6:	79fb      	ldrb	r3, [r7, #7]
 800fac8:	2b0c      	cmp	r3, #12
 800faca:	d908      	bls.n	800fade <memp_malloc+0x22>
 800facc:	4b0a      	ldr	r3, [pc, #40]	; (800faf8 <memp_malloc+0x3c>)
 800face:	f240 1287 	movw	r2, #391	; 0x187
 800fad2:	490a      	ldr	r1, [pc, #40]	; (800fafc <memp_malloc+0x40>)
 800fad4:	480a      	ldr	r0, [pc, #40]	; (800fb00 <memp_malloc+0x44>)
 800fad6:	f009 fadb 	bl	8019090 <iprintf>
 800fada:	2300      	movs	r3, #0
 800fadc:	e008      	b.n	800faf0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800fade:	79fb      	ldrb	r3, [r7, #7]
 800fae0:	4a08      	ldr	r2, [pc, #32]	; (800fb04 <memp_malloc+0x48>)
 800fae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fae6:	4618      	mov	r0, r3
 800fae8:	f7ff ff94 	bl	800fa14 <do_memp_malloc_pool>
 800faec:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800faee:	68fb      	ldr	r3, [r7, #12]
}
 800faf0:	4618      	mov	r0, r3
 800faf2:	3710      	adds	r7, #16
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}
 800faf8:	0801ac30 	.word	0x0801ac30
 800fafc:	0801ace4 	.word	0x0801ace4
 800fb00:	0801aca8 	.word	0x0801aca8
 800fb04:	0801c914 	.word	0x0801c914

0800fb08 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	f003 0303 	and.w	r3, r3, #3
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d006      	beq.n	800fb2a <do_memp_free_pool+0x22>
 800fb1c:	4b0d      	ldr	r3, [pc, #52]	; (800fb54 <do_memp_free_pool+0x4c>)
 800fb1e:	f240 129d 	movw	r2, #413	; 0x19d
 800fb22:	490d      	ldr	r1, [pc, #52]	; (800fb58 <do_memp_free_pool+0x50>)
 800fb24:	480d      	ldr	r0, [pc, #52]	; (800fb5c <do_memp_free_pool+0x54>)
 800fb26:	f009 fab3 	bl	8019090 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800fb2e:	f009 fa4b 	bl	8018fc8 <sys_arch_protect>
 800fb32:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	689b      	ldr	r3, [r3, #8]
 800fb38:	681a      	ldr	r2, [r3, #0]
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	689b      	ldr	r3, [r3, #8]
 800fb42:	68fa      	ldr	r2, [r7, #12]
 800fb44:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800fb46:	68b8      	ldr	r0, [r7, #8]
 800fb48:	f009 fa4c 	bl	8018fe4 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800fb4c:	bf00      	nop
 800fb4e:	3710      	adds	r7, #16
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}
 800fb54:	0801ac30 	.word	0x0801ac30
 800fb58:	0801ad04 	.word	0x0801ad04
 800fb5c:	0801aca8 	.word	0x0801aca8

0800fb60 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b082      	sub	sp, #8
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d106      	bne.n	800fb7e <memp_free_pool+0x1e>
 800fb70:	4b0a      	ldr	r3, [pc, #40]	; (800fb9c <memp_free_pool+0x3c>)
 800fb72:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 800fb76:	490a      	ldr	r1, [pc, #40]	; (800fba0 <memp_free_pool+0x40>)
 800fb78:	480a      	ldr	r0, [pc, #40]	; (800fba4 <memp_free_pool+0x44>)
 800fb7a:	f009 fa89 	bl	8019090 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d007      	beq.n	800fb94 <memp_free_pool+0x34>
 800fb84:	683b      	ldr	r3, [r7, #0]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d004      	beq.n	800fb94 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800fb8a:	6839      	ldr	r1, [r7, #0]
 800fb8c:	6878      	ldr	r0, [r7, #4]
 800fb8e:	f7ff ffbb 	bl	800fb08 <do_memp_free_pool>
 800fb92:	e000      	b.n	800fb96 <memp_free_pool+0x36>
    return;
 800fb94:	bf00      	nop
}
 800fb96:	3708      	adds	r7, #8
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	bd80      	pop	{r7, pc}
 800fb9c:	0801ac30 	.word	0x0801ac30
 800fba0:	0801acd0 	.word	0x0801acd0
 800fba4:	0801aca8 	.word	0x0801aca8

0800fba8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fba8:	b580      	push	{r7, lr}
 800fbaa:	b082      	sub	sp, #8
 800fbac:	af00      	add	r7, sp, #0
 800fbae:	4603      	mov	r3, r0
 800fbb0:	6039      	str	r1, [r7, #0]
 800fbb2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800fbb4:	79fb      	ldrb	r3, [r7, #7]
 800fbb6:	2b0c      	cmp	r3, #12
 800fbb8:	d907      	bls.n	800fbca <memp_free+0x22>
 800fbba:	4b0c      	ldr	r3, [pc, #48]	; (800fbec <memp_free+0x44>)
 800fbbc:	f240 12db 	movw	r2, #475	; 0x1db
 800fbc0:	490b      	ldr	r1, [pc, #44]	; (800fbf0 <memp_free+0x48>)
 800fbc2:	480c      	ldr	r0, [pc, #48]	; (800fbf4 <memp_free+0x4c>)
 800fbc4:	f009 fa64 	bl	8019090 <iprintf>
 800fbc8:	e00c      	b.n	800fbe4 <memp_free+0x3c>

  if (mem == NULL) {
 800fbca:	683b      	ldr	r3, [r7, #0]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d008      	beq.n	800fbe2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fbd0:	79fb      	ldrb	r3, [r7, #7]
 800fbd2:	4a09      	ldr	r2, [pc, #36]	; (800fbf8 <memp_free+0x50>)
 800fbd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fbd8:	6839      	ldr	r1, [r7, #0]
 800fbda:	4618      	mov	r0, r3
 800fbdc:	f7ff ff94 	bl	800fb08 <do_memp_free_pool>
 800fbe0:	e000      	b.n	800fbe4 <memp_free+0x3c>
    return;
 800fbe2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fbe4:	3708      	adds	r7, #8
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}
 800fbea:	bf00      	nop
 800fbec:	0801ac30 	.word	0x0801ac30
 800fbf0:	0801ad24 	.word	0x0801ad24
 800fbf4:	0801aca8 	.word	0x0801aca8
 800fbf8:	0801c914 	.word	0x0801c914

0800fbfc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fc00:	bf00      	nop
 800fc02:	46bd      	mov	sp, r7
 800fc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc08:	4770      	bx	lr
	...

0800fc0c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b084      	sub	sp, #16
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	60f8      	str	r0, [r7, #12]
 800fc14:	60b9      	str	r1, [r7, #8]
 800fc16:	607a      	str	r2, [r7, #4]
 800fc18:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800fc1a:	69fb      	ldr	r3, [r7, #28]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d105      	bne.n	800fc2c <netif_add+0x20>
 800fc20:	4b1f      	ldr	r3, [pc, #124]	; (800fca0 <netif_add+0x94>)
 800fc22:	22fb      	movs	r2, #251	; 0xfb
 800fc24:	491f      	ldr	r1, [pc, #124]	; (800fca4 <netif_add+0x98>)
 800fc26:	4820      	ldr	r0, [pc, #128]	; (800fca8 <netif_add+0x9c>)
 800fc28:	f009 fa32 	bl	8019090 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	2200      	movs	r2, #0
 800fc30:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	2200      	movs	r2, #0
 800fc36:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	2200      	movs	r2, #0
 800fc42:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	2203      	movs	r2, #3
 800fc4a:	f883 2020 	strb.w	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	69ba      	ldr	r2, [r7, #24]
 800fc52:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 800fc54:	4b15      	ldr	r3, [pc, #84]	; (800fcac <netif_add+0xa0>)
 800fc56:	781b      	ldrb	r3, [r3, #0]
 800fc58:	1c5a      	adds	r2, r3, #1
 800fc5a:	b2d1      	uxtb	r1, r2
 800fc5c:	4a13      	ldr	r2, [pc, #76]	; (800fcac <netif_add+0xa0>)
 800fc5e:	7011      	strb	r1, [r2, #0]
 800fc60:	68fa      	ldr	r2, [r7, #12]
 800fc62:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
  netif->input = input;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	6a3a      	ldr	r2, [r7, #32]
 800fc6a:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	687a      	ldr	r2, [r7, #4]
 800fc70:	68b9      	ldr	r1, [r7, #8]
 800fc72:	68f8      	ldr	r0, [r7, #12]
 800fc74:	f000 f81e 	bl	800fcb4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fc78:	69fb      	ldr	r3, [r7, #28]
 800fc7a:	68f8      	ldr	r0, [r7, #12]
 800fc7c:	4798      	blx	r3
 800fc7e:	4603      	mov	r3, r0
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d001      	beq.n	800fc88 <netif_add+0x7c>
    return NULL;
 800fc84:	2300      	movs	r3, #0
 800fc86:	e007      	b.n	800fc98 <netif_add+0x8c>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fc88:	4b09      	ldr	r3, [pc, #36]	; (800fcb0 <netif_add+0xa4>)
 800fc8a:	681a      	ldr	r2, [r3, #0]
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fc90:	4a07      	ldr	r2, [pc, #28]	; (800fcb0 <netif_add+0xa4>)
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800fc96:	68fb      	ldr	r3, [r7, #12]
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3710      	adds	r7, #16
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}
 800fca0:	0801ad40 	.word	0x0801ad40
 800fca4:	0801ad94 	.word	0x0801ad94
 800fca8:	0801adac 	.word	0x0801adac
 800fcac:	2000c800 	.word	0x2000c800
 800fcb0:	200100f0 	.word	0x200100f0

0800fcb4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800fcb4:	b580      	push	{r7, lr}
 800fcb6:	b084      	sub	sp, #16
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	60f8      	str	r0, [r7, #12]
 800fcbc:	60b9      	str	r1, [r7, #8]
 800fcbe:	607a      	str	r2, [r7, #4]
 800fcc0:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800fcc2:	68bb      	ldr	r3, [r7, #8]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d003      	beq.n	800fcd0 <netif_set_addr+0x1c>
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d10c      	bne.n	800fcea <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800fcd0:	68b9      	ldr	r1, [r7, #8]
 800fcd2:	68f8      	ldr	r0, [r7, #12]
 800fcd4:	f000 f81a 	bl	800fd0c <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800fcd8:	6879      	ldr	r1, [r7, #4]
 800fcda:	68f8      	ldr	r0, [r7, #12]
 800fcdc:	f000 f862 	bl	800fda4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800fce0:	6839      	ldr	r1, [r7, #0]
 800fce2:	68f8      	ldr	r0, [r7, #12]
 800fce4:	f000 f84a 	bl	800fd7c <netif_set_gw>
 800fce8:	e00b      	b.n	800fd02 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800fcea:	6879      	ldr	r1, [r7, #4]
 800fcec:	68f8      	ldr	r0, [r7, #12]
 800fcee:	f000 f859 	bl	800fda4 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800fcf2:	6839      	ldr	r1, [r7, #0]
 800fcf4:	68f8      	ldr	r0, [r7, #12]
 800fcf6:	f000 f841 	bl	800fd7c <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800fcfa:	68b9      	ldr	r1, [r7, #8]
 800fcfc:	68f8      	ldr	r0, [r7, #12]
 800fcfe:	f000 f805 	bl	800fd0c <netif_set_ipaddr>
  }
}
 800fd02:	bf00      	nop
 800fd04:	3710      	adds	r7, #16
 800fd06:	46bd      	mov	sp, r7
 800fd08:	bd80      	pop	{r7, pc}
	...

0800fd0c <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b084      	sub	sp, #16
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
 800fd14:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d003      	beq.n	800fd24 <netif_set_ipaddr+0x18>
 800fd1c:	683b      	ldr	r3, [r7, #0]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	60fb      	str	r3, [r7, #12]
 800fd22:	e002      	b.n	800fd2a <netif_set_ipaddr+0x1e>
 800fd24:	4b14      	ldr	r3, [pc, #80]	; (800fd78 <netif_set_ipaddr+0x6c>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800fd2a:	68fa      	ldr	r2, [r7, #12]
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	3304      	adds	r3, #4
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	429a      	cmp	r2, r3
 800fd34:	d01c      	beq.n	800fd70 <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	3304      	adds	r3, #4
 800fd3a:	f107 020c 	add.w	r2, r7, #12
 800fd3e:	4611      	mov	r1, r2
 800fd40:	4618      	mov	r0, r3
 800fd42:	f002 fb53 	bl	80123ec <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	3304      	adds	r3, #4
 800fd4a:	f107 020c 	add.w	r2, r7, #12
 800fd4e:	4611      	mov	r1, r2
 800fd50:	4618      	mov	r0, r3
 800fd52:	f006 fd27 	bl	80167a4 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fd56:	683b      	ldr	r3, [r7, #0]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d002      	beq.n	800fd62 <netif_set_ipaddr+0x56>
 800fd5c:	683b      	ldr	r3, [r7, #0]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	e000      	b.n	800fd64 <netif_set_ipaddr+0x58>
 800fd62:	2300      	movs	r3, #0
 800fd64:	687a      	ldr	r2, [r7, #4]
 800fd66:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fd68:	2101      	movs	r1, #1
 800fd6a:	6878      	ldr	r0, [r7, #4]
 800fd6c:	f000 f861 	bl	800fe32 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800fd70:	bf00      	nop
 800fd72:	3710      	adds	r7, #16
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	0801c988 	.word	0x0801c988

0800fd7c <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b083      	sub	sp, #12
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
 800fd84:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d002      	beq.n	800fd92 <netif_set_gw+0x16>
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	e000      	b.n	800fd94 <netif_set_gw+0x18>
 800fd92:	2300      	movs	r3, #0
 800fd94:	687a      	ldr	r2, [r7, #4]
 800fd96:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800fd98:	bf00      	nop
 800fd9a:	370c      	adds	r7, #12
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b083      	sub	sp, #12
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
 800fdac:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fdae:	683b      	ldr	r3, [r7, #0]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d002      	beq.n	800fdba <netif_set_netmask+0x16>
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	e000      	b.n	800fdbc <netif_set_netmask+0x18>
 800fdba:	2300      	movs	r3, #0
 800fdbc:	687a      	ldr	r2, [r7, #4]
 800fdbe:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr

0800fdcc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800fdcc:	b480      	push	{r7}
 800fdce:	b083      	sub	sp, #12
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800fdd4:	4a04      	ldr	r2, [pc, #16]	; (800fde8 <netif_set_default+0x1c>)
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800fdda:	bf00      	nop
 800fddc:	370c      	adds	r7, #12
 800fdde:	46bd      	mov	sp, r7
 800fde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde4:	4770      	bx	lr
 800fde6:	bf00      	nop
 800fde8:	200100f4 	.word	0x200100f4

0800fdec <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800fdec:	b580      	push	{r7, lr}
 800fdee:	b082      	sub	sp, #8
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fdfa:	f003 0301 	and.w	r3, r3, #1
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d113      	bne.n	800fe2a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fe08:	f043 0301 	orr.w	r3, r3, #1
 800fe0c:	b2da      	uxtb	r2, r3
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fe1a:	f003 0304 	and.w	r3, r3, #4
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d003      	beq.n	800fe2a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800fe22:	2103      	movs	r1, #3
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f000 f804 	bl	800fe32 <netif_issue_reports>
    }
  }
}
 800fe2a:	bf00      	nop
 800fe2c:	3708      	adds	r7, #8
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}

0800fe32 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800fe32:	b580      	push	{r7, lr}
 800fe34:	b082      	sub	sp, #8
 800fe36:	af00      	add	r7, sp, #0
 800fe38:	6078      	str	r0, [r7, #4]
 800fe3a:	460b      	mov	r3, r1
 800fe3c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fe3e:	78fb      	ldrb	r3, [r7, #3]
 800fe40:	f003 0301 	and.w	r3, r3, #1
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d011      	beq.n	800fe6c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	3304      	adds	r3, #4
 800fe4c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d00c      	beq.n	800fe6c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fe58:	f003 0308 	and.w	r3, r3, #8
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d005      	beq.n	800fe6c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	3304      	adds	r3, #4
 800fe64:	4619      	mov	r1, r3
 800fe66:	6878      	ldr	r0, [r7, #4]
 800fe68:	f007 fbd0 	bl	801760c <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800fe6c:	bf00      	nop
 800fe6e:	3708      	adds	r7, #8
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bd80      	pop	{r7, pc}

0800fe74 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800fe74:	b580      	push	{r7, lr}
 800fe76:	b082      	sub	sp, #8
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fe82:	f003 0301 	and.w	r3, r3, #1
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d012      	beq.n	800feb0 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fe90:	f023 0301 	bic.w	r3, r3, #1
 800fe94:	b2da      	uxtb	r2, r3
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fea2:	f003 0308 	and.w	r3, r3, #8
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d002      	beq.n	800feb0 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800feaa:	6878      	ldr	r0, [r7, #4]
 800feac:	f006 ff74 	bl	8016d98 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800feb0:	bf00      	nop
 800feb2:	3708      	adds	r7, #8
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}

0800feb8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b082      	sub	sp, #8
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fec6:	f003 0304 	and.w	r3, r3, #4
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d113      	bne.n	800fef6 <netif_set_link_up+0x3e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fed4:	f043 0304 	orr.w	r3, r3, #4
 800fed8:	b2da      	uxtb	r2, r3
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800fee6:	f003 0301 	and.w	r3, r3, #1
 800feea:	2b00      	cmp	r3, #0
 800feec:	d003      	beq.n	800fef6 <netif_set_link_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800feee:	2103      	movs	r1, #3
 800fef0:	6878      	ldr	r0, [r7, #4]
 800fef2:	f7ff ff9e 	bl	800fe32 <netif_issue_reports>
    }
    NETIF_LINK_CALLBACK(netif);
  }
}
 800fef6:	bf00      	nop
 800fef8:	3708      	adds	r7, #8
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}

0800fefe <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
 800fefe:	b480      	push	{r7}
 800ff00:	b083      	sub	sp, #12
 800ff02:	af00      	add	r7, sp, #0
 800ff04:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ff0c:	f003 0304 	and.w	r3, r3, #4
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d008      	beq.n	800ff26 <netif_set_link_down+0x28>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ff1a:	f023 0304 	bic.w	r3, r3, #4
 800ff1e:	b2da      	uxtb	r2, r3
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    NETIF_LINK_CALLBACK(netif);
  }
}
 800ff26:	bf00      	nop
 800ff28:	370c      	adds	r7, #12
 800ff2a:	46bd      	mov	sp, r7
 800ff2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff30:	4770      	bx	lr
	...

0800ff34 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b082      	sub	sp, #8
 800ff38:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800ff3a:	f009 f845 	bl	8018fc8 <sys_arch_protect>
 800ff3e:	6038      	str	r0, [r7, #0]
 800ff40:	4b0f      	ldr	r3, [pc, #60]	; (800ff80 <pbuf_free_ooseq+0x4c>)
 800ff42:	2200      	movs	r2, #0
 800ff44:	701a      	strb	r2, [r3, #0]
 800ff46:	6838      	ldr	r0, [r7, #0]
 800ff48:	f009 f84c 	bl	8018fe4 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ff4c:	4b0d      	ldr	r3, [pc, #52]	; (800ff84 <pbuf_free_ooseq+0x50>)
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	607b      	str	r3, [r7, #4]
 800ff52:	e00f      	b.n	800ff74 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d008      	beq.n	800ff6e <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff60:	4618      	mov	r0, r3
 800ff62:	f001 febe 	bl	8011ce2 <tcp_segs_free>
      pcb->ooseq = NULL;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	2200      	movs	r2, #0
 800ff6a:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 800ff6c:	e005      	b.n	800ff7a <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	68db      	ldr	r3, [r3, #12]
 800ff72:	607b      	str	r3, [r7, #4]
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d1ec      	bne.n	800ff54 <pbuf_free_ooseq+0x20>
    }
  }
}
 800ff7a:	3708      	adds	r7, #8
 800ff7c:	46bd      	mov	sp, r7
 800ff7e:	bd80      	pop	{r7, pc}
 800ff80:	200100f8 	.word	0x200100f8
 800ff84:	20010100 	.word	0x20010100

0800ff88 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b082      	sub	sp, #8
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800ff90:	f7ff ffd0 	bl	800ff34 <pbuf_free_ooseq>
}
 800ff94:	bf00      	nop
 800ff96:	3708      	adds	r7, #8
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	bd80      	pop	{r7, pc}

0800ff9c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b082      	sub	sp, #8
 800ffa0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800ffa2:	f009 f811 	bl	8018fc8 <sys_arch_protect>
 800ffa6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800ffa8:	4b10      	ldr	r3, [pc, #64]	; (800ffec <pbuf_pool_is_empty+0x50>)
 800ffaa:	781b      	ldrb	r3, [r3, #0]
 800ffac:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800ffae:	4b0f      	ldr	r3, [pc, #60]	; (800ffec <pbuf_pool_is_empty+0x50>)
 800ffb0:	2201      	movs	r2, #1
 800ffb2:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800ffb4:	6878      	ldr	r0, [r7, #4]
 800ffb6:	f009 f815 	bl	8018fe4 <sys_arch_unprotect>

  if (!queued) {
 800ffba:	78fb      	ldrb	r3, [r7, #3]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d110      	bne.n	800ffe2 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	2100      	movs	r1, #0
 800ffc4:	480a      	ldr	r0, [pc, #40]	; (800fff0 <pbuf_pool_is_empty+0x54>)
 800ffc6:	f7ff f8c3 	bl	800f150 <tcpip_callback_with_block>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d008      	beq.n	800ffe2 <pbuf_pool_is_empty+0x46>
 800ffd0:	f008 fffa 	bl	8018fc8 <sys_arch_protect>
 800ffd4:	6078      	str	r0, [r7, #4]
 800ffd6:	4b05      	ldr	r3, [pc, #20]	; (800ffec <pbuf_pool_is_empty+0x50>)
 800ffd8:	2200      	movs	r2, #0
 800ffda:	701a      	strb	r2, [r3, #0]
 800ffdc:	6878      	ldr	r0, [r7, #4]
 800ffde:	f009 f801 	bl	8018fe4 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ffe2:	bf00      	nop
 800ffe4:	3708      	adds	r7, #8
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}
 800ffea:	bf00      	nop
 800ffec:	200100f8 	.word	0x200100f8
 800fff0:	0800ff89 	.word	0x0800ff89

0800fff4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b088      	sub	sp, #32
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	4603      	mov	r3, r0
 800fffc:	71fb      	strb	r3, [r7, #7]
 800fffe:	460b      	mov	r3, r1
 8010000:	80bb      	strh	r3, [r7, #4]
 8010002:	4613      	mov	r3, r2
 8010004:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8010006:	79fb      	ldrb	r3, [r7, #7]
 8010008:	2b04      	cmp	r3, #4
 801000a:	d81c      	bhi.n	8010046 <pbuf_alloc+0x52>
 801000c:	a201      	add	r2, pc, #4	; (adr r2, 8010014 <pbuf_alloc+0x20>)
 801000e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010012:	bf00      	nop
 8010014:	08010029 	.word	0x08010029
 8010018:	0801002f 	.word	0x0801002f
 801001c:	08010035 	.word	0x08010035
 8010020:	0801003b 	.word	0x0801003b
 8010024:	08010041 	.word	0x08010041
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010028:	2336      	movs	r3, #54	; 0x36
 801002a:	82fb      	strh	r3, [r7, #22]
    break;
 801002c:	e014      	b.n	8010058 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801002e:	2322      	movs	r3, #34	; 0x22
 8010030:	82fb      	strh	r3, [r7, #22]
    break;
 8010032:	e011      	b.n	8010058 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8010034:	230e      	movs	r3, #14
 8010036:	82fb      	strh	r3, [r7, #22]
    break;
 8010038:	e00e      	b.n	8010058 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 801003a:	2300      	movs	r3, #0
 801003c:	82fb      	strh	r3, [r7, #22]
    break;
 801003e:	e00b      	b.n	8010058 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 8010040:	2300      	movs	r3, #0
 8010042:	82fb      	strh	r3, [r7, #22]
    break;
 8010044:	e008      	b.n	8010058 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8010046:	4ba5      	ldr	r3, [pc, #660]	; (80102dc <pbuf_alloc+0x2e8>)
 8010048:	f44f 728b 	mov.w	r2, #278	; 0x116
 801004c:	49a4      	ldr	r1, [pc, #656]	; (80102e0 <pbuf_alloc+0x2ec>)
 801004e:	48a5      	ldr	r0, [pc, #660]	; (80102e4 <pbuf_alloc+0x2f0>)
 8010050:	f009 f81e 	bl	8019090 <iprintf>
    return NULL;
 8010054:	2300      	movs	r3, #0
 8010056:	e15d      	b.n	8010314 <pbuf_alloc+0x320>
  }

  switch (type) {
 8010058:	79bb      	ldrb	r3, [r7, #6]
 801005a:	2b03      	cmp	r3, #3
 801005c:	f200 8134 	bhi.w	80102c8 <pbuf_alloc+0x2d4>
 8010060:	a201      	add	r2, pc, #4	; (adr r2, 8010068 <pbuf_alloc+0x74>)
 8010062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010066:	bf00      	nop
 8010068:	08010209 	.word	0x08010209
 801006c:	08010295 	.word	0x08010295
 8010070:	08010295 	.word	0x08010295
 8010074:	08010079 	.word	0x08010079
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010078:	200c      	movs	r0, #12
 801007a:	f7ff fd1f 	bl	800fabc <memp_malloc>
 801007e:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 8010080:	69fb      	ldr	r3, [r7, #28]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d103      	bne.n	801008e <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 8010086:	f7ff ff89 	bl	800ff9c <pbuf_pool_is_empty>
      return NULL;
 801008a:	2300      	movs	r3, #0
 801008c:	e142      	b.n	8010314 <pbuf_alloc+0x320>
    }
    p->type = type;
 801008e:	69fb      	ldr	r3, [r7, #28]
 8010090:	79ba      	ldrb	r2, [r7, #6]
 8010092:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8010094:	69fb      	ldr	r3, [r7, #28]
 8010096:	2200      	movs	r2, #0
 8010098:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 801009a:	8afb      	ldrh	r3, [r7, #22]
 801009c:	3310      	adds	r3, #16
 801009e:	69fa      	ldr	r2, [r7, #28]
 80100a0:	4413      	add	r3, r2
 80100a2:	3303      	adds	r3, #3
 80100a4:	f023 0303 	bic.w	r3, r3, #3
 80100a8:	461a      	mov	r2, r3
 80100aa:	69fb      	ldr	r3, [r7, #28]
 80100ac:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 80100ae:	69fb      	ldr	r3, [r7, #28]
 80100b0:	685b      	ldr	r3, [r3, #4]
 80100b2:	f003 0303 	and.w	r3, r3, #3
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d006      	beq.n	80100c8 <pbuf_alloc+0xd4>
 80100ba:	4b88      	ldr	r3, [pc, #544]	; (80102dc <pbuf_alloc+0x2e8>)
 80100bc:	f240 1229 	movw	r2, #297	; 0x129
 80100c0:	4989      	ldr	r1, [pc, #548]	; (80102e8 <pbuf_alloc+0x2f4>)
 80100c2:	4888      	ldr	r0, [pc, #544]	; (80102e4 <pbuf_alloc+0x2f0>)
 80100c4:	f008 ffe4 	bl	8019090 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 80100c8:	69fb      	ldr	r3, [r7, #28]
 80100ca:	88ba      	ldrh	r2, [r7, #4]
 80100cc:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80100ce:	8afb      	ldrh	r3, [r7, #22]
 80100d0:	3303      	adds	r3, #3
 80100d2:	f023 0303 	bic.w	r3, r3, #3
 80100d6:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 80100da:	88bb      	ldrh	r3, [r7, #4]
 80100dc:	4293      	cmp	r3, r2
 80100de:	bf28      	it	cs
 80100e0:	4613      	movcs	r3, r2
 80100e2:	b29a      	uxth	r2, r3
 80100e4:	69fb      	ldr	r3, [r7, #28]
 80100e6:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80100e8:	69fb      	ldr	r3, [r7, #28]
 80100ea:	685b      	ldr	r3, [r3, #4]
 80100ec:	69fa      	ldr	r2, [r7, #28]
 80100ee:	8952      	ldrh	r2, [r2, #10]
 80100f0:	441a      	add	r2, r3
 80100f2:	69fb      	ldr	r3, [r7, #28]
 80100f4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80100f8:	429a      	cmp	r2, r3
 80100fa:	d906      	bls.n	801010a <pbuf_alloc+0x116>
 80100fc:	4b77      	ldr	r3, [pc, #476]	; (80102dc <pbuf_alloc+0x2e8>)
 80100fe:	f44f 7298 	mov.w	r2, #304	; 0x130
 8010102:	497a      	ldr	r1, [pc, #488]	; (80102ec <pbuf_alloc+0x2f8>)
 8010104:	4877      	ldr	r0, [pc, #476]	; (80102e4 <pbuf_alloc+0x2f0>)
 8010106:	f008 ffc3 	bl	8019090 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801010a:	8afb      	ldrh	r3, [r7, #22]
 801010c:	3303      	adds	r3, #3
 801010e:	f023 0303 	bic.w	r3, r3, #3
 8010112:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010116:	d106      	bne.n	8010126 <pbuf_alloc+0x132>
 8010118:	4b70      	ldr	r3, [pc, #448]	; (80102dc <pbuf_alloc+0x2e8>)
 801011a:	f44f 7299 	mov.w	r2, #306	; 0x132
 801011e:	4974      	ldr	r1, [pc, #464]	; (80102f0 <pbuf_alloc+0x2fc>)
 8010120:	4870      	ldr	r0, [pc, #448]	; (80102e4 <pbuf_alloc+0x2f0>)
 8010122:	f008 ffb5 	bl	8019090 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8010126:	69fb      	ldr	r3, [r7, #28]
 8010128:	2201      	movs	r2, #1
 801012a:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 801012c:	69fb      	ldr	r3, [r7, #28]
 801012e:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8010130:	88bb      	ldrh	r3, [r7, #4]
 8010132:	69fa      	ldr	r2, [r7, #28]
 8010134:	8952      	ldrh	r2, [r2, #10]
 8010136:	1a9b      	subs	r3, r3, r2
 8010138:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 801013a:	e061      	b.n	8010200 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801013c:	200c      	movs	r0, #12
 801013e:	f7ff fcbd 	bl	800fabc <memp_malloc>
 8010142:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d106      	bne.n	8010158 <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 801014a:	f7ff ff27 	bl	800ff9c <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 801014e:	69f8      	ldr	r0, [r7, #28]
 8010150:	f000 fac2 	bl	80106d8 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 8010154:	2300      	movs	r3, #0
 8010156:	e0dd      	b.n	8010314 <pbuf_alloc+0x320>
      }
      q->type = type;
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	79ba      	ldrb	r2, [r7, #6]
 801015c:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2200      	movs	r2, #0
 8010162:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	2200      	movs	r2, #0
 8010168:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 801016a:	69bb      	ldr	r3, [r7, #24]
 801016c:	68fa      	ldr	r2, [r7, #12]
 801016e:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8010170:	693b      	ldr	r3, [r7, #16]
 8010172:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010176:	4293      	cmp	r3, r2
 8010178:	dd06      	ble.n	8010188 <pbuf_alloc+0x194>
 801017a:	4b58      	ldr	r3, [pc, #352]	; (80102dc <pbuf_alloc+0x2e8>)
 801017c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8010180:	495c      	ldr	r1, [pc, #368]	; (80102f4 <pbuf_alloc+0x300>)
 8010182:	4858      	ldr	r0, [pc, #352]	; (80102e4 <pbuf_alloc+0x2f0>)
 8010184:	f008 ff84 	bl	8019090 <iprintf>
      q->tot_len = (u16_t)rem_len;
 8010188:	693b      	ldr	r3, [r7, #16]
 801018a:	b29a      	uxth	r2, r3
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8010190:	693b      	ldr	r3, [r7, #16]
 8010192:	b29b      	uxth	r3, r3
 8010194:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010198:	bf28      	it	cs
 801019a:	f44f 7314 	movcs.w	r3, #592	; 0x250
 801019e:	b29a      	uxth	r2, r3
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f103 0210 	add.w	r2, r3, #16
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	685b      	ldr	r3, [r3, #4]
 80101b2:	f003 0303 	and.w	r3, r3, #3
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d006      	beq.n	80101c8 <pbuf_alloc+0x1d4>
 80101ba:	4b48      	ldr	r3, [pc, #288]	; (80102dc <pbuf_alloc+0x2e8>)
 80101bc:	f44f 72a9 	mov.w	r2, #338	; 0x152
 80101c0:	494d      	ldr	r1, [pc, #308]	; (80102f8 <pbuf_alloc+0x304>)
 80101c2:	4848      	ldr	r0, [pc, #288]	; (80102e4 <pbuf_alloc+0x2f0>)
 80101c4:	f008 ff64 	bl	8019090 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80101c8:	69fb      	ldr	r3, [r7, #28]
 80101ca:	685b      	ldr	r3, [r3, #4]
 80101cc:	69fa      	ldr	r2, [r7, #28]
 80101ce:	8952      	ldrh	r2, [r2, #10]
 80101d0:	441a      	add	r2, r3
 80101d2:	69fb      	ldr	r3, [r7, #28]
 80101d4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80101d8:	429a      	cmp	r2, r3
 80101da:	d906      	bls.n	80101ea <pbuf_alloc+0x1f6>
 80101dc:	4b3f      	ldr	r3, [pc, #252]	; (80102dc <pbuf_alloc+0x2e8>)
 80101de:	f240 1255 	movw	r2, #341	; 0x155
 80101e2:	4942      	ldr	r1, [pc, #264]	; (80102ec <pbuf_alloc+0x2f8>)
 80101e4:	483f      	ldr	r0, [pc, #252]	; (80102e4 <pbuf_alloc+0x2f0>)
 80101e6:	f008 ff53 	bl	8019090 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	2201      	movs	r2, #1
 80101ee:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	895b      	ldrh	r3, [r3, #10]
 80101f4:	461a      	mov	r2, r3
 80101f6:	693b      	ldr	r3, [r7, #16]
 80101f8:	1a9b      	subs	r3, r3, r2
 80101fa:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8010200:	693b      	ldr	r3, [r7, #16]
 8010202:	2b00      	cmp	r3, #0
 8010204:	dc9a      	bgt.n	801013c <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8010206:	e07e      	b.n	8010306 <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8010208:	8afb      	ldrh	r3, [r7, #22]
 801020a:	3313      	adds	r3, #19
 801020c:	b29b      	uxth	r3, r3
 801020e:	f023 0303 	bic.w	r3, r3, #3
 8010212:	b29a      	uxth	r2, r3
 8010214:	88bb      	ldrh	r3, [r7, #4]
 8010216:	3303      	adds	r3, #3
 8010218:	b29b      	uxth	r3, r3
 801021a:	f023 0303 	bic.w	r3, r3, #3
 801021e:	b29b      	uxth	r3, r3
 8010220:	4413      	add	r3, r2
 8010222:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8010224:	897a      	ldrh	r2, [r7, #10]
 8010226:	88bb      	ldrh	r3, [r7, #4]
 8010228:	3303      	adds	r3, #3
 801022a:	f023 0303 	bic.w	r3, r3, #3
 801022e:	429a      	cmp	r2, r3
 8010230:	d201      	bcs.n	8010236 <pbuf_alloc+0x242>
        return NULL;
 8010232:	2300      	movs	r3, #0
 8010234:	e06e      	b.n	8010314 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 8010236:	897b      	ldrh	r3, [r7, #10]
 8010238:	4618      	mov	r0, r3
 801023a:	f7ff faad 	bl	800f798 <mem_malloc>
 801023e:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 8010240:	69fb      	ldr	r3, [r7, #28]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d101      	bne.n	801024a <pbuf_alloc+0x256>
      return NULL;
 8010246:	2300      	movs	r3, #0
 8010248:	e064      	b.n	8010314 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 801024a:	8afb      	ldrh	r3, [r7, #22]
 801024c:	3310      	adds	r3, #16
 801024e:	69fa      	ldr	r2, [r7, #28]
 8010250:	4413      	add	r3, r2
 8010252:	3303      	adds	r3, #3
 8010254:	f023 0303 	bic.w	r3, r3, #3
 8010258:	461a      	mov	r2, r3
 801025a:	69fb      	ldr	r3, [r7, #28]
 801025c:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801025e:	69fb      	ldr	r3, [r7, #28]
 8010260:	88ba      	ldrh	r2, [r7, #4]
 8010262:	811a      	strh	r2, [r3, #8]
 8010264:	69fb      	ldr	r3, [r7, #28]
 8010266:	891a      	ldrh	r2, [r3, #8]
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801026c:	69fb      	ldr	r3, [r7, #28]
 801026e:	2200      	movs	r2, #0
 8010270:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010272:	69fb      	ldr	r3, [r7, #28]
 8010274:	79ba      	ldrb	r2, [r7, #6]
 8010276:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010278:	69fb      	ldr	r3, [r7, #28]
 801027a:	685b      	ldr	r3, [r3, #4]
 801027c:	f003 0303 	and.w	r3, r3, #3
 8010280:	2b00      	cmp	r3, #0
 8010282:	d03f      	beq.n	8010304 <pbuf_alloc+0x310>
 8010284:	4b15      	ldr	r3, [pc, #84]	; (80102dc <pbuf_alloc+0x2e8>)
 8010286:	f240 1277 	movw	r2, #375	; 0x177
 801028a:	491c      	ldr	r1, [pc, #112]	; (80102fc <pbuf_alloc+0x308>)
 801028c:	4815      	ldr	r0, [pc, #84]	; (80102e4 <pbuf_alloc+0x2f0>)
 801028e:	f008 feff 	bl	8019090 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 8010292:	e037      	b.n	8010304 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010294:	200b      	movs	r0, #11
 8010296:	f7ff fc11 	bl	800fabc <memp_malloc>
 801029a:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 801029c:	69fb      	ldr	r3, [r7, #28]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d101      	bne.n	80102a6 <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 80102a2:	2300      	movs	r3, #0
 80102a4:	e036      	b.n	8010314 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 80102a6:	69fb      	ldr	r3, [r7, #28]
 80102a8:	2200      	movs	r2, #0
 80102aa:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80102ac:	69fb      	ldr	r3, [r7, #28]
 80102ae:	88ba      	ldrh	r2, [r7, #4]
 80102b0:	811a      	strh	r2, [r3, #8]
 80102b2:	69fb      	ldr	r3, [r7, #28]
 80102b4:	891a      	ldrh	r2, [r3, #8]
 80102b6:	69fb      	ldr	r3, [r7, #28]
 80102b8:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 80102ba:	69fb      	ldr	r3, [r7, #28]
 80102bc:	2200      	movs	r2, #0
 80102be:	601a      	str	r2, [r3, #0]
    p->type = type;
 80102c0:	69fb      	ldr	r3, [r7, #28]
 80102c2:	79ba      	ldrb	r2, [r7, #6]
 80102c4:	731a      	strb	r2, [r3, #12]
    break;
 80102c6:	e01e      	b.n	8010306 <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80102c8:	4b04      	ldr	r3, [pc, #16]	; (80102dc <pbuf_alloc+0x2e8>)
 80102ca:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80102ce:	490c      	ldr	r1, [pc, #48]	; (8010300 <pbuf_alloc+0x30c>)
 80102d0:	4804      	ldr	r0, [pc, #16]	; (80102e4 <pbuf_alloc+0x2f0>)
 80102d2:	f008 fedd 	bl	8019090 <iprintf>
    return NULL;
 80102d6:	2300      	movs	r3, #0
 80102d8:	e01c      	b.n	8010314 <pbuf_alloc+0x320>
 80102da:	bf00      	nop
 80102dc:	0801add4 	.word	0x0801add4
 80102e0:	0801ae28 	.word	0x0801ae28
 80102e4:	0801ae44 	.word	0x0801ae44
 80102e8:	0801ae6c 	.word	0x0801ae6c
 80102ec:	0801ae9c 	.word	0x0801ae9c
 80102f0:	0801aed0 	.word	0x0801aed0
 80102f4:	0801af04 	.word	0x0801af04
 80102f8:	0801af18 	.word	0x0801af18
 80102fc:	0801af48 	.word	0x0801af48
 8010300:	0801af74 	.word	0x0801af74
    break;
 8010304:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8010306:	69fb      	ldr	r3, [r7, #28]
 8010308:	2201      	movs	r2, #1
 801030a:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 801030c:	69fb      	ldr	r3, [r7, #28]
 801030e:	2200      	movs	r2, #0
 8010310:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010312:	69fb      	ldr	r3, [r7, #28]
}
 8010314:	4618      	mov	r0, r3
 8010316:	3720      	adds	r7, #32
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b084      	sub	sp, #16
 8010320:	af00      	add	r7, sp, #0
 8010322:	603b      	str	r3, [r7, #0]
 8010324:	4603      	mov	r3, r0
 8010326:	71fb      	strb	r3, [r7, #7]
 8010328:	460b      	mov	r3, r1
 801032a:	80bb      	strh	r3, [r7, #4]
 801032c:	4613      	mov	r3, r2
 801032e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 8010330:	79fb      	ldrb	r3, [r7, #7]
 8010332:	2b04      	cmp	r3, #4
 8010334:	d81b      	bhi.n	801036e <pbuf_alloced_custom+0x52>
 8010336:	a201      	add	r2, pc, #4	; (adr r2, 801033c <pbuf_alloced_custom+0x20>)
 8010338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801033c:	08010351 	.word	0x08010351
 8010340:	08010357 	.word	0x08010357
 8010344:	0801035d 	.word	0x0801035d
 8010348:	08010363 	.word	0x08010363
 801034c:	08010369 	.word	0x08010369
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010350:	2336      	movs	r3, #54	; 0x36
 8010352:	81fb      	strh	r3, [r7, #14]
    break;
 8010354:	e014      	b.n	8010380 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8010356:	2322      	movs	r3, #34	; 0x22
 8010358:	81fb      	strh	r3, [r7, #14]
    break;
 801035a:	e011      	b.n	8010380 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 801035c:	230e      	movs	r3, #14
 801035e:	81fb      	strh	r3, [r7, #14]
    break;
 8010360:	e00e      	b.n	8010380 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8010362:	2300      	movs	r3, #0
 8010364:	81fb      	strh	r3, [r7, #14]
    break;
 8010366:	e00b      	b.n	8010380 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 8010368:	2300      	movs	r3, #0
 801036a:	81fb      	strh	r3, [r7, #14]
    break;
 801036c:	e008      	b.n	8010380 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 801036e:	4b1d      	ldr	r3, [pc, #116]	; (80103e4 <pbuf_alloced_custom+0xc8>)
 8010370:	f240 12c5 	movw	r2, #453	; 0x1c5
 8010374:	491c      	ldr	r1, [pc, #112]	; (80103e8 <pbuf_alloced_custom+0xcc>)
 8010376:	481d      	ldr	r0, [pc, #116]	; (80103ec <pbuf_alloced_custom+0xd0>)
 8010378:	f008 fe8a 	bl	8019090 <iprintf>
    return NULL;
 801037c:	2300      	movs	r3, #0
 801037e:	e02d      	b.n	80103dc <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010380:	89fb      	ldrh	r3, [r7, #14]
 8010382:	3303      	adds	r3, #3
 8010384:	f023 0203 	bic.w	r2, r3, #3
 8010388:	88bb      	ldrh	r3, [r7, #4]
 801038a:	441a      	add	r2, r3
 801038c:	8bbb      	ldrh	r3, [r7, #28]
 801038e:	429a      	cmp	r2, r3
 8010390:	d901      	bls.n	8010396 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010392:	2300      	movs	r3, #0
 8010394:	e022      	b.n	80103dc <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8010396:	683b      	ldr	r3, [r7, #0]
 8010398:	2200      	movs	r2, #0
 801039a:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 801039c:	69bb      	ldr	r3, [r7, #24]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d008      	beq.n	80103b4 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80103a2:	89fb      	ldrh	r3, [r7, #14]
 80103a4:	3303      	adds	r3, #3
 80103a6:	f023 0303 	bic.w	r3, r3, #3
 80103aa:	69ba      	ldr	r2, [r7, #24]
 80103ac:	441a      	add	r2, r3
 80103ae:	683b      	ldr	r3, [r7, #0]
 80103b0:	605a      	str	r2, [r3, #4]
 80103b2:	e002      	b.n	80103ba <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	2200      	movs	r2, #0
 80103b8:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 80103ba:	683b      	ldr	r3, [r7, #0]
 80103bc:	2202      	movs	r2, #2
 80103be:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	88ba      	ldrh	r2, [r7, #4]
 80103c4:	811a      	strh	r2, [r3, #8]
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	891a      	ldrh	r2, [r3, #8]
 80103ca:	683b      	ldr	r3, [r7, #0]
 80103cc:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	79ba      	ldrb	r2, [r7, #6]
 80103d2:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 80103d4:	683b      	ldr	r3, [r7, #0]
 80103d6:	2201      	movs	r2, #1
 80103d8:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 80103da:	683b      	ldr	r3, [r7, #0]
}
 80103dc:	4618      	mov	r0, r3
 80103de:	3710      	adds	r7, #16
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}
 80103e4:	0801add4 	.word	0x0801add4
 80103e8:	0801af90 	.word	0x0801af90
 80103ec:	0801ae44 	.word	0x0801ae44

080103f0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b086      	sub	sp, #24
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
 80103f8:	460b      	mov	r3, r1
 80103fa:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d106      	bne.n	8010410 <pbuf_realloc+0x20>
 8010402:	4b4b      	ldr	r3, [pc, #300]	; (8010530 <pbuf_realloc+0x140>)
 8010404:	f240 12f3 	movw	r2, #499	; 0x1f3
 8010408:	494a      	ldr	r1, [pc, #296]	; (8010534 <pbuf_realloc+0x144>)
 801040a:	484b      	ldr	r0, [pc, #300]	; (8010538 <pbuf_realloc+0x148>)
 801040c:	f008 fe40 	bl	8019090 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	7b1b      	ldrb	r3, [r3, #12]
 8010414:	2b03      	cmp	r3, #3
 8010416:	d012      	beq.n	801043e <pbuf_realloc+0x4e>
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	7b1b      	ldrb	r3, [r3, #12]
 801041c:	2b01      	cmp	r3, #1
 801041e:	d00e      	beq.n	801043e <pbuf_realloc+0x4e>
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	7b1b      	ldrb	r3, [r3, #12]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d00a      	beq.n	801043e <pbuf_realloc+0x4e>
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	7b1b      	ldrb	r3, [r3, #12]
 801042c:	2b02      	cmp	r3, #2
 801042e:	d006      	beq.n	801043e <pbuf_realloc+0x4e>
 8010430:	4b3f      	ldr	r3, [pc, #252]	; (8010530 <pbuf_realloc+0x140>)
 8010432:	f240 12f7 	movw	r2, #503	; 0x1f7
 8010436:	4941      	ldr	r1, [pc, #260]	; (801053c <pbuf_realloc+0x14c>)
 8010438:	483f      	ldr	r0, [pc, #252]	; (8010538 <pbuf_realloc+0x148>)
 801043a:	f008 fe29 	bl	8019090 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	891b      	ldrh	r3, [r3, #8]
 8010442:	887a      	ldrh	r2, [r7, #2]
 8010444:	429a      	cmp	r2, r3
 8010446:	d26f      	bcs.n	8010528 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 8010448:	887b      	ldrh	r3, [r7, #2]
 801044a:	687a      	ldr	r2, [r7, #4]
 801044c:	8912      	ldrh	r2, [r2, #8]
 801044e:	1a9b      	subs	r3, r3, r2
 8010450:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010452:	887b      	ldrh	r3, [r7, #2]
 8010454:	827b      	strh	r3, [r7, #18]
  q = p;
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801045a:	e025      	b.n	80104a8 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	895b      	ldrh	r3, [r3, #10]
 8010460:	8a7a      	ldrh	r2, [r7, #18]
 8010462:	1ad3      	subs	r3, r2, r3
 8010464:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801046c:	4293      	cmp	r3, r2
 801046e:	dd06      	ble.n	801047e <pbuf_realloc+0x8e>
 8010470:	4b2f      	ldr	r3, [pc, #188]	; (8010530 <pbuf_realloc+0x140>)
 8010472:	f240 220b 	movw	r2, #523	; 0x20b
 8010476:	4932      	ldr	r1, [pc, #200]	; (8010540 <pbuf_realloc+0x150>)
 8010478:	482f      	ldr	r0, [pc, #188]	; (8010538 <pbuf_realloc+0x148>)
 801047a:	f008 fe09 	bl	8019090 <iprintf>
    q->tot_len += (u16_t)grow;
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	891a      	ldrh	r2, [r3, #8]
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	b29b      	uxth	r3, r3
 8010486:	4413      	add	r3, r2
 8010488:	b29a      	uxth	r2, r3
 801048a:	697b      	ldr	r3, [r7, #20]
 801048c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801048e:	697b      	ldr	r3, [r7, #20]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d106      	bne.n	80104a8 <pbuf_realloc+0xb8>
 801049a:	4b25      	ldr	r3, [pc, #148]	; (8010530 <pbuf_realloc+0x140>)
 801049c:	f240 220f 	movw	r2, #527	; 0x20f
 80104a0:	4928      	ldr	r1, [pc, #160]	; (8010544 <pbuf_realloc+0x154>)
 80104a2:	4825      	ldr	r0, [pc, #148]	; (8010538 <pbuf_realloc+0x148>)
 80104a4:	f008 fdf4 	bl	8019090 <iprintf>
  while (rem_len > q->len) {
 80104a8:	697b      	ldr	r3, [r7, #20]
 80104aa:	895b      	ldrh	r3, [r3, #10]
 80104ac:	8a7a      	ldrh	r2, [r7, #18]
 80104ae:	429a      	cmp	r2, r3
 80104b0:	d8d4      	bhi.n	801045c <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	7b1b      	ldrb	r3, [r3, #12]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d122      	bne.n	8010500 <pbuf_realloc+0x110>
 80104ba:	697b      	ldr	r3, [r7, #20]
 80104bc:	895b      	ldrh	r3, [r3, #10]
 80104be:	8a7a      	ldrh	r2, [r7, #18]
 80104c0:	429a      	cmp	r2, r3
 80104c2:	d01d      	beq.n	8010500 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80104c4:	697b      	ldr	r3, [r7, #20]
 80104c6:	7b5b      	ldrb	r3, [r3, #13]
 80104c8:	f003 0302 	and.w	r3, r3, #2
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d117      	bne.n	8010500 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 80104d0:	697b      	ldr	r3, [r7, #20]
 80104d2:	685b      	ldr	r3, [r3, #4]
 80104d4:	461a      	mov	r2, r3
 80104d6:	697b      	ldr	r3, [r7, #20]
 80104d8:	1ad3      	subs	r3, r2, r3
 80104da:	b29a      	uxth	r2, r3
 80104dc:	8a7b      	ldrh	r3, [r7, #18]
 80104de:	4413      	add	r3, r2
 80104e0:	b29b      	uxth	r3, r3
 80104e2:	4619      	mov	r1, r3
 80104e4:	6978      	ldr	r0, [r7, #20]
 80104e6:	f7ff f86d 	bl	800f5c4 <mem_trim>
 80104ea:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80104ec:	697b      	ldr	r3, [r7, #20]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d106      	bne.n	8010500 <pbuf_realloc+0x110>
 80104f2:	4b0f      	ldr	r3, [pc, #60]	; (8010530 <pbuf_realloc+0x140>)
 80104f4:	f240 221d 	movw	r2, #541	; 0x21d
 80104f8:	4913      	ldr	r1, [pc, #76]	; (8010548 <pbuf_realloc+0x158>)
 80104fa:	480f      	ldr	r0, [pc, #60]	; (8010538 <pbuf_realloc+0x148>)
 80104fc:	f008 fdc8 	bl	8019090 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	8a7a      	ldrh	r2, [r7, #18]
 8010504:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010506:	697b      	ldr	r3, [r7, #20]
 8010508:	895a      	ldrh	r2, [r3, #10]
 801050a:	697b      	ldr	r3, [r7, #20]
 801050c:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801050e:	697b      	ldr	r3, [r7, #20]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	2b00      	cmp	r3, #0
 8010514:	d004      	beq.n	8010520 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010516:	697b      	ldr	r3, [r7, #20]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	4618      	mov	r0, r3
 801051c:	f000 f8dc 	bl	80106d8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010520:	697b      	ldr	r3, [r7, #20]
 8010522:	2200      	movs	r2, #0
 8010524:	601a      	str	r2, [r3, #0]
 8010526:	e000      	b.n	801052a <pbuf_realloc+0x13a>
    return;
 8010528:	bf00      	nop

}
 801052a:	3718      	adds	r7, #24
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}
 8010530:	0801add4 	.word	0x0801add4
 8010534:	0801afb4 	.word	0x0801afb4
 8010538:	0801ae44 	.word	0x0801ae44
 801053c:	0801afcc 	.word	0x0801afcc
 8010540:	0801afe8 	.word	0x0801afe8
 8010544:	0801affc 	.word	0x0801affc
 8010548:	0801b014 	.word	0x0801b014

0801054c <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801054c:	b580      	push	{r7, lr}
 801054e:	b084      	sub	sp, #16
 8010550:	af00      	add	r7, sp, #0
 8010552:	6078      	str	r0, [r7, #4]
 8010554:	460b      	mov	r3, r1
 8010556:	807b      	strh	r3, [r7, #2]
 8010558:	4613      	mov	r3, r2
 801055a:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d106      	bne.n	8010570 <pbuf_header_impl+0x24>
 8010562:	4b46      	ldr	r3, [pc, #280]	; (801067c <pbuf_header_impl+0x130>)
 8010564:	f240 223f 	movw	r2, #575	; 0x23f
 8010568:	4945      	ldr	r1, [pc, #276]	; (8010680 <pbuf_header_impl+0x134>)
 801056a:	4846      	ldr	r0, [pc, #280]	; (8010684 <pbuf_header_impl+0x138>)
 801056c:	f008 fd90 	bl	8019090 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 8010570:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d002      	beq.n	801057e <pbuf_header_impl+0x32>
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d101      	bne.n	8010582 <pbuf_header_impl+0x36>
    return 0;
 801057e:	2300      	movs	r3, #0
 8010580:	e078      	b.n	8010674 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 8010582:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010586:	2b00      	cmp	r3, #0
 8010588:	da10      	bge.n	80105ac <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 801058a:	887b      	ldrh	r3, [r7, #2]
 801058c:	425b      	negs	r3, r3
 801058e:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	895b      	ldrh	r3, [r3, #10]
 8010594:	89fa      	ldrh	r2, [r7, #14]
 8010596:	429a      	cmp	r2, r3
 8010598:	d90a      	bls.n	80105b0 <pbuf_header_impl+0x64>
 801059a:	4b38      	ldr	r3, [pc, #224]	; (801067c <pbuf_header_impl+0x130>)
 801059c:	f240 2247 	movw	r2, #583	; 0x247
 80105a0:	4939      	ldr	r1, [pc, #228]	; (8010688 <pbuf_header_impl+0x13c>)
 80105a2:	4838      	ldr	r0, [pc, #224]	; (8010684 <pbuf_header_impl+0x138>)
 80105a4:	f008 fd74 	bl	8019090 <iprintf>
 80105a8:	2301      	movs	r3, #1
 80105aa:	e063      	b.n	8010674 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 80105ac:	887b      	ldrh	r3, [r7, #2]
 80105ae:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	7b1b      	ldrb	r3, [r3, #12]
 80105b4:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 80105bc:	89bb      	ldrh	r3, [r7, #12]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d002      	beq.n	80105c8 <pbuf_header_impl+0x7c>
 80105c2:	89bb      	ldrh	r3, [r7, #12]
 80105c4:	2b03      	cmp	r3, #3
 80105c6:	d112      	bne.n	80105ee <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	685a      	ldr	r2, [r3, #4]
 80105cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80105d0:	425b      	negs	r3, r3
 80105d2:	441a      	add	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	685a      	ldr	r2, [r3, #4]
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	3310      	adds	r3, #16
 80105e0:	429a      	cmp	r2, r3
 80105e2:	d238      	bcs.n	8010656 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	68ba      	ldr	r2, [r7, #8]
 80105e8:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 80105ea:	2301      	movs	r3, #1
 80105ec:	e042      	b.n	8010674 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 80105ee:	89bb      	ldrh	r3, [r7, #12]
 80105f0:	2b02      	cmp	r3, #2
 80105f2:	d002      	beq.n	80105fa <pbuf_header_impl+0xae>
 80105f4:	89bb      	ldrh	r3, [r7, #12]
 80105f6:	2b01      	cmp	r3, #1
 80105f8:	d124      	bne.n	8010644 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80105fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	da0d      	bge.n	801061e <pbuf_header_impl+0xd2>
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	895b      	ldrh	r3, [r3, #10]
 8010606:	89fa      	ldrh	r2, [r7, #14]
 8010608:	429a      	cmp	r2, r3
 801060a:	d808      	bhi.n	801061e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	685a      	ldr	r2, [r3, #4]
 8010610:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010614:	425b      	negs	r3, r3
 8010616:	441a      	add	r2, r3
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	605a      	str	r2, [r3, #4]
 801061c:	e011      	b.n	8010642 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 801061e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010622:	2b00      	cmp	r3, #0
 8010624:	dd0b      	ble.n	801063e <pbuf_header_impl+0xf2>
 8010626:	787b      	ldrb	r3, [r7, #1]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d008      	beq.n	801063e <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	685a      	ldr	r2, [r3, #4]
 8010630:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010634:	425b      	negs	r3, r3
 8010636:	441a      	add	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	605a      	str	r2, [r3, #4]
 801063c:	e001      	b.n	8010642 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801063e:	2301      	movs	r3, #1
 8010640:	e018      	b.n	8010674 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010642:	e008      	b.n	8010656 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8010644:	4b0d      	ldr	r3, [pc, #52]	; (801067c <pbuf_header_impl+0x130>)
 8010646:	f240 2277 	movw	r2, #631	; 0x277
 801064a:	4910      	ldr	r1, [pc, #64]	; (801068c <pbuf_header_impl+0x140>)
 801064c:	480d      	ldr	r0, [pc, #52]	; (8010684 <pbuf_header_impl+0x138>)
 801064e:	f008 fd1f 	bl	8019090 <iprintf>
    return 1;
 8010652:	2301      	movs	r3, #1
 8010654:	e00e      	b.n	8010674 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	895a      	ldrh	r2, [r3, #10]
 801065a:	887b      	ldrh	r3, [r7, #2]
 801065c:	4413      	add	r3, r2
 801065e:	b29a      	uxth	r2, r3
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	891a      	ldrh	r2, [r3, #8]
 8010668:	887b      	ldrh	r3, [r7, #2]
 801066a:	4413      	add	r3, r2
 801066c:	b29a      	uxth	r2, r3
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8010672:	2300      	movs	r3, #0
}
 8010674:	4618      	mov	r0, r3
 8010676:	3710      	adds	r7, #16
 8010678:	46bd      	mov	sp, r7
 801067a:	bd80      	pop	{r7, pc}
 801067c:	0801add4 	.word	0x0801add4
 8010680:	0801b030 	.word	0x0801b030
 8010684:	0801ae44 	.word	0x0801ae44
 8010688:	0801b03c 	.word	0x0801b03c
 801068c:	0801b05c 	.word	0x0801b05c

08010690 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b082      	sub	sp, #8
 8010694:	af00      	add	r7, sp, #0
 8010696:	6078      	str	r0, [r7, #4]
 8010698:	460b      	mov	r3, r1
 801069a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 801069c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80106a0:	2200      	movs	r2, #0
 80106a2:	4619      	mov	r1, r3
 80106a4:	6878      	ldr	r0, [r7, #4]
 80106a6:	f7ff ff51 	bl	801054c <pbuf_header_impl>
 80106aa:	4603      	mov	r3, r0
}
 80106ac:	4618      	mov	r0, r3
 80106ae:	3708      	adds	r7, #8
 80106b0:	46bd      	mov	sp, r7
 80106b2:	bd80      	pop	{r7, pc}

080106b4 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80106b4:	b580      	push	{r7, lr}
 80106b6:	b082      	sub	sp, #8
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
 80106bc:	460b      	mov	r3, r1
 80106be:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 80106c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80106c4:	2201      	movs	r2, #1
 80106c6:	4619      	mov	r1, r3
 80106c8:	6878      	ldr	r0, [r7, #4]
 80106ca:	f7ff ff3f 	bl	801054c <pbuf_header_impl>
 80106ce:	4603      	mov	r3, r0
}
 80106d0:	4618      	mov	r0, r3
 80106d2:	3708      	adds	r7, #8
 80106d4:	46bd      	mov	sp, r7
 80106d6:	bd80      	pop	{r7, pc}

080106d8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b088      	sub	sp, #32
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d10b      	bne.n	80106fe <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d106      	bne.n	80106fa <pbuf_free+0x22>
 80106ec:	4b41      	ldr	r3, [pc, #260]	; (80107f4 <pbuf_free+0x11c>)
 80106ee:	f240 22d2 	movw	r2, #722	; 0x2d2
 80106f2:	4941      	ldr	r1, [pc, #260]	; (80107f8 <pbuf_free+0x120>)
 80106f4:	4841      	ldr	r0, [pc, #260]	; (80107fc <pbuf_free+0x124>)
 80106f6:	f008 fccb 	bl	8019090 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80106fa:	2300      	movs	r3, #0
 80106fc:	e076      	b.n	80107ec <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	7b1b      	ldrb	r3, [r3, #12]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d012      	beq.n	801072c <pbuf_free+0x54>
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	7b1b      	ldrb	r3, [r3, #12]
 801070a:	2b01      	cmp	r3, #1
 801070c:	d00e      	beq.n	801072c <pbuf_free+0x54>
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	7b1b      	ldrb	r3, [r3, #12]
 8010712:	2b02      	cmp	r3, #2
 8010714:	d00a      	beq.n	801072c <pbuf_free+0x54>
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	7b1b      	ldrb	r3, [r3, #12]
 801071a:	2b03      	cmp	r3, #3
 801071c:	d006      	beq.n	801072c <pbuf_free+0x54>
 801071e:	4b35      	ldr	r3, [pc, #212]	; (80107f4 <pbuf_free+0x11c>)
 8010720:	f240 22de 	movw	r2, #734	; 0x2de
 8010724:	4936      	ldr	r1, [pc, #216]	; (8010800 <pbuf_free+0x128>)
 8010726:	4835      	ldr	r0, [pc, #212]	; (80107fc <pbuf_free+0x124>)
 8010728:	f008 fcb2 	bl	8019090 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 801072c:	2300      	movs	r3, #0
 801072e:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010730:	e058      	b.n	80107e4 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8010732:	f008 fc49 	bl	8018fc8 <sys_arch_protect>
 8010736:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	89db      	ldrh	r3, [r3, #14]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d106      	bne.n	801074e <pbuf_free+0x76>
 8010740:	4b2c      	ldr	r3, [pc, #176]	; (80107f4 <pbuf_free+0x11c>)
 8010742:	f240 22eb 	movw	r2, #747	; 0x2eb
 8010746:	492f      	ldr	r1, [pc, #188]	; (8010804 <pbuf_free+0x12c>)
 8010748:	482c      	ldr	r0, [pc, #176]	; (80107fc <pbuf_free+0x124>)
 801074a:	f008 fca1 	bl	8019090 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	89db      	ldrh	r3, [r3, #14]
 8010752:	3b01      	subs	r3, #1
 8010754:	b29a      	uxth	r2, r3
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	81da      	strh	r2, [r3, #14]
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	89db      	ldrh	r3, [r3, #14]
 801075e:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 8010760:	69b8      	ldr	r0, [r7, #24]
 8010762:	f008 fc3f 	bl	8018fe4 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010766:	8afb      	ldrh	r3, [r7, #22]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d139      	bne.n	80107e0 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	7b1b      	ldrb	r3, [r3, #12]
 8010776:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	7b5b      	ldrb	r3, [r3, #13]
 801077c:	f003 0302 	and.w	r3, r3, #2
 8010780:	2b00      	cmp	r3, #0
 8010782:	d011      	beq.n	80107a8 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010788:	68bb      	ldr	r3, [r7, #8]
 801078a:	691b      	ldr	r3, [r3, #16]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d106      	bne.n	801079e <pbuf_free+0xc6>
 8010790:	4b18      	ldr	r3, [pc, #96]	; (80107f4 <pbuf_free+0x11c>)
 8010792:	f240 22f9 	movw	r2, #761	; 0x2f9
 8010796:	491c      	ldr	r1, [pc, #112]	; (8010808 <pbuf_free+0x130>)
 8010798:	4818      	ldr	r0, [pc, #96]	; (80107fc <pbuf_free+0x124>)
 801079a:	f008 fc79 	bl	8019090 <iprintf>
        pc->custom_free_function(p);
 801079e:	68bb      	ldr	r3, [r7, #8]
 80107a0:	691b      	ldr	r3, [r3, #16]
 80107a2:	6878      	ldr	r0, [r7, #4]
 80107a4:	4798      	blx	r3
 80107a6:	e015      	b.n	80107d4 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 80107a8:	89fb      	ldrh	r3, [r7, #14]
 80107aa:	2b03      	cmp	r3, #3
 80107ac:	d104      	bne.n	80107b8 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 80107ae:	6879      	ldr	r1, [r7, #4]
 80107b0:	200c      	movs	r0, #12
 80107b2:	f7ff f9f9 	bl	800fba8 <memp_free>
 80107b6:	e00d      	b.n	80107d4 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 80107b8:	89fb      	ldrh	r3, [r7, #14]
 80107ba:	2b01      	cmp	r3, #1
 80107bc:	d002      	beq.n	80107c4 <pbuf_free+0xec>
 80107be:	89fb      	ldrh	r3, [r7, #14]
 80107c0:	2b02      	cmp	r3, #2
 80107c2:	d104      	bne.n	80107ce <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 80107c4:	6879      	ldr	r1, [r7, #4]
 80107c6:	200b      	movs	r0, #11
 80107c8:	f7ff f9ee 	bl	800fba8 <memp_free>
 80107cc:	e002      	b.n	80107d4 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f7fe fe8a 	bl	800f4e8 <mem_free>
        }
      }
      count++;
 80107d4:	7ffb      	ldrb	r3, [r7, #31]
 80107d6:	3301      	adds	r3, #1
 80107d8:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	607b      	str	r3, [r7, #4]
 80107de:	e001      	b.n	80107e4 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 80107e0:	2300      	movs	r3, #0
 80107e2:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d1a3      	bne.n	8010732 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80107ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80107ec:	4618      	mov	r0, r3
 80107ee:	3720      	adds	r7, #32
 80107f0:	46bd      	mov	sp, r7
 80107f2:	bd80      	pop	{r7, pc}
 80107f4:	0801add4 	.word	0x0801add4
 80107f8:	0801b030 	.word	0x0801b030
 80107fc:	0801ae44 	.word	0x0801ae44
 8010800:	0801b06c 	.word	0x0801b06c
 8010804:	0801b084 	.word	0x0801b084
 8010808:	0801b09c 	.word	0x0801b09c

0801080c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801080c:	b480      	push	{r7}
 801080e:	b085      	sub	sp, #20
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010814:	2300      	movs	r3, #0
 8010816:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010818:	e005      	b.n	8010826 <pbuf_clen+0x1a>
    ++len;
 801081a:	89fb      	ldrh	r3, [r7, #14]
 801081c:	3301      	adds	r3, #1
 801081e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2b00      	cmp	r3, #0
 801082a:	d1f6      	bne.n	801081a <pbuf_clen+0xe>
  }
  return len;
 801082c:	89fb      	ldrh	r3, [r7, #14]
}
 801082e:	4618      	mov	r0, r3
 8010830:	3714      	adds	r7, #20
 8010832:	46bd      	mov	sp, r7
 8010834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010838:	4770      	bx	lr
	...

0801083c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b084      	sub	sp, #16
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d016      	beq.n	8010878 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 801084a:	f008 fbbd 	bl	8018fc8 <sys_arch_protect>
 801084e:	60f8      	str	r0, [r7, #12]
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	89db      	ldrh	r3, [r3, #14]
 8010854:	3301      	adds	r3, #1
 8010856:	b29a      	uxth	r2, r3
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	81da      	strh	r2, [r3, #14]
 801085c:	68f8      	ldr	r0, [r7, #12]
 801085e:	f008 fbc1 	bl	8018fe4 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	89db      	ldrh	r3, [r3, #14]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d106      	bne.n	8010878 <pbuf_ref+0x3c>
 801086a:	4b05      	ldr	r3, [pc, #20]	; (8010880 <pbuf_ref+0x44>)
 801086c:	f240 3239 	movw	r2, #825	; 0x339
 8010870:	4904      	ldr	r1, [pc, #16]	; (8010884 <pbuf_ref+0x48>)
 8010872:	4805      	ldr	r0, [pc, #20]	; (8010888 <pbuf_ref+0x4c>)
 8010874:	f008 fc0c 	bl	8019090 <iprintf>
  }
}
 8010878:	bf00      	nop
 801087a:	3710      	adds	r7, #16
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}
 8010880:	0801add4 	.word	0x0801add4
 8010884:	0801b0c0 	.word	0x0801b0c0
 8010888:	0801ae44 	.word	0x0801ae44

0801088c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b084      	sub	sp, #16
 8010890:	af00      	add	r7, sp, #0
 8010892:	6078      	str	r0, [r7, #4]
 8010894:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d002      	beq.n	80108a2 <pbuf_cat+0x16>
 801089c:	683b      	ldr	r3, [r7, #0]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d107      	bne.n	80108b2 <pbuf_cat+0x26>
 80108a2:	4b20      	ldr	r3, [pc, #128]	; (8010924 <pbuf_cat+0x98>)
 80108a4:	f240 324d 	movw	r2, #845	; 0x34d
 80108a8:	491f      	ldr	r1, [pc, #124]	; (8010928 <pbuf_cat+0x9c>)
 80108aa:	4820      	ldr	r0, [pc, #128]	; (801092c <pbuf_cat+0xa0>)
 80108ac:	f008 fbf0 	bl	8019090 <iprintf>
 80108b0:	e034      	b.n	801091c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	60fb      	str	r3, [r7, #12]
 80108b6:	e00a      	b.n	80108ce <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	891a      	ldrh	r2, [r3, #8]
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	891b      	ldrh	r3, [r3, #8]
 80108c0:	4413      	add	r3, r2
 80108c2:	b29a      	uxth	r2, r3
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	60fb      	str	r3, [r7, #12]
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d1f0      	bne.n	80108b8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	891a      	ldrh	r2, [r3, #8]
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	895b      	ldrh	r3, [r3, #10]
 80108de:	429a      	cmp	r2, r3
 80108e0:	d006      	beq.n	80108f0 <pbuf_cat+0x64>
 80108e2:	4b10      	ldr	r3, [pc, #64]	; (8010924 <pbuf_cat+0x98>)
 80108e4:	f240 3255 	movw	r2, #853	; 0x355
 80108e8:	4911      	ldr	r1, [pc, #68]	; (8010930 <pbuf_cat+0xa4>)
 80108ea:	4810      	ldr	r0, [pc, #64]	; (801092c <pbuf_cat+0xa0>)
 80108ec:	f008 fbd0 	bl	8019090 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d006      	beq.n	8010906 <pbuf_cat+0x7a>
 80108f8:	4b0a      	ldr	r3, [pc, #40]	; (8010924 <pbuf_cat+0x98>)
 80108fa:	f240 3256 	movw	r2, #854	; 0x356
 80108fe:	490d      	ldr	r1, [pc, #52]	; (8010934 <pbuf_cat+0xa8>)
 8010900:	480a      	ldr	r0, [pc, #40]	; (801092c <pbuf_cat+0xa0>)
 8010902:	f008 fbc5 	bl	8019090 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	891a      	ldrh	r2, [r3, #8]
 801090a:	683b      	ldr	r3, [r7, #0]
 801090c:	891b      	ldrh	r3, [r3, #8]
 801090e:	4413      	add	r3, r2
 8010910:	b29a      	uxth	r2, r3
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	683a      	ldr	r2, [r7, #0]
 801091a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801091c:	3710      	adds	r7, #16
 801091e:	46bd      	mov	sp, r7
 8010920:	bd80      	pop	{r7, pc}
 8010922:	bf00      	nop
 8010924:	0801add4 	.word	0x0801add4
 8010928:	0801b0d4 	.word	0x0801b0d4
 801092c:	0801ae44 	.word	0x0801ae44
 8010930:	0801b10c 	.word	0x0801b10c
 8010934:	0801b13c 	.word	0x0801b13c

08010938 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b084      	sub	sp, #16
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
 8010940:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8010942:	2300      	movs	r3, #0
 8010944:	81fb      	strh	r3, [r7, #14]
 8010946:	2300      	movs	r3, #0
 8010948:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d008      	beq.n	8010962 <pbuf_copy+0x2a>
 8010950:	683b      	ldr	r3, [r7, #0]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d005      	beq.n	8010962 <pbuf_copy+0x2a>
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	891a      	ldrh	r2, [r3, #8]
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	891b      	ldrh	r3, [r3, #8]
 801095e:	429a      	cmp	r2, r3
 8010960:	d209      	bcs.n	8010976 <pbuf_copy+0x3e>
 8010962:	4b54      	ldr	r3, [pc, #336]	; (8010ab4 <pbuf_copy+0x17c>)
 8010964:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010968:	4953      	ldr	r1, [pc, #332]	; (8010ab8 <pbuf_copy+0x180>)
 801096a:	4854      	ldr	r0, [pc, #336]	; (8010abc <pbuf_copy+0x184>)
 801096c:	f008 fb90 	bl	8019090 <iprintf>
 8010970:	f06f 030f 	mvn.w	r3, #15
 8010974:	e099      	b.n	8010aaa <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	895b      	ldrh	r3, [r3, #10]
 801097a:	461a      	mov	r2, r3
 801097c:	89fb      	ldrh	r3, [r7, #14]
 801097e:	1ad2      	subs	r2, r2, r3
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	895b      	ldrh	r3, [r3, #10]
 8010984:	4619      	mov	r1, r3
 8010986:	89bb      	ldrh	r3, [r7, #12]
 8010988:	1acb      	subs	r3, r1, r3
 801098a:	429a      	cmp	r2, r3
 801098c:	db05      	blt.n	801099a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	895a      	ldrh	r2, [r3, #10]
 8010992:	89bb      	ldrh	r3, [r7, #12]
 8010994:	1ad3      	subs	r3, r2, r3
 8010996:	817b      	strh	r3, [r7, #10]
 8010998:	e004      	b.n	80109a4 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	895a      	ldrh	r2, [r3, #10]
 801099e:	89fb      	ldrh	r3, [r7, #14]
 80109a0:	1ad3      	subs	r3, r2, r3
 80109a2:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	685a      	ldr	r2, [r3, #4]
 80109a8:	89fb      	ldrh	r3, [r7, #14]
 80109aa:	18d0      	adds	r0, r2, r3
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	685a      	ldr	r2, [r3, #4]
 80109b0:	89bb      	ldrh	r3, [r7, #12]
 80109b2:	4413      	add	r3, r2
 80109b4:	897a      	ldrh	r2, [r7, #10]
 80109b6:	4619      	mov	r1, r3
 80109b8:	f008 fb57 	bl	801906a <memcpy>
    offset_to += len;
 80109bc:	89fa      	ldrh	r2, [r7, #14]
 80109be:	897b      	ldrh	r3, [r7, #10]
 80109c0:	4413      	add	r3, r2
 80109c2:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 80109c4:	89ba      	ldrh	r2, [r7, #12]
 80109c6:	897b      	ldrh	r3, [r7, #10]
 80109c8:	4413      	add	r3, r2
 80109ca:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	895b      	ldrh	r3, [r3, #10]
 80109d0:	89fa      	ldrh	r2, [r7, #14]
 80109d2:	429a      	cmp	r2, r3
 80109d4:	d906      	bls.n	80109e4 <pbuf_copy+0xac>
 80109d6:	4b37      	ldr	r3, [pc, #220]	; (8010ab4 <pbuf_copy+0x17c>)
 80109d8:	f240 32cd 	movw	r2, #973	; 0x3cd
 80109dc:	4938      	ldr	r1, [pc, #224]	; (8010ac0 <pbuf_copy+0x188>)
 80109de:	4837      	ldr	r0, [pc, #220]	; (8010abc <pbuf_copy+0x184>)
 80109e0:	f008 fb56 	bl	8019090 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	895b      	ldrh	r3, [r3, #10]
 80109e8:	89ba      	ldrh	r2, [r7, #12]
 80109ea:	429a      	cmp	r2, r3
 80109ec:	d906      	bls.n	80109fc <pbuf_copy+0xc4>
 80109ee:	4b31      	ldr	r3, [pc, #196]	; (8010ab4 <pbuf_copy+0x17c>)
 80109f0:	f240 32ce 	movw	r2, #974	; 0x3ce
 80109f4:	4933      	ldr	r1, [pc, #204]	; (8010ac4 <pbuf_copy+0x18c>)
 80109f6:	4831      	ldr	r0, [pc, #196]	; (8010abc <pbuf_copy+0x184>)
 80109f8:	f008 fb4a 	bl	8019090 <iprintf>
    if (offset_from >= p_from->len) {
 80109fc:	683b      	ldr	r3, [r7, #0]
 80109fe:	895b      	ldrh	r3, [r3, #10]
 8010a00:	89ba      	ldrh	r2, [r7, #12]
 8010a02:	429a      	cmp	r2, r3
 8010a04:	d304      	bcc.n	8010a10 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010a06:	2300      	movs	r3, #0
 8010a08:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	895b      	ldrh	r3, [r3, #10]
 8010a14:	89fa      	ldrh	r2, [r7, #14]
 8010a16:	429a      	cmp	r2, r3
 8010a18:	d114      	bne.n	8010a44 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d10c      	bne.n	8010a44 <pbuf_copy+0x10c>
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d009      	beq.n	8010a44 <pbuf_copy+0x10c>
 8010a30:	4b20      	ldr	r3, [pc, #128]	; (8010ab4 <pbuf_copy+0x17c>)
 8010a32:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010a36:	4924      	ldr	r1, [pc, #144]	; (8010ac8 <pbuf_copy+0x190>)
 8010a38:	4820      	ldr	r0, [pc, #128]	; (8010abc <pbuf_copy+0x184>)
 8010a3a:	f008 fb29 	bl	8019090 <iprintf>
 8010a3e:	f06f 030f 	mvn.w	r3, #15
 8010a42:	e032      	b.n	8010aaa <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d013      	beq.n	8010a72 <pbuf_copy+0x13a>
 8010a4a:	683b      	ldr	r3, [r7, #0]
 8010a4c:	895a      	ldrh	r2, [r3, #10]
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	891b      	ldrh	r3, [r3, #8]
 8010a52:	429a      	cmp	r2, r3
 8010a54:	d10d      	bne.n	8010a72 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d009      	beq.n	8010a72 <pbuf_copy+0x13a>
 8010a5e:	4b15      	ldr	r3, [pc, #84]	; (8010ab4 <pbuf_copy+0x17c>)
 8010a60:	f240 32de 	movw	r2, #990	; 0x3de
 8010a64:	4919      	ldr	r1, [pc, #100]	; (8010acc <pbuf_copy+0x194>)
 8010a66:	4815      	ldr	r0, [pc, #84]	; (8010abc <pbuf_copy+0x184>)
 8010a68:	f008 fb12 	bl	8019090 <iprintf>
 8010a6c:	f06f 0305 	mvn.w	r3, #5
 8010a70:	e01b      	b.n	8010aaa <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d013      	beq.n	8010aa0 <pbuf_copy+0x168>
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	895a      	ldrh	r2, [r3, #10]
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	891b      	ldrh	r3, [r3, #8]
 8010a80:	429a      	cmp	r2, r3
 8010a82:	d10d      	bne.n	8010aa0 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d009      	beq.n	8010aa0 <pbuf_copy+0x168>
 8010a8c:	4b09      	ldr	r3, [pc, #36]	; (8010ab4 <pbuf_copy+0x17c>)
 8010a8e:	f240 32e3 	movw	r2, #995	; 0x3e3
 8010a92:	490e      	ldr	r1, [pc, #56]	; (8010acc <pbuf_copy+0x194>)
 8010a94:	4809      	ldr	r0, [pc, #36]	; (8010abc <pbuf_copy+0x184>)
 8010a96:	f008 fafb 	bl	8019090 <iprintf>
 8010a9a:	f06f 0305 	mvn.w	r3, #5
 8010a9e:	e004      	b.n	8010aaa <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010aa0:	683b      	ldr	r3, [r7, #0]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f47f af67 	bne.w	8010976 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010aa8:	2300      	movs	r3, #0
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	3710      	adds	r7, #16
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	bd80      	pop	{r7, pc}
 8010ab2:	bf00      	nop
 8010ab4:	0801add4 	.word	0x0801add4
 8010ab8:	0801b188 	.word	0x0801b188
 8010abc:	0801ae44 	.word	0x0801ae44
 8010ac0:	0801b1b8 	.word	0x0801b1b8
 8010ac4:	0801b1d0 	.word	0x0801b1d0
 8010ac8:	0801b1ec 	.word	0x0801b1ec
 8010acc:	0801b1fc 	.word	0x0801b1fc

08010ad0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010ad0:	b580      	push	{r7, lr}
 8010ad2:	b088      	sub	sp, #32
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	60f8      	str	r0, [r7, #12]
 8010ad8:	60b9      	str	r1, [r7, #8]
 8010ada:	4611      	mov	r1, r2
 8010adc:	461a      	mov	r2, r3
 8010ade:	460b      	mov	r3, r1
 8010ae0:	80fb      	strh	r3, [r7, #6]
 8010ae2:	4613      	mov	r3, r2
 8010ae4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d108      	bne.n	8010b02 <pbuf_copy_partial+0x32>
 8010af0:	4b30      	ldr	r3, [pc, #192]	; (8010bb4 <pbuf_copy_partial+0xe4>)
 8010af2:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8010af6:	4930      	ldr	r1, [pc, #192]	; (8010bb8 <pbuf_copy_partial+0xe8>)
 8010af8:	4830      	ldr	r0, [pc, #192]	; (8010bbc <pbuf_copy_partial+0xec>)
 8010afa:	f008 fac9 	bl	8019090 <iprintf>
 8010afe:	2300      	movs	r3, #0
 8010b00:	e054      	b.n	8010bac <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010b02:	68bb      	ldr	r3, [r7, #8]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d108      	bne.n	8010b1a <pbuf_copy_partial+0x4a>
 8010b08:	4b2a      	ldr	r3, [pc, #168]	; (8010bb4 <pbuf_copy_partial+0xe4>)
 8010b0a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8010b0e:	492c      	ldr	r1, [pc, #176]	; (8010bc0 <pbuf_copy_partial+0xf0>)
 8010b10:	482a      	ldr	r0, [pc, #168]	; (8010bbc <pbuf_copy_partial+0xec>)
 8010b12:	f008 fabd 	bl	8019090 <iprintf>
 8010b16:	2300      	movs	r3, #0
 8010b18:	e048      	b.n	8010bac <pbuf_copy_partial+0xdc>

  left = 0;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d002      	beq.n	8010b2a <pbuf_copy_partial+0x5a>
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d101      	bne.n	8010b2e <pbuf_copy_partial+0x5e>
    return 0;
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	e03e      	b.n	8010bac <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	61fb      	str	r3, [r7, #28]
 8010b32:	e034      	b.n	8010b9e <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 8010b34:	88bb      	ldrh	r3, [r7, #4]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d00a      	beq.n	8010b50 <pbuf_copy_partial+0x80>
 8010b3a:	69fb      	ldr	r3, [r7, #28]
 8010b3c:	895b      	ldrh	r3, [r3, #10]
 8010b3e:	88ba      	ldrh	r2, [r7, #4]
 8010b40:	429a      	cmp	r2, r3
 8010b42:	d305      	bcc.n	8010b50 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 8010b44:	69fb      	ldr	r3, [r7, #28]
 8010b46:	895b      	ldrh	r3, [r3, #10]
 8010b48:	88ba      	ldrh	r2, [r7, #4]
 8010b4a:	1ad3      	subs	r3, r2, r3
 8010b4c:	80bb      	strh	r3, [r7, #4]
 8010b4e:	e023      	b.n	8010b98 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 8010b50:	69fb      	ldr	r3, [r7, #28]
 8010b52:	895a      	ldrh	r2, [r3, #10]
 8010b54:	88bb      	ldrh	r3, [r7, #4]
 8010b56:	1ad3      	subs	r3, r2, r3
 8010b58:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010b5a:	8b3a      	ldrh	r2, [r7, #24]
 8010b5c:	88fb      	ldrh	r3, [r7, #6]
 8010b5e:	429a      	cmp	r2, r3
 8010b60:	d901      	bls.n	8010b66 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 8010b62:	88fb      	ldrh	r3, [r7, #6]
 8010b64:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8010b66:	8b7b      	ldrh	r3, [r7, #26]
 8010b68:	68ba      	ldr	r2, [r7, #8]
 8010b6a:	18d0      	adds	r0, r2, r3
 8010b6c:	69fb      	ldr	r3, [r7, #28]
 8010b6e:	685a      	ldr	r2, [r3, #4]
 8010b70:	88bb      	ldrh	r3, [r7, #4]
 8010b72:	4413      	add	r3, r2
 8010b74:	8b3a      	ldrh	r2, [r7, #24]
 8010b76:	4619      	mov	r1, r3
 8010b78:	f008 fa77 	bl	801906a <memcpy>
      copied_total += buf_copy_len;
 8010b7c:	8afa      	ldrh	r2, [r7, #22]
 8010b7e:	8b3b      	ldrh	r3, [r7, #24]
 8010b80:	4413      	add	r3, r2
 8010b82:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 8010b84:	8b7a      	ldrh	r2, [r7, #26]
 8010b86:	8b3b      	ldrh	r3, [r7, #24]
 8010b88:	4413      	add	r3, r2
 8010b8a:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 8010b8c:	88fa      	ldrh	r2, [r7, #6]
 8010b8e:	8b3b      	ldrh	r3, [r7, #24]
 8010b90:	1ad3      	subs	r3, r2, r3
 8010b92:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010b94:	2300      	movs	r3, #0
 8010b96:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b98:	69fb      	ldr	r3, [r7, #28]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	61fb      	str	r3, [r7, #28]
 8010b9e:	88fb      	ldrh	r3, [r7, #6]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d002      	beq.n	8010baa <pbuf_copy_partial+0xda>
 8010ba4:	69fb      	ldr	r3, [r7, #28]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d1c4      	bne.n	8010b34 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 8010baa:	8afb      	ldrh	r3, [r7, #22]
}
 8010bac:	4618      	mov	r0, r3
 8010bae:	3720      	adds	r7, #32
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	bd80      	pop	{r7, pc}
 8010bb4:	0801add4 	.word	0x0801add4
 8010bb8:	0801b228 	.word	0x0801b228
 8010bbc:	0801ae44 	.word	0x0801ae44
 8010bc0:	0801b248 	.word	0x0801b248

08010bc4 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010bc4:	b480      	push	{r7}
 8010bc6:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8010bc8:	bf00      	nop
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd0:	4770      	bx	lr
	...

08010bd4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010bd8:	f000 ffb6 	bl	8011b48 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010bdc:	4b07      	ldr	r3, [pc, #28]	; (8010bfc <tcp_tmr+0x28>)
 8010bde:	781b      	ldrb	r3, [r3, #0]
 8010be0:	3301      	adds	r3, #1
 8010be2:	b2da      	uxtb	r2, r3
 8010be4:	4b05      	ldr	r3, [pc, #20]	; (8010bfc <tcp_tmr+0x28>)
 8010be6:	701a      	strb	r2, [r3, #0]
 8010be8:	4b04      	ldr	r3, [pc, #16]	; (8010bfc <tcp_tmr+0x28>)
 8010bea:	781b      	ldrb	r3, [r3, #0]
 8010bec:	f003 0301 	and.w	r3, r3, #1
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d001      	beq.n	8010bf8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010bf4:	f000 fce8 	bl	80115c8 <tcp_slowtmr>
  }
}
 8010bf8:	bf00      	nop
 8010bfa:	bd80      	pop	{r7, pc}
 8010bfc:	2000c801 	.word	0x2000c801

08010c00 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010c00:	b480      	push	{r7}
 8010c02:	b085      	sub	sp, #20
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
 8010c08:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	60fb      	str	r3, [r7, #12]
 8010c0e:	e00a      	b.n	8010c26 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010c14:	683a      	ldr	r2, [r7, #0]
 8010c16:	429a      	cmp	r2, r3
 8010c18:	d102      	bne.n	8010c20 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	68db      	ldr	r3, [r3, #12]
 8010c24:	60fb      	str	r3, [r7, #12]
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d1f1      	bne.n	8010c10 <tcp_remove_listener+0x10>
      }
   }
}
 8010c2c:	bf00      	nop
 8010c2e:	3714      	adds	r7, #20
 8010c30:	46bd      	mov	sp, r7
 8010c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c36:	4770      	bx	lr

08010c38 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b084      	sub	sp, #16
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d105      	bne.n	8010c52 <tcp_listen_closed+0x1a>
 8010c46:	4b13      	ldr	r3, [pc, #76]	; (8010c94 <tcp_listen_closed+0x5c>)
 8010c48:	22c0      	movs	r2, #192	; 0xc0
 8010c4a:	4913      	ldr	r1, [pc, #76]	; (8010c98 <tcp_listen_closed+0x60>)
 8010c4c:	4813      	ldr	r0, [pc, #76]	; (8010c9c <tcp_listen_closed+0x64>)
 8010c4e:	f008 fa1f 	bl	8019090 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	7d1b      	ldrb	r3, [r3, #20]
 8010c56:	2b01      	cmp	r3, #1
 8010c58:	d005      	beq.n	8010c66 <tcp_listen_closed+0x2e>
 8010c5a:	4b0e      	ldr	r3, [pc, #56]	; (8010c94 <tcp_listen_closed+0x5c>)
 8010c5c:	22c1      	movs	r2, #193	; 0xc1
 8010c5e:	4910      	ldr	r1, [pc, #64]	; (8010ca0 <tcp_listen_closed+0x68>)
 8010c60:	480e      	ldr	r0, [pc, #56]	; (8010c9c <tcp_listen_closed+0x64>)
 8010c62:	f008 fa15 	bl	8019090 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010c66:	2301      	movs	r3, #1
 8010c68:	60fb      	str	r3, [r7, #12]
 8010c6a:	e00b      	b.n	8010c84 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8010c6c:	4a0d      	ldr	r2, [pc, #52]	; (8010ca4 <tcp_listen_closed+0x6c>)
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	6879      	ldr	r1, [r7, #4]
 8010c78:	4618      	mov	r0, r3
 8010c7a:	f7ff ffc1 	bl	8010c00 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	3301      	adds	r3, #1
 8010c82:	60fb      	str	r3, [r7, #12]
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	2b03      	cmp	r3, #3
 8010c88:	d9f0      	bls.n	8010c6c <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010c8a:	bf00      	nop
 8010c8c:	3710      	adds	r7, #16
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	0801b37c 	.word	0x0801b37c
 8010c98:	0801b3d0 	.word	0x0801b3d0
 8010c9c:	0801b3dc 	.word	0x0801b3dc
 8010ca0:	0801b404 	.word	0x0801b404
 8010ca4:	0801c960 	.word	0x0801c960

08010ca8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010ca8:	b5b0      	push	{r4, r5, r7, lr}
 8010caa:	b086      	sub	sp, #24
 8010cac:	af02      	add	r7, sp, #8
 8010cae:	6078      	str	r0, [r7, #4]
 8010cb0:	460b      	mov	r3, r1
 8010cb2:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010cb4:	78fb      	ldrb	r3, [r7, #3]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d075      	beq.n	8010da6 <tcp_close_shutdown+0xfe>
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	7d1b      	ldrb	r3, [r3, #20]
 8010cbe:	2b04      	cmp	r3, #4
 8010cc0:	d003      	beq.n	8010cca <tcp_close_shutdown+0x22>
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	7d1b      	ldrb	r3, [r3, #20]
 8010cc6:	2b07      	cmp	r3, #7
 8010cc8:	d16d      	bne.n	8010da6 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d104      	bne.n	8010cdc <tcp_close_shutdown+0x34>
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010cd6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010cda:	d064      	beq.n	8010da6 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	7e9b      	ldrb	r3, [r3, #26]
 8010ce0:	f003 0310 	and.w	r3, r3, #16
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d106      	bne.n	8010cf6 <tcp_close_shutdown+0x4e>
 8010ce8:	4b59      	ldr	r3, [pc, #356]	; (8010e50 <tcp_close_shutdown+0x1a8>)
 8010cea:	f240 120f 	movw	r2, #271	; 0x10f
 8010cee:	4959      	ldr	r1, [pc, #356]	; (8010e54 <tcp_close_shutdown+0x1ac>)
 8010cf0:	4859      	ldr	r0, [pc, #356]	; (8010e58 <tcp_close_shutdown+0x1b0>)
 8010cf2:	f008 f9cd 	bl	8019090 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8010cfe:	687c      	ldr	r4, [r7, #4]
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	1d1d      	adds	r5, r3, #4
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	8adb      	ldrh	r3, [r3, #22]
 8010d08:	687a      	ldr	r2, [r7, #4]
 8010d0a:	8b12      	ldrh	r2, [r2, #24]
 8010d0c:	9201      	str	r2, [sp, #4]
 8010d0e:	9300      	str	r3, [sp, #0]
 8010d10:	462b      	mov	r3, r5
 8010d12:	4622      	mov	r2, r4
 8010d14:	f004 ff1a 	bl	8015b4c <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f001 fa4b 	bl	80121b4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010d1e:	4b4f      	ldr	r3, [pc, #316]	; (8010e5c <tcp_close_shutdown+0x1b4>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	687a      	ldr	r2, [r7, #4]
 8010d24:	429a      	cmp	r2, r3
 8010d26:	d105      	bne.n	8010d34 <tcp_close_shutdown+0x8c>
 8010d28:	4b4c      	ldr	r3, [pc, #304]	; (8010e5c <tcp_close_shutdown+0x1b4>)
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	68db      	ldr	r3, [r3, #12]
 8010d2e:	4a4b      	ldr	r2, [pc, #300]	; (8010e5c <tcp_close_shutdown+0x1b4>)
 8010d30:	6013      	str	r3, [r2, #0]
 8010d32:	e013      	b.n	8010d5c <tcp_close_shutdown+0xb4>
 8010d34:	4b49      	ldr	r3, [pc, #292]	; (8010e5c <tcp_close_shutdown+0x1b4>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	60fb      	str	r3, [r7, #12]
 8010d3a:	e00c      	b.n	8010d56 <tcp_close_shutdown+0xae>
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	68db      	ldr	r3, [r3, #12]
 8010d40:	687a      	ldr	r2, [r7, #4]
 8010d42:	429a      	cmp	r2, r3
 8010d44:	d104      	bne.n	8010d50 <tcp_close_shutdown+0xa8>
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	68da      	ldr	r2, [r3, #12]
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	60da      	str	r2, [r3, #12]
 8010d4e:	e005      	b.n	8010d5c <tcp_close_shutdown+0xb4>
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	68db      	ldr	r3, [r3, #12]
 8010d54:	60fb      	str	r3, [r7, #12]
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d1ef      	bne.n	8010d3c <tcp_close_shutdown+0x94>
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	2200      	movs	r2, #0
 8010d60:	60da      	str	r2, [r3, #12]
 8010d62:	4b3f      	ldr	r3, [pc, #252]	; (8010e60 <tcp_close_shutdown+0x1b8>)
 8010d64:	2201      	movs	r2, #1
 8010d66:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	7d1b      	ldrb	r3, [r3, #20]
 8010d6c:	2b04      	cmp	r3, #4
 8010d6e:	d10c      	bne.n	8010d8a <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	220a      	movs	r2, #10
 8010d74:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010d76:	4b3b      	ldr	r3, [pc, #236]	; (8010e64 <tcp_close_shutdown+0x1bc>)
 8010d78:	681a      	ldr	r2, [r3, #0]
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	60da      	str	r2, [r3, #12]
 8010d7e:	4a39      	ldr	r2, [pc, #228]	; (8010e64 <tcp_close_shutdown+0x1bc>)
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	6013      	str	r3, [r2, #0]
 8010d84:	f005 f934 	bl	8015ff0 <tcp_timer_needed>
 8010d88:	e00b      	b.n	8010da2 <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 8010d8a:	4b37      	ldr	r3, [pc, #220]	; (8010e68 <tcp_close_shutdown+0x1c0>)
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	687a      	ldr	r2, [r7, #4]
 8010d90:	429a      	cmp	r2, r3
 8010d92:	d102      	bne.n	8010d9a <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 8010d94:	f003 fd72 	bl	801487c <tcp_trigger_input_pcb_close>
 8010d98:	e003      	b.n	8010da2 <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 8010d9a:	6879      	ldr	r1, [r7, #4]
 8010d9c:	2001      	movs	r0, #1
 8010d9e:	f7fe ff03 	bl	800fba8 <memp_free>
        }
      }
      return ERR_OK;
 8010da2:	2300      	movs	r3, #0
 8010da4:	e050      	b.n	8010e48 <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	7d1b      	ldrb	r3, [r3, #20]
 8010daa:	2b01      	cmp	r3, #1
 8010dac:	d02e      	beq.n	8010e0c <tcp_close_shutdown+0x164>
 8010dae:	2b02      	cmp	r3, #2
 8010db0:	d038      	beq.n	8010e24 <tcp_close_shutdown+0x17c>
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d142      	bne.n	8010e3c <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	8adb      	ldrh	r3, [r3, #22]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d021      	beq.n	8010e02 <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8010dbe:	4b2b      	ldr	r3, [pc, #172]	; (8010e6c <tcp_close_shutdown+0x1c4>)
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	687a      	ldr	r2, [r7, #4]
 8010dc4:	429a      	cmp	r2, r3
 8010dc6:	d105      	bne.n	8010dd4 <tcp_close_shutdown+0x12c>
 8010dc8:	4b28      	ldr	r3, [pc, #160]	; (8010e6c <tcp_close_shutdown+0x1c4>)
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	68db      	ldr	r3, [r3, #12]
 8010dce:	4a27      	ldr	r2, [pc, #156]	; (8010e6c <tcp_close_shutdown+0x1c4>)
 8010dd0:	6013      	str	r3, [r2, #0]
 8010dd2:	e013      	b.n	8010dfc <tcp_close_shutdown+0x154>
 8010dd4:	4b25      	ldr	r3, [pc, #148]	; (8010e6c <tcp_close_shutdown+0x1c4>)
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	60bb      	str	r3, [r7, #8]
 8010dda:	e00c      	b.n	8010df6 <tcp_close_shutdown+0x14e>
 8010ddc:	68bb      	ldr	r3, [r7, #8]
 8010dde:	68db      	ldr	r3, [r3, #12]
 8010de0:	687a      	ldr	r2, [r7, #4]
 8010de2:	429a      	cmp	r2, r3
 8010de4:	d104      	bne.n	8010df0 <tcp_close_shutdown+0x148>
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	68da      	ldr	r2, [r3, #12]
 8010dea:	68bb      	ldr	r3, [r7, #8]
 8010dec:	60da      	str	r2, [r3, #12]
 8010dee:	e005      	b.n	8010dfc <tcp_close_shutdown+0x154>
 8010df0:	68bb      	ldr	r3, [r7, #8]
 8010df2:	68db      	ldr	r3, [r3, #12]
 8010df4:	60bb      	str	r3, [r7, #8]
 8010df6:	68bb      	ldr	r3, [r7, #8]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d1ef      	bne.n	8010ddc <tcp_close_shutdown+0x134>
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	2200      	movs	r2, #0
 8010e00:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 8010e02:	6879      	ldr	r1, [r7, #4]
 8010e04:	2001      	movs	r0, #1
 8010e06:	f7fe fecf 	bl	800fba8 <memp_free>
    break;
 8010e0a:	e01c      	b.n	8010e46 <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f7ff ff13 	bl	8010c38 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010e12:	6879      	ldr	r1, [r7, #4]
 8010e14:	4816      	ldr	r0, [pc, #88]	; (8010e70 <tcp_close_shutdown+0x1c8>)
 8010e16:	f001 fa0f 	bl	8012238 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010e1a:	6879      	ldr	r1, [r7, #4]
 8010e1c:	2002      	movs	r0, #2
 8010e1e:	f7fe fec3 	bl	800fba8 <memp_free>
    break;
 8010e22:	e010      	b.n	8010e46 <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 8010e24:	6879      	ldr	r1, [r7, #4]
 8010e26:	480d      	ldr	r0, [pc, #52]	; (8010e5c <tcp_close_shutdown+0x1b4>)
 8010e28:	f001 fa06 	bl	8012238 <tcp_pcb_remove>
 8010e2c:	4b0c      	ldr	r3, [pc, #48]	; (8010e60 <tcp_close_shutdown+0x1b8>)
 8010e2e:	2201      	movs	r2, #1
 8010e30:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 8010e32:	6879      	ldr	r1, [r7, #4]
 8010e34:	2001      	movs	r0, #1
 8010e36:	f7fe feb7 	bl	800fba8 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 8010e3a:	e004      	b.n	8010e46 <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 8010e3c:	6878      	ldr	r0, [r7, #4]
 8010e3e:	f000 f819 	bl	8010e74 <tcp_close_shutdown_fin>
 8010e42:	4603      	mov	r3, r0
 8010e44:	e000      	b.n	8010e48 <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 8010e46:	2300      	movs	r3, #0
}
 8010e48:	4618      	mov	r0, r3
 8010e4a:	3710      	adds	r7, #16
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8010e50:	0801b37c 	.word	0x0801b37c
 8010e54:	0801b41c 	.word	0x0801b41c
 8010e58:	0801b3dc 	.word	0x0801b3dc
 8010e5c:	20010100 	.word	0x20010100
 8010e60:	200100fc 	.word	0x200100fc
 8010e64:	20010110 	.word	0x20010110
 8010e68:	20010114 	.word	0x20010114
 8010e6c:	2001010c 	.word	0x2001010c
 8010e70:	20010108 	.word	0x20010108

08010e74 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b084      	sub	sp, #16
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d106      	bne.n	8010e90 <tcp_close_shutdown_fin+0x1c>
 8010e82:	4b2c      	ldr	r3, [pc, #176]	; (8010f34 <tcp_close_shutdown_fin+0xc0>)
 8010e84:	f240 124d 	movw	r2, #333	; 0x14d
 8010e88:	492b      	ldr	r1, [pc, #172]	; (8010f38 <tcp_close_shutdown_fin+0xc4>)
 8010e8a:	482c      	ldr	r0, [pc, #176]	; (8010f3c <tcp_close_shutdown_fin+0xc8>)
 8010e8c:	f008 f900 	bl	8019090 <iprintf>

  switch (pcb->state) {
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	7d1b      	ldrb	r3, [r3, #20]
 8010e94:	2b04      	cmp	r3, #4
 8010e96:	d010      	beq.n	8010eba <tcp_close_shutdown_fin+0x46>
 8010e98:	2b07      	cmp	r3, #7
 8010e9a:	d01b      	beq.n	8010ed4 <tcp_close_shutdown_fin+0x60>
 8010e9c:	2b03      	cmp	r3, #3
 8010e9e:	d126      	bne.n	8010eee <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 8010ea0:	6878      	ldr	r0, [r7, #4]
 8010ea2:	f003 fd77 	bl	8014994 <tcp_send_fin>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8010eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d11f      	bne.n	8010ef2 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	2205      	movs	r2, #5
 8010eb6:	751a      	strb	r2, [r3, #20]
    }
    break;
 8010eb8:	e01b      	b.n	8010ef2 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 8010eba:	6878      	ldr	r0, [r7, #4]
 8010ebc:	f003 fd6a 	bl	8014994 <tcp_send_fin>
 8010ec0:	4603      	mov	r3, r0
 8010ec2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8010ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d114      	bne.n	8010ef6 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	2205      	movs	r2, #5
 8010ed0:	751a      	strb	r2, [r3, #20]
    }
    break;
 8010ed2:	e010      	b.n	8010ef6 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 8010ed4:	6878      	ldr	r0, [r7, #4]
 8010ed6:	f003 fd5d 	bl	8014994 <tcp_send_fin>
 8010eda:	4603      	mov	r3, r0
 8010edc:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8010ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d109      	bne.n	8010efa <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	2209      	movs	r2, #9
 8010eea:	751a      	strb	r2, [r3, #20]
    }
    break;
 8010eec:	e005      	b.n	8010efa <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 8010eee:	2300      	movs	r3, #0
 8010ef0:	e01c      	b.n	8010f2c <tcp_close_shutdown_fin+0xb8>
    break;
 8010ef2:	bf00      	nop
 8010ef4:	e002      	b.n	8010efc <tcp_close_shutdown_fin+0x88>
    break;
 8010ef6:	bf00      	nop
 8010ef8:	e000      	b.n	8010efc <tcp_close_shutdown_fin+0x88>
    break;
 8010efa:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d103      	bne.n	8010f0c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010f04:	6878      	ldr	r0, [r7, #4]
 8010f06:	f004 fb97 	bl	8015638 <tcp_output>
 8010f0a:	e00d      	b.n	8010f28 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8010f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f14:	d108      	bne.n	8010f28 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	7e9b      	ldrb	r3, [r3, #26]
 8010f1a:	f043 0308 	orr.w	r3, r3, #8
 8010f1e:	b2da      	uxtb	r2, r3
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8010f24:	2300      	movs	r3, #0
 8010f26:	e001      	b.n	8010f2c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8010f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	3710      	adds	r7, #16
 8010f30:	46bd      	mov	sp, r7
 8010f32:	bd80      	pop	{r7, pc}
 8010f34:	0801b37c 	.word	0x0801b37c
 8010f38:	0801b3d0 	.word	0x0801b3d0
 8010f3c:	0801b3dc 	.word	0x0801b3dc

08010f40 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8010f40:	b580      	push	{r7, lr}
 8010f42:	b082      	sub	sp, #8
 8010f44:	af00      	add	r7, sp, #0
 8010f46:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	7d1b      	ldrb	r3, [r3, #20]
 8010f4c:	2b01      	cmp	r3, #1
 8010f4e:	d006      	beq.n	8010f5e <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	7e9b      	ldrb	r3, [r3, #26]
 8010f54:	f043 0310 	orr.w	r3, r3, #16
 8010f58:	b2da      	uxtb	r2, r3
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8010f5e:	2101      	movs	r1, #1
 8010f60:	6878      	ldr	r0, [r7, #4]
 8010f62:	f7ff fea1 	bl	8010ca8 <tcp_close_shutdown>
 8010f66:	4603      	mov	r3, r0
}
 8010f68:	4618      	mov	r0, r3
 8010f6a:	3708      	adds	r7, #8
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	bd80      	pop	{r7, pc}

08010f70 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b084      	sub	sp, #16
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	60f8      	str	r0, [r7, #12]
 8010f78:	60b9      	str	r1, [r7, #8]
 8010f7a:	607a      	str	r2, [r7, #4]
  if (pcb->state == LISTEN) {
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	7d1b      	ldrb	r3, [r3, #20]
 8010f80:	2b01      	cmp	r3, #1
 8010f82:	d102      	bne.n	8010f8a <tcp_shutdown+0x1a>
    return ERR_CONN;
 8010f84:	f06f 030a 	mvn.w	r3, #10
 8010f88:	e035      	b.n	8010ff6 <tcp_shutdown+0x86>
  }
  if (shut_rx) {
 8010f8a:	68bb      	ldr	r3, [r7, #8]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d01b      	beq.n	8010fc8 <tcp_shutdown+0x58>
    /* shut down the receive side: set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	7e9b      	ldrb	r3, [r3, #26]
 8010f94:	f043 0310 	orr.w	r3, r3, #16
 8010f98:	b2da      	uxtb	r2, r3
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	769a      	strb	r2, [r3, #26]
    if (shut_tx) {
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d005      	beq.n	8010fb0 <tcp_shutdown+0x40>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8010fa4:	2101      	movs	r1, #1
 8010fa6:	68f8      	ldr	r0, [r7, #12]
 8010fa8:	f7ff fe7e 	bl	8010ca8 <tcp_close_shutdown>
 8010fac:	4603      	mov	r3, r0
 8010fae:	e022      	b.n	8010ff6 <tcp_shutdown+0x86>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d007      	beq.n	8010fc8 <tcp_shutdown+0x58>
      pbuf_free(pcb->refused_data);
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	f7ff fb8b 	bl	80106d8 <pbuf_free>
      pcb->refused_data = NULL;
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }
  if (shut_tx) {
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d012      	beq.n	8010ff4 <tcp_shutdown+0x84>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	7d1b      	ldrb	r3, [r3, #20]
 8010fd2:	2b03      	cmp	r3, #3
 8010fd4:	db0b      	blt.n	8010fee <tcp_shutdown+0x7e>
 8010fd6:	2b04      	cmp	r3, #4
 8010fd8:	dd01      	ble.n	8010fde <tcp_shutdown+0x6e>
 8010fda:	2b07      	cmp	r3, #7
 8010fdc:	d107      	bne.n	8010fee <tcp_shutdown+0x7e>
    case SYN_RCVD:
    case ESTABLISHED:
    case CLOSE_WAIT:
      return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8010fde:	68bb      	ldr	r3, [r7, #8]
 8010fe0:	b2db      	uxtb	r3, r3
 8010fe2:	4619      	mov	r1, r3
 8010fe4:	68f8      	ldr	r0, [r7, #12]
 8010fe6:	f7ff fe5f 	bl	8010ca8 <tcp_close_shutdown>
 8010fea:	4603      	mov	r3, r0
 8010fec:	e003      	b.n	8010ff6 <tcp_shutdown+0x86>
    default:
      /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
        into CLOSED state, where the PCB is deallocated. */
      return ERR_CONN;
 8010fee:	f06f 030a 	mvn.w	r3, #10
 8010ff2:	e000      	b.n	8010ff6 <tcp_shutdown+0x86>
    }
  }
  return ERR_OK;
 8010ff4:	2300      	movs	r3, #0
}
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	3710      	adds	r7, #16
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	bd80      	pop	{r7, pc}
	...

08011000 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b08c      	sub	sp, #48	; 0x30
 8011004:	af02      	add	r7, sp, #8
 8011006:	6078      	str	r0, [r7, #4]
 8011008:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	7d1b      	ldrb	r3, [r3, #20]
 801100e:	2b01      	cmp	r3, #1
 8011010:	d106      	bne.n	8011020 <tcp_abandon+0x20>
 8011012:	4b4d      	ldr	r3, [pc, #308]	; (8011148 <tcp_abandon+0x148>)
 8011014:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011018:	494c      	ldr	r1, [pc, #304]	; (801114c <tcp_abandon+0x14c>)
 801101a:	484d      	ldr	r0, [pc, #308]	; (8011150 <tcp_abandon+0x150>)
 801101c:	f008 f838 	bl	8019090 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	7d1b      	ldrb	r3, [r3, #20]
 8011024:	2b0a      	cmp	r3, #10
 8011026:	d108      	bne.n	801103a <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011028:	6879      	ldr	r1, [r7, #4]
 801102a:	484a      	ldr	r0, [pc, #296]	; (8011154 <tcp_abandon+0x154>)
 801102c:	f001 f904 	bl	8012238 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8011030:	6879      	ldr	r1, [r7, #4]
 8011032:	2001      	movs	r0, #1
 8011034:	f7fe fdb8 	bl	800fba8 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 8011038:	e081      	b.n	801113e <tcp_abandon+0x13e>
    int send_rst = 0;
 801103a:	2300      	movs	r3, #0
 801103c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801103e:	2300      	movs	r3, #0
 8011040:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011046:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801104c:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011054:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	691b      	ldr	r3, [r3, #16]
 801105a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	7d1b      	ldrb	r3, [r3, #20]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d126      	bne.n	80110b2 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	8adb      	ldrh	r3, [r3, #22]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d02e      	beq.n	80110ca <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801106c:	4b3a      	ldr	r3, [pc, #232]	; (8011158 <tcp_abandon+0x158>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	687a      	ldr	r2, [r7, #4]
 8011072:	429a      	cmp	r2, r3
 8011074:	d105      	bne.n	8011082 <tcp_abandon+0x82>
 8011076:	4b38      	ldr	r3, [pc, #224]	; (8011158 <tcp_abandon+0x158>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	68db      	ldr	r3, [r3, #12]
 801107c:	4a36      	ldr	r2, [pc, #216]	; (8011158 <tcp_abandon+0x158>)
 801107e:	6013      	str	r3, [r2, #0]
 8011080:	e013      	b.n	80110aa <tcp_abandon+0xaa>
 8011082:	4b35      	ldr	r3, [pc, #212]	; (8011158 <tcp_abandon+0x158>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	61fb      	str	r3, [r7, #28]
 8011088:	e00c      	b.n	80110a4 <tcp_abandon+0xa4>
 801108a:	69fb      	ldr	r3, [r7, #28]
 801108c:	68db      	ldr	r3, [r3, #12]
 801108e:	687a      	ldr	r2, [r7, #4]
 8011090:	429a      	cmp	r2, r3
 8011092:	d104      	bne.n	801109e <tcp_abandon+0x9e>
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	68da      	ldr	r2, [r3, #12]
 8011098:	69fb      	ldr	r3, [r7, #28]
 801109a:	60da      	str	r2, [r3, #12]
 801109c:	e005      	b.n	80110aa <tcp_abandon+0xaa>
 801109e:	69fb      	ldr	r3, [r7, #28]
 80110a0:	68db      	ldr	r3, [r3, #12]
 80110a2:	61fb      	str	r3, [r7, #28]
 80110a4:	69fb      	ldr	r3, [r7, #28]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d1ef      	bne.n	801108a <tcp_abandon+0x8a>
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	2200      	movs	r2, #0
 80110ae:	60da      	str	r2, [r3, #12]
 80110b0:	e00b      	b.n	80110ca <tcp_abandon+0xca>
      send_rst = reset;
 80110b2:	683b      	ldr	r3, [r7, #0]
 80110b4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	8adb      	ldrh	r3, [r3, #22]
 80110ba:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80110bc:	6879      	ldr	r1, [r7, #4]
 80110be:	4827      	ldr	r0, [pc, #156]	; (801115c <tcp_abandon+0x15c>)
 80110c0:	f001 f8ba 	bl	8012238 <tcp_pcb_remove>
 80110c4:	4b26      	ldr	r3, [pc, #152]	; (8011160 <tcp_abandon+0x160>)
 80110c6:	2201      	movs	r2, #1
 80110c8:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d004      	beq.n	80110dc <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80110d6:	4618      	mov	r0, r3
 80110d8:	f000 fe03 	bl	8011ce2 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d004      	beq.n	80110ee <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80110e8:	4618      	mov	r0, r3
 80110ea:	f000 fdfa 	bl	8011ce2 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d004      	beq.n	8011100 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110fa:	4618      	mov	r0, r3
 80110fc:	f000 fdf1 	bl	8011ce2 <tcp_segs_free>
    if (send_rst) {
 8011100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011102:	2b00      	cmp	r3, #0
 8011104:	d00c      	beq.n	8011120 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011106:	687a      	ldr	r2, [r7, #4]
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	1d19      	adds	r1, r3, #4
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	8b1b      	ldrh	r3, [r3, #24]
 8011110:	9301      	str	r3, [sp, #4]
 8011112:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011114:	9300      	str	r3, [sp, #0]
 8011116:	460b      	mov	r3, r1
 8011118:	6979      	ldr	r1, [r7, #20]
 801111a:	69b8      	ldr	r0, [r7, #24]
 801111c:	f004 fd16 	bl	8015b4c <tcp_rst>
    last_state = pcb->state;
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	7d1b      	ldrb	r3, [r3, #20]
 8011124:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 8011126:	6879      	ldr	r1, [r7, #4]
 8011128:	2001      	movs	r0, #1
 801112a:	f7fe fd3d 	bl	800fba8 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801112e:	693b      	ldr	r3, [r7, #16]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d004      	beq.n	801113e <tcp_abandon+0x13e>
 8011134:	693b      	ldr	r3, [r7, #16]
 8011136:	f06f 010c 	mvn.w	r1, #12
 801113a:	68f8      	ldr	r0, [r7, #12]
 801113c:	4798      	blx	r3
}
 801113e:	bf00      	nop
 8011140:	3728      	adds	r7, #40	; 0x28
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	0801b37c 	.word	0x0801b37c
 801114c:	0801b438 	.word	0x0801b438
 8011150:	0801b3dc 	.word	0x0801b3dc
 8011154:	20010110 	.word	0x20010110
 8011158:	2001010c 	.word	0x2001010c
 801115c:	20010100 	.word	0x20010100
 8011160:	200100fc 	.word	0x200100fc

08011164 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b082      	sub	sp, #8
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801116c:	2101      	movs	r1, #1
 801116e:	6878      	ldr	r0, [r7, #4]
 8011170:	f7ff ff46 	bl	8011000 <tcp_abandon>
}
 8011174:	bf00      	nop
 8011176:	3708      	adds	r7, #8
 8011178:	46bd      	mov	sp, r7
 801117a:	bd80      	pop	{r7, pc}

0801117c <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801117c:	b580      	push	{r7, lr}
 801117e:	b088      	sub	sp, #32
 8011180:	af00      	add	r7, sp, #0
 8011182:	60f8      	str	r0, [r7, #12]
 8011184:	60b9      	str	r1, [r7, #8]
 8011186:	4613      	mov	r3, r2
 8011188:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 801118a:	2304      	movs	r3, #4
 801118c:	617b      	str	r3, [r7, #20]
  struct tcp_pcb *cpcb;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801118e:	68bb      	ldr	r3, [r7, #8]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d101      	bne.n	8011198 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8011194:	4b3c      	ldr	r3, [pc, #240]	; (8011288 <tcp_bind+0x10c>)
 8011196:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	2b00      	cmp	r3, #0
 801119c:	d002      	beq.n	80111a4 <tcp_bind+0x28>
 801119e:	68bb      	ldr	r3, [r7, #8]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d102      	bne.n	80111aa <tcp_bind+0x2e>
    return ERR_VAL;
 80111a4:	f06f 0305 	mvn.w	r3, #5
 80111a8:	e06a      	b.n	8011280 <tcp_bind+0x104>
  }

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	7d1b      	ldrb	r3, [r3, #20]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d009      	beq.n	80111c6 <tcp_bind+0x4a>
 80111b2:	4b36      	ldr	r3, [pc, #216]	; (801128c <tcp_bind+0x110>)
 80111b4:	f44f 7211 	mov.w	r2, #580	; 0x244
 80111b8:	4935      	ldr	r1, [pc, #212]	; (8011290 <tcp_bind+0x114>)
 80111ba:	4836      	ldr	r0, [pc, #216]	; (8011294 <tcp_bind+0x118>)
 80111bc:	f007 ff68 	bl	8019090 <iprintf>
 80111c0:	f06f 0305 	mvn.w	r3, #5
 80111c4:	e05c      	b.n	8011280 <tcp_bind+0x104>
  if (ip_get_option(pcb, SOF_REUSEADDR)) {
    max_pcb_list = NUM_TCP_PCB_LISTS_NO_TIME_WAIT;
  }
#endif /* SO_REUSE */

  if (port == 0) {
 80111c6:	88fb      	ldrh	r3, [r7, #6]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d109      	bne.n	80111e0 <tcp_bind+0x64>
    port = tcp_new_port();
 80111cc:	f000 f9b8 	bl	8011540 <tcp_new_port>
 80111d0:	4603      	mov	r3, r0
 80111d2:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80111d4:	88fb      	ldrh	r3, [r7, #6]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d135      	bne.n	8011246 <tcp_bind+0xca>
      return ERR_BUF;
 80111da:	f06f 0301 	mvn.w	r3, #1
 80111de:	e04f      	b.n	8011280 <tcp_bind+0x104>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80111e0:	2300      	movs	r3, #0
 80111e2:	61fb      	str	r3, [r7, #28]
 80111e4:	e02b      	b.n	801123e <tcp_bind+0xc2>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80111e6:	4a2c      	ldr	r2, [pc, #176]	; (8011298 <tcp_bind+0x11c>)
 80111e8:	69fb      	ldr	r3, [r7, #28]
 80111ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	61bb      	str	r3, [r7, #24]
 80111f2:	e01e      	b.n	8011232 <tcp_bind+0xb6>
        if (cpcb->local_port == port) {
 80111f4:	69bb      	ldr	r3, [r7, #24]
 80111f6:	8adb      	ldrh	r3, [r3, #22]
 80111f8:	88fa      	ldrh	r2, [r7, #6]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d116      	bne.n	801122c <tcp_bind+0xb0>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80111fe:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011200:	2b00      	cmp	r3, #0
 8011202:	d010      	beq.n	8011226 <tcp_bind+0xaa>
                (ip_addr_isany(&cpcb->local_ip) ||
 8011204:	69bb      	ldr	r3, [r7, #24]
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	2b00      	cmp	r3, #0
 801120a:	d00c      	beq.n	8011226 <tcp_bind+0xaa>
 801120c:	68bb      	ldr	r3, [r7, #8]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d009      	beq.n	8011226 <tcp_bind+0xaa>
                ip_addr_isany(ipaddr) ||
 8011212:	68bb      	ldr	r3, [r7, #8]
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d005      	beq.n	8011226 <tcp_bind+0xaa>
                ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801121a:	69bb      	ldr	r3, [r7, #24]
 801121c:	681a      	ldr	r2, [r3, #0]
 801121e:	68bb      	ldr	r3, [r7, #8]
 8011220:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011222:	429a      	cmp	r2, r3
 8011224:	d102      	bne.n	801122c <tcp_bind+0xb0>
              return ERR_USE;
 8011226:	f06f 0307 	mvn.w	r3, #7
 801122a:	e029      	b.n	8011280 <tcp_bind+0x104>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801122c:	69bb      	ldr	r3, [r7, #24]
 801122e:	68db      	ldr	r3, [r3, #12]
 8011230:	61bb      	str	r3, [r7, #24]
 8011232:	69bb      	ldr	r3, [r7, #24]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d1dd      	bne.n	80111f4 <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 8011238:	69fb      	ldr	r3, [r7, #28]
 801123a:	3301      	adds	r3, #1
 801123c:	61fb      	str	r3, [r7, #28]
 801123e:	69fa      	ldr	r2, [r7, #28]
 8011240:	697b      	ldr	r3, [r7, #20]
 8011242:	429a      	cmp	r2, r3
 8011244:	dbcf      	blt.n	80111e6 <tcp_bind+0x6a>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)) {
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d00c      	beq.n	8011266 <tcp_bind+0xea>
 801124c:	68bb      	ldr	r3, [r7, #8]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d008      	beq.n	8011266 <tcp_bind+0xea>
    ip_addr_set(&pcb->local_ip, ipaddr);
 8011254:	68bb      	ldr	r3, [r7, #8]
 8011256:	2b00      	cmp	r3, #0
 8011258:	d002      	beq.n	8011260 <tcp_bind+0xe4>
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	e000      	b.n	8011262 <tcp_bind+0xe6>
 8011260:	2300      	movs	r3, #0
 8011262:	68fa      	ldr	r2, [r7, #12]
 8011264:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	88fa      	ldrh	r2, [r7, #6]
 801126a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801126c:	4b0b      	ldr	r3, [pc, #44]	; (801129c <tcp_bind+0x120>)
 801126e:	681a      	ldr	r2, [r3, #0]
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	60da      	str	r2, [r3, #12]
 8011274:	4a09      	ldr	r2, [pc, #36]	; (801129c <tcp_bind+0x120>)
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	6013      	str	r3, [r2, #0]
 801127a:	f004 feb9 	bl	8015ff0 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 801127e:	2300      	movs	r3, #0
}
 8011280:	4618      	mov	r0, r3
 8011282:	3720      	adds	r7, #32
 8011284:	46bd      	mov	sp, r7
 8011286:	bd80      	pop	{r7, pc}
 8011288:	0801c988 	.word	0x0801c988
 801128c:	0801b37c 	.word	0x0801b37c
 8011290:	0801b46c 	.word	0x0801b46c
 8011294:	0801b3dc 	.word	0x0801b3dc
 8011298:	0801c960 	.word	0x0801c960
 801129c:	2001010c 	.word	0x2001010c

080112a0 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 80112a0:	b580      	push	{r7, lr}
 80112a2:	b084      	sub	sp, #16
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	60f8      	str	r0, [r7, #12]
 80112a8:	60b9      	str	r1, [r7, #8]
 80112aa:	4613      	mov	r3, r2
 80112ac:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_abort(pcb);
 80112ae:	68b8      	ldr	r0, [r7, #8]
 80112b0:	f7ff ff58 	bl	8011164 <tcp_abort>

  return ERR_ABRT;
 80112b4:	f06f 030c 	mvn.w	r3, #12
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3710      	adds	r7, #16
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}

080112c0 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b088      	sub	sp, #32
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	60f8      	str	r0, [r7, #12]
 80112c8:	460b      	mov	r3, r1
 80112ca:	607a      	str	r2, [r7, #4]
 80112cc:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 80112ce:	2300      	movs	r3, #0
 80112d0:	61fb      	str	r3, [r7, #28]
  err_t res;

  LWIP_UNUSED_ARG(backlog);
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	7d1b      	ldrb	r3, [r3, #20]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d009      	beq.n	80112ee <tcp_listen_with_backlog_and_err+0x2e>
 80112da:	4b3f      	ldr	r3, [pc, #252]	; (80113d8 <tcp_listen_with_backlog_and_err+0x118>)
 80112dc:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 80112e0:	493e      	ldr	r1, [pc, #248]	; (80113dc <tcp_listen_with_backlog_and_err+0x11c>)
 80112e2:	483f      	ldr	r0, [pc, #252]	; (80113e0 <tcp_listen_with_backlog_and_err+0x120>)
 80112e4:	f007 fed4 	bl	8019090 <iprintf>
 80112e8:	23f1      	movs	r3, #241	; 0xf1
 80112ea:	76fb      	strb	r3, [r7, #27]
 80112ec:	e069      	b.n	80113c2 <tcp_listen_with_backlog_and_err+0x102>

  /* already listening? */
  if (pcb->state == LISTEN) {
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	7d1b      	ldrb	r3, [r3, #20]
 80112f2:	2b01      	cmp	r3, #1
 80112f4:	d104      	bne.n	8011300 <tcp_listen_with_backlog_and_err+0x40>
    lpcb = (struct tcp_pcb_listen*)pcb;
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80112fa:	23f7      	movs	r3, #247	; 0xf7
 80112fc:	76fb      	strb	r3, [r7, #27]
    goto done;
 80112fe:	e060      	b.n	80113c2 <tcp_listen_with_backlog_and_err+0x102>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8011300:	2002      	movs	r0, #2
 8011302:	f7fe fbdb 	bl	800fabc <memp_malloc>
 8011306:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8011308:	69fb      	ldr	r3, [r7, #28]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d102      	bne.n	8011314 <tcp_listen_with_backlog_and_err+0x54>
    res = ERR_MEM;
 801130e:	23ff      	movs	r3, #255	; 0xff
 8011310:	76fb      	strb	r3, [r7, #27]
    goto done;
 8011312:	e056      	b.n	80113c2 <tcp_listen_with_backlog_and_err+0x102>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	691a      	ldr	r2, [r3, #16]
 8011318:	69fb      	ldr	r3, [r7, #28]
 801131a:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	8ada      	ldrh	r2, [r3, #22]
 8011320:	69fb      	ldr	r3, [r7, #28]
 8011322:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8011324:	69fb      	ldr	r3, [r7, #28]
 8011326:	2201      	movs	r2, #1
 8011328:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	7d5a      	ldrb	r2, [r3, #21]
 801132e:	69fb      	ldr	r3, [r7, #28]
 8011330:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	7a1a      	ldrb	r2, [r3, #8]
 8011336:	69fb      	ldr	r3, [r7, #28]
 8011338:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	7a9a      	ldrb	r2, [r3, #10]
 801133e:	69fb      	ldr	r3, [r7, #28]
 8011340:	729a      	strb	r2, [r3, #10]
  lpcb->tos = pcb->tos;
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	7a5a      	ldrb	r2, [r3, #9]
 8011346:	69fb      	ldr	r3, [r7, #28]
 8011348:	725a      	strb	r2, [r3, #9]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	681a      	ldr	r2, [r3, #0]
 801134e:	69fb      	ldr	r3, [r7, #28]
 8011350:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	8adb      	ldrh	r3, [r3, #22]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d021      	beq.n	801139e <tcp_listen_with_backlog_and_err+0xde>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801135a:	4b22      	ldr	r3, [pc, #136]	; (80113e4 <tcp_listen_with_backlog_and_err+0x124>)
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	68fa      	ldr	r2, [r7, #12]
 8011360:	429a      	cmp	r2, r3
 8011362:	d105      	bne.n	8011370 <tcp_listen_with_backlog_and_err+0xb0>
 8011364:	4b1f      	ldr	r3, [pc, #124]	; (80113e4 <tcp_listen_with_backlog_and_err+0x124>)
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	68db      	ldr	r3, [r3, #12]
 801136a:	4a1e      	ldr	r2, [pc, #120]	; (80113e4 <tcp_listen_with_backlog_and_err+0x124>)
 801136c:	6013      	str	r3, [r2, #0]
 801136e:	e013      	b.n	8011398 <tcp_listen_with_backlog_and_err+0xd8>
 8011370:	4b1c      	ldr	r3, [pc, #112]	; (80113e4 <tcp_listen_with_backlog_and_err+0x124>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	617b      	str	r3, [r7, #20]
 8011376:	e00c      	b.n	8011392 <tcp_listen_with_backlog_and_err+0xd2>
 8011378:	697b      	ldr	r3, [r7, #20]
 801137a:	68db      	ldr	r3, [r3, #12]
 801137c:	68fa      	ldr	r2, [r7, #12]
 801137e:	429a      	cmp	r2, r3
 8011380:	d104      	bne.n	801138c <tcp_listen_with_backlog_and_err+0xcc>
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	68da      	ldr	r2, [r3, #12]
 8011386:	697b      	ldr	r3, [r7, #20]
 8011388:	60da      	str	r2, [r3, #12]
 801138a:	e005      	b.n	8011398 <tcp_listen_with_backlog_and_err+0xd8>
 801138c:	697b      	ldr	r3, [r7, #20]
 801138e:	68db      	ldr	r3, [r3, #12]
 8011390:	617b      	str	r3, [r7, #20]
 8011392:	697b      	ldr	r3, [r7, #20]
 8011394:	2b00      	cmp	r3, #0
 8011396:	d1ef      	bne.n	8011378 <tcp_listen_with_backlog_and_err+0xb8>
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	2200      	movs	r2, #0
 801139c:	60da      	str	r2, [r3, #12]
  }
  memp_free(MEMP_TCP_PCB, pcb);
 801139e:	68f9      	ldr	r1, [r7, #12]
 80113a0:	2001      	movs	r0, #1
 80113a2:	f7fe fc01 	bl	800fba8 <memp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 80113a6:	69fb      	ldr	r3, [r7, #28]
 80113a8:	4a0f      	ldr	r2, [pc, #60]	; (80113e8 <tcp_listen_with_backlog_and_err+0x128>)
 80113aa:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 80113ac:	4b0f      	ldr	r3, [pc, #60]	; (80113ec <tcp_listen_with_backlog_and_err+0x12c>)
 80113ae:	681a      	ldr	r2, [r3, #0]
 80113b0:	69fb      	ldr	r3, [r7, #28]
 80113b2:	60da      	str	r2, [r3, #12]
 80113b4:	4a0d      	ldr	r2, [pc, #52]	; (80113ec <tcp_listen_with_backlog_and_err+0x12c>)
 80113b6:	69fb      	ldr	r3, [r7, #28]
 80113b8:	6013      	str	r3, [r2, #0]
 80113ba:	f004 fe19 	bl	8015ff0 <tcp_timer_needed>
  res = ERR_OK;
 80113be:	2300      	movs	r3, #0
 80113c0:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d002      	beq.n	80113ce <tcp_listen_with_backlog_and_err+0x10e>
    *err = res;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	7efa      	ldrb	r2, [r7, #27]
 80113cc:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 80113ce:	69fb      	ldr	r3, [r7, #28]
}
 80113d0:	4618      	mov	r0, r3
 80113d2:	3720      	adds	r7, #32
 80113d4:	46bd      	mov	sp, r7
 80113d6:	bd80      	pop	{r7, pc}
 80113d8:	0801b37c 	.word	0x0801b37c
 80113dc:	0801b494 	.word	0x0801b494
 80113e0:	0801b3dc 	.word	0x0801b3dc
 80113e4:	2001010c 	.word	0x2001010c
 80113e8:	080112a1 	.word	0x080112a1
 80113ec:	20010108 	.word	0x20010108

080113f0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b084      	sub	sp, #16
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113fc:	687a      	ldr	r2, [r7, #4]
 80113fe:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011400:	4413      	add	r3, r2
 8011402:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011408:	687a      	ldr	r2, [r7, #4]
 801140a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801140c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8011410:	bf28      	it	cs
 8011412:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8011416:	b292      	uxth	r2, r2
 8011418:	4413      	add	r3, r2
 801141a:	68fa      	ldr	r2, [r7, #12]
 801141c:	1ad3      	subs	r3, r2, r3
 801141e:	2b00      	cmp	r3, #0
 8011420:	db08      	blt.n	8011434 <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801142e:	68fa      	ldr	r2, [r7, #12]
 8011430:	1ad3      	subs	r3, r2, r3
 8011432:	e020      	b.n	8011476 <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801143c:	1ad3      	subs	r3, r2, r3
 801143e:	2b00      	cmp	r3, #0
 8011440:	dd03      	ble.n	801144a <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2200      	movs	r2, #0
 8011446:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011448:	e014      	b.n	8011474 <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011452:	1ad3      	subs	r3, r2, r3
 8011454:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8011456:	68bb      	ldr	r3, [r7, #8]
 8011458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801145c:	d306      	bcc.n	801146c <tcp_update_rcv_ann_wnd+0x7c>
 801145e:	4b08      	ldr	r3, [pc, #32]	; (8011480 <tcp_update_rcv_ann_wnd+0x90>)
 8011460:	f44f 7242 	mov.w	r2, #776	; 0x308
 8011464:	4907      	ldr	r1, [pc, #28]	; (8011484 <tcp_update_rcv_ann_wnd+0x94>)
 8011466:	4808      	ldr	r0, [pc, #32]	; (8011488 <tcp_update_rcv_ann_wnd+0x98>)
 8011468:	f007 fe12 	bl	8019090 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801146c:	68bb      	ldr	r3, [r7, #8]
 801146e:	b29a      	uxth	r2, r3
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8011474:	2300      	movs	r3, #0
  }
}
 8011476:	4618      	mov	r0, r3
 8011478:	3710      	adds	r7, #16
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	0801b37c 	.word	0x0801b37c
 8011484:	0801b4b8 	.word	0x0801b4b8
 8011488:	0801b3dc 	.word	0x0801b3dc

0801148c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b084      	sub	sp, #16
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
 8011494:	460b      	mov	r3, r1
 8011496:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	7d1b      	ldrb	r3, [r3, #20]
 801149c:	2b01      	cmp	r3, #1
 801149e:	d106      	bne.n	80114ae <tcp_recved+0x22>
 80114a0:	4b23      	ldr	r3, [pc, #140]	; (8011530 <tcp_recved+0xa4>)
 80114a2:	f44f 7248 	mov.w	r2, #800	; 0x320
 80114a6:	4923      	ldr	r1, [pc, #140]	; (8011534 <tcp_recved+0xa8>)
 80114a8:	4823      	ldr	r0, [pc, #140]	; (8011538 <tcp_recved+0xac>)
 80114aa:	f007 fdf1 	bl	8019090 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80114b2:	887b      	ldrh	r3, [r7, #2]
 80114b4:	4413      	add	r3, r2
 80114b6:	b29a      	uxth	r2, r3
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80114c0:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80114c4:	d904      	bls.n	80114d0 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80114cc:	851a      	strh	r2, [r3, #40]	; 0x28
 80114ce:	e017      	b.n	8011500 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d113      	bne.n	8011500 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	7d1b      	ldrb	r3, [r3, #20]
 80114dc:	2b07      	cmp	r3, #7
 80114de:	d003      	beq.n	80114e8 <tcp_recved+0x5c>
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	7d1b      	ldrb	r3, [r3, #20]
 80114e4:	2b09      	cmp	r3, #9
 80114e6:	d104      	bne.n	80114f2 <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80114ee:	851a      	strh	r2, [r3, #40]	; 0x28
 80114f0:	e006      	b.n	8011500 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 80114f2:	4b0f      	ldr	r3, [pc, #60]	; (8011530 <tcp_recved+0xa4>)
 80114f4:	f240 322d 	movw	r2, #813	; 0x32d
 80114f8:	4910      	ldr	r1, [pc, #64]	; (801153c <tcp_recved+0xb0>)
 80114fa:	480f      	ldr	r0, [pc, #60]	; (8011538 <tcp_recved+0xac>)
 80114fc:	f007 fdc8 	bl	8019090 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8011500:	6878      	ldr	r0, [r7, #4]
 8011502:	f7ff ff75 	bl	80113f0 <tcp_update_rcv_ann_wnd>
 8011506:	4603      	mov	r3, r0
 8011508:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8011510:	db09      	blt.n	8011526 <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	7e9b      	ldrb	r3, [r3, #26]
 8011516:	f043 0302 	orr.w	r3, r3, #2
 801151a:	b2da      	uxtb	r2, r3
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8011520:	6878      	ldr	r0, [r7, #4]
 8011522:	f004 f889 	bl	8015638 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8011526:	bf00      	nop
 8011528:	3710      	adds	r7, #16
 801152a:	46bd      	mov	sp, r7
 801152c:	bd80      	pop	{r7, pc}
 801152e:	bf00      	nop
 8011530:	0801b37c 	.word	0x0801b37c
 8011534:	0801b4d4 	.word	0x0801b4d4
 8011538:	0801b3dc 	.word	0x0801b3dc
 801153c:	0801b4fc 	.word	0x0801b4fc

08011540 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8011540:	b480      	push	{r7}
 8011542:	b083      	sub	sp, #12
 8011544:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8011546:	2300      	movs	r3, #0
 8011548:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 801154a:	4b1d      	ldr	r3, [pc, #116]	; (80115c0 <tcp_new_port+0x80>)
 801154c:	881b      	ldrh	r3, [r3, #0]
 801154e:	1c5a      	adds	r2, r3, #1
 8011550:	b291      	uxth	r1, r2
 8011552:	4a1b      	ldr	r2, [pc, #108]	; (80115c0 <tcp_new_port+0x80>)
 8011554:	8011      	strh	r1, [r2, #0]
 8011556:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801155a:	4293      	cmp	r3, r2
 801155c:	d103      	bne.n	8011566 <tcp_new_port+0x26>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801155e:	4b18      	ldr	r3, [pc, #96]	; (80115c0 <tcp_new_port+0x80>)
 8011560:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8011564:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8011566:	2300      	movs	r3, #0
 8011568:	71fb      	strb	r3, [r7, #7]
 801156a:	e01e      	b.n	80115aa <tcp_new_port+0x6a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801156c:	79fb      	ldrb	r3, [r7, #7]
 801156e:	4a15      	ldr	r2, [pc, #84]	; (80115c4 <tcp_new_port+0x84>)
 8011570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	603b      	str	r3, [r7, #0]
 8011578:	e011      	b.n	801159e <tcp_new_port+0x5e>
      if (pcb->local_port == tcp_port) {
 801157a:	683b      	ldr	r3, [r7, #0]
 801157c:	8ada      	ldrh	r2, [r3, #22]
 801157e:	4b10      	ldr	r3, [pc, #64]	; (80115c0 <tcp_new_port+0x80>)
 8011580:	881b      	ldrh	r3, [r3, #0]
 8011582:	429a      	cmp	r2, r3
 8011584:	d108      	bne.n	8011598 <tcp_new_port+0x58>
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8011586:	88bb      	ldrh	r3, [r7, #4]
 8011588:	3301      	adds	r3, #1
 801158a:	80bb      	strh	r3, [r7, #4]
 801158c:	88bb      	ldrh	r3, [r7, #4]
 801158e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011592:	d3da      	bcc.n	801154a <tcp_new_port+0xa>
          return 0;
 8011594:	2300      	movs	r3, #0
 8011596:	e00d      	b.n	80115b4 <tcp_new_port+0x74>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	68db      	ldr	r3, [r3, #12]
 801159c:	603b      	str	r3, [r7, #0]
 801159e:	683b      	ldr	r3, [r7, #0]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d1ea      	bne.n	801157a <tcp_new_port+0x3a>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80115a4:	79fb      	ldrb	r3, [r7, #7]
 80115a6:	3301      	adds	r3, #1
 80115a8:	71fb      	strb	r3, [r7, #7]
 80115aa:	79fb      	ldrb	r3, [r7, #7]
 80115ac:	2b03      	cmp	r3, #3
 80115ae:	d9dd      	bls.n	801156c <tcp_new_port+0x2c>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80115b0:	4b03      	ldr	r3, [pc, #12]	; (80115c0 <tcp_new_port+0x80>)
 80115b2:	881b      	ldrh	r3, [r3, #0]
}
 80115b4:	4618      	mov	r0, r3
 80115b6:	370c      	adds	r7, #12
 80115b8:	46bd      	mov	sp, r7
 80115ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115be:	4770      	bx	lr
 80115c0:	20000028 	.word	0x20000028
 80115c4:	0801c960 	.word	0x0801c960

080115c8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80115c8:	b5b0      	push	{r4, r5, r7, lr}
 80115ca:	b08c      	sub	sp, #48	; 0x30
 80115cc:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80115ce:	2300      	movs	r3, #0
 80115d0:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 80115d2:	4b96      	ldr	r3, [pc, #600]	; (801182c <tcp_slowtmr+0x264>)
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	3301      	adds	r3, #1
 80115d8:	4a94      	ldr	r2, [pc, #592]	; (801182c <tcp_slowtmr+0x264>)
 80115da:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80115dc:	4b94      	ldr	r3, [pc, #592]	; (8011830 <tcp_slowtmr+0x268>)
 80115de:	781b      	ldrb	r3, [r3, #0]
 80115e0:	3301      	adds	r3, #1
 80115e2:	b2da      	uxtb	r2, r3
 80115e4:	4b92      	ldr	r3, [pc, #584]	; (8011830 <tcp_slowtmr+0x268>)
 80115e6:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80115e8:	2300      	movs	r3, #0
 80115ea:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 80115ec:	4b91      	ldr	r3, [pc, #580]	; (8011834 <tcp_slowtmr+0x26c>)
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80115f2:	e227      	b.n	8011a44 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80115f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115f6:	7d1b      	ldrb	r3, [r3, #20]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d106      	bne.n	801160a <tcp_slowtmr+0x42>
 80115fc:	4b8e      	ldr	r3, [pc, #568]	; (8011838 <tcp_slowtmr+0x270>)
 80115fe:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 8011602:	498e      	ldr	r1, [pc, #568]	; (801183c <tcp_slowtmr+0x274>)
 8011604:	488e      	ldr	r0, [pc, #568]	; (8011840 <tcp_slowtmr+0x278>)
 8011606:	f007 fd43 	bl	8019090 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801160c:	7d1b      	ldrb	r3, [r3, #20]
 801160e:	2b01      	cmp	r3, #1
 8011610:	d106      	bne.n	8011620 <tcp_slowtmr+0x58>
 8011612:	4b89      	ldr	r3, [pc, #548]	; (8011838 <tcp_slowtmr+0x270>)
 8011614:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8011618:	498a      	ldr	r1, [pc, #552]	; (8011844 <tcp_slowtmr+0x27c>)
 801161a:	4889      	ldr	r0, [pc, #548]	; (8011840 <tcp_slowtmr+0x278>)
 801161c:	f007 fd38 	bl	8019090 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8011620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011622:	7d1b      	ldrb	r3, [r3, #20]
 8011624:	2b0a      	cmp	r3, #10
 8011626:	d106      	bne.n	8011636 <tcp_slowtmr+0x6e>
 8011628:	4b83      	ldr	r3, [pc, #524]	; (8011838 <tcp_slowtmr+0x270>)
 801162a:	f240 32f2 	movw	r2, #1010	; 0x3f2
 801162e:	4986      	ldr	r1, [pc, #536]	; (8011848 <tcp_slowtmr+0x280>)
 8011630:	4883      	ldr	r0, [pc, #524]	; (8011840 <tcp_slowtmr+0x278>)
 8011632:	f007 fd2d 	bl	8019090 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011638:	7f5a      	ldrb	r2, [r3, #29]
 801163a:	4b7d      	ldr	r3, [pc, #500]	; (8011830 <tcp_slowtmr+0x268>)
 801163c:	781b      	ldrb	r3, [r3, #0]
 801163e:	429a      	cmp	r2, r3
 8011640:	d103      	bne.n	801164a <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 8011642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011644:	68db      	ldr	r3, [r3, #12]
 8011646:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 8011648:	e1fc      	b.n	8011a44 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 801164a:	4b79      	ldr	r3, [pc, #484]	; (8011830 <tcp_slowtmr+0x268>)
 801164c:	781a      	ldrb	r2, [r3, #0]
 801164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011650:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 8011652:	2300      	movs	r3, #0
 8011654:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 8011656:	2300      	movs	r3, #0
 8011658:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801165c:	7d1b      	ldrb	r3, [r3, #20]
 801165e:	2b02      	cmp	r3, #2
 8011660:	d108      	bne.n	8011674 <tcp_slowtmr+0xac>
 8011662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011664:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011668:	2b05      	cmp	r3, #5
 801166a:	d903      	bls.n	8011674 <tcp_slowtmr+0xac>
      ++pcb_remove;
 801166c:	7ffb      	ldrb	r3, [r7, #31]
 801166e:	3301      	adds	r3, #1
 8011670:	77fb      	strb	r3, [r7, #31]
 8011672:	e0a2      	b.n	80117ba <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 8011674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011676:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801167a:	2b0b      	cmp	r3, #11
 801167c:	d903      	bls.n	8011686 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801167e:	7ffb      	ldrb	r3, [r7, #31]
 8011680:	3301      	adds	r3, #1
 8011682:	77fb      	strb	r3, [r7, #31]
 8011684:	e099      	b.n	80117ba <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011688:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801168c:	2b00      	cmp	r3, #0
 801168e:	d032      	beq.n	80116f6 <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 8011690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011692:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8011696:	3b01      	subs	r3, #1
 8011698:	4a6c      	ldr	r2, [pc, #432]	; (801184c <tcp_slowtmr+0x284>)
 801169a:	5cd3      	ldrb	r3, [r2, r3]
 801169c:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 801169e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116a0:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80116a4:	7cfa      	ldrb	r2, [r7, #19]
 80116a6:	429a      	cmp	r2, r3
 80116a8:	d907      	bls.n	80116ba <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 80116aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ac:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80116b0:	3301      	adds	r3, #1
 80116b2:	b2da      	uxtb	r2, r3
 80116b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116b6:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 80116ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116bc:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80116c0:	7cfa      	ldrb	r2, [r7, #19]
 80116c2:	429a      	cmp	r2, r3
 80116c4:	d879      	bhi.n	80117ba <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 80116c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80116c8:	f004 fbd2 	bl	8015e70 <tcp_zero_window_probe>
 80116cc:	4603      	mov	r3, r0
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d173      	bne.n	80117ba <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 80116d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116d4:	2200      	movs	r2, #0
 80116d6:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80116da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116dc:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80116e0:	2b06      	cmp	r3, #6
 80116e2:	d86a      	bhi.n	80117ba <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 80116e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116e6:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80116ea:	3301      	adds	r3, #1
 80116ec:	b2da      	uxtb	r2, r3
 80116ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116f0:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80116f4:	e061      	b.n	80117ba <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 80116f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116f8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	db08      	blt.n	8011712 <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 8011700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011702:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011706:	b29b      	uxth	r3, r3
 8011708:	3301      	adds	r3, #1
 801170a:	b29b      	uxth	r3, r3
 801170c:	b21a      	sxth	r2, r3
 801170e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011710:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 8011712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011716:	2b00      	cmp	r3, #0
 8011718:	d04f      	beq.n	80117ba <tcp_slowtmr+0x1f2>
 801171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801171c:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011722:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011726:	429a      	cmp	r2, r3
 8011728:	db47      	blt.n	80117ba <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 801172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801172c:	7d1b      	ldrb	r3, [r3, #20]
 801172e:	2b02      	cmp	r3, #2
 8011730:	d018      	beq.n	8011764 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 8011732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011734:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011738:	2b0c      	cmp	r3, #12
 801173a:	bf28      	it	cs
 801173c:	230c      	movcs	r3, #12
 801173e:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011742:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011746:	10db      	asrs	r3, r3, #3
 8011748:	b21b      	sxth	r3, r3
 801174a:	461a      	mov	r2, r3
 801174c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801174e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011752:	4413      	add	r3, r2
 8011754:	7dfa      	ldrb	r2, [r7, #23]
 8011756:	493e      	ldr	r1, [pc, #248]	; (8011850 <tcp_slowtmr+0x288>)
 8011758:	5c8a      	ldrb	r2, [r1, r2]
 801175a:	4093      	lsls	r3, r2
 801175c:	b21a      	sxth	r2, r3
 801175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011760:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 8011764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011766:	2200      	movs	r2, #0
 8011768:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801176c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8011770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011772:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011776:	4293      	cmp	r3, r2
 8011778:	bf28      	it	cs
 801177a:	4613      	movcs	r3, r2
 801177c:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 801177e:	8abb      	ldrh	r3, [r7, #20]
 8011780:	085b      	lsrs	r3, r3, #1
 8011782:	b29a      	uxth	r2, r3
 8011784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011786:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801178c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011792:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011794:	005b      	lsls	r3, r3, #1
 8011796:	b29b      	uxth	r3, r3
 8011798:	429a      	cmp	r2, r3
 801179a:	d206      	bcs.n	80117aa <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 801179c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801179e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80117a0:	005b      	lsls	r3, r3, #1
 80117a2:	b29a      	uxth	r2, r3
 80117a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117a6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 80117aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117ac:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80117ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117b0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 80117b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80117b6:	f004 fa3f 	bl	8015c38 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80117ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117bc:	7d1b      	ldrb	r3, [r3, #20]
 80117be:	2b06      	cmp	r3, #6
 80117c0:	d10f      	bne.n	80117e2 <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80117c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117c4:	7e9b      	ldrb	r3, [r3, #26]
 80117c6:	f003 0310 	and.w	r3, r3, #16
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d009      	beq.n	80117e2 <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80117ce:	4b17      	ldr	r3, [pc, #92]	; (801182c <tcp_slowtmr+0x264>)
 80117d0:	681a      	ldr	r2, [r3, #0]
 80117d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117d4:	6a1b      	ldr	r3, [r3, #32]
 80117d6:	1ad3      	subs	r3, r2, r3
 80117d8:	2b28      	cmp	r3, #40	; 0x28
 80117da:	d902      	bls.n	80117e2 <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80117dc:	7ffb      	ldrb	r3, [r7, #31]
 80117de:	3301      	adds	r3, #1
 80117e0:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80117e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117e4:	7a1b      	ldrb	r3, [r3, #8]
 80117e6:	f003 0308 	and.w	r3, r3, #8
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d05d      	beq.n	80118aa <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 80117ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117f0:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80117f2:	2b04      	cmp	r3, #4
 80117f4:	d003      	beq.n	80117fe <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 80117f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117f8:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 80117fa:	2b07      	cmp	r3, #7
 80117fc:	d155      	bne.n	80118aa <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80117fe:	4b0b      	ldr	r3, [pc, #44]	; (801182c <tcp_slowtmr+0x264>)
 8011800:	681a      	ldr	r2, [r3, #0]
 8011802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011804:	6a1b      	ldr	r3, [r3, #32]
 8011806:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8011808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801180a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 801180e:	4b11      	ldr	r3, [pc, #68]	; (8011854 <tcp_slowtmr+0x28c>)
 8011810:	440b      	add	r3, r1
 8011812:	4911      	ldr	r1, [pc, #68]	; (8011858 <tcp_slowtmr+0x290>)
 8011814:	fba1 1303 	umull	r1, r3, r1, r3
 8011818:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801181a:	429a      	cmp	r2, r3
 801181c:	d91e      	bls.n	801185c <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 801181e:	7ffb      	ldrb	r3, [r7, #31]
 8011820:	3301      	adds	r3, #1
 8011822:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 8011824:	7fbb      	ldrb	r3, [r7, #30]
 8011826:	3301      	adds	r3, #1
 8011828:	77bb      	strb	r3, [r7, #30]
 801182a:	e03e      	b.n	80118aa <tcp_slowtmr+0x2e2>
 801182c:	20010104 	.word	0x20010104
 8011830:	2000c802 	.word	0x2000c802
 8011834:	20010100 	.word	0x20010100
 8011838:	0801b37c 	.word	0x0801b37c
 801183c:	0801b550 	.word	0x0801b550
 8011840:	0801b3dc 	.word	0x0801b3dc
 8011844:	0801b57c 	.word	0x0801b57c
 8011848:	0801b5a8 	.word	0x0801b5a8
 801184c:	0801c958 	.word	0x0801c958
 8011850:	0801c948 	.word	0x0801c948
 8011854:	000a4cb8 	.word	0x000a4cb8
 8011858:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801185c:	4b97      	ldr	r3, [pc, #604]	; (8011abc <tcp_slowtmr+0x4f4>)
 801185e:	681a      	ldr	r2, [r3, #0]
 8011860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011862:	6a1b      	ldr	r3, [r3, #32]
 8011864:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011868:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 801186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801186e:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8011872:	4618      	mov	r0, r3
 8011874:	4b92      	ldr	r3, [pc, #584]	; (8011ac0 <tcp_slowtmr+0x4f8>)
 8011876:	fb03 f300 	mul.w	r3, r3, r0
 801187a:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 801187c:	4991      	ldr	r1, [pc, #580]	; (8011ac4 <tcp_slowtmr+0x4fc>)
 801187e:	fba1 1303 	umull	r1, r3, r1, r3
 8011882:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011884:	429a      	cmp	r2, r3
 8011886:	d910      	bls.n	80118aa <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 8011888:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801188a:	f004 fab4 	bl	8015df6 <tcp_keepalive>
 801188e:	4603      	mov	r3, r0
 8011890:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 8011892:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d107      	bne.n	80118aa <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 801189a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801189c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80118a0:	3301      	adds	r3, #1
 80118a2:	b2da      	uxtb	r2, r3
 80118a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118a6:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 80118aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d016      	beq.n	80118e0 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 80118b2:	4b82      	ldr	r3, [pc, #520]	; (8011abc <tcp_slowtmr+0x4f4>)
 80118b4:	681a      	ldr	r2, [r3, #0]
 80118b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118b8:	6a1b      	ldr	r3, [r3, #32]
 80118ba:	1ad2      	subs	r2, r2, r3
 80118bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118be:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80118c2:	4619      	mov	r1, r3
 80118c4:	460b      	mov	r3, r1
 80118c6:	005b      	lsls	r3, r3, #1
 80118c8:	440b      	add	r3, r1
 80118ca:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80118cc:	429a      	cmp	r2, r3
 80118ce:	d307      	bcc.n	80118e0 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 80118d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80118d4:	4618      	mov	r0, r3
 80118d6:	f000 fa04 	bl	8011ce2 <tcp_segs_free>
      pcb->ooseq = NULL;
 80118da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118dc:	2200      	movs	r2, #0
 80118de:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80118e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118e2:	7d1b      	ldrb	r3, [r3, #20]
 80118e4:	2b03      	cmp	r3, #3
 80118e6:	d109      	bne.n	80118fc <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80118e8:	4b74      	ldr	r3, [pc, #464]	; (8011abc <tcp_slowtmr+0x4f4>)
 80118ea:	681a      	ldr	r2, [r3, #0]
 80118ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ee:	6a1b      	ldr	r3, [r3, #32]
 80118f0:	1ad3      	subs	r3, r2, r3
 80118f2:	2b28      	cmp	r3, #40	; 0x28
 80118f4:	d902      	bls.n	80118fc <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80118f6:	7ffb      	ldrb	r3, [r7, #31]
 80118f8:	3301      	adds	r3, #1
 80118fa:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80118fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118fe:	7d1b      	ldrb	r3, [r3, #20]
 8011900:	2b09      	cmp	r3, #9
 8011902:	d109      	bne.n	8011918 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011904:	4b6d      	ldr	r3, [pc, #436]	; (8011abc <tcp_slowtmr+0x4f4>)
 8011906:	681a      	ldr	r2, [r3, #0]
 8011908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801190a:	6a1b      	ldr	r3, [r3, #32]
 801190c:	1ad3      	subs	r3, r2, r3
 801190e:	2bf0      	cmp	r3, #240	; 0xf0
 8011910:	d902      	bls.n	8011918 <tcp_slowtmr+0x350>
        ++pcb_remove;
 8011912:	7ffb      	ldrb	r3, [r7, #31]
 8011914:	3301      	adds	r3, #1
 8011916:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011918:	7ffb      	ldrb	r3, [r7, #31]
 801191a:	2b00      	cmp	r3, #0
 801191c:	d05d      	beq.n	80119da <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801191e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011920:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011924:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011926:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011928:	f000 fc44 	bl	80121b4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 801192c:	6a3b      	ldr	r3, [r7, #32]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d010      	beq.n	8011954 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011932:	4b65      	ldr	r3, [pc, #404]	; (8011ac8 <tcp_slowtmr+0x500>)
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011938:	429a      	cmp	r2, r3
 801193a:	d106      	bne.n	801194a <tcp_slowtmr+0x382>
 801193c:	4b63      	ldr	r3, [pc, #396]	; (8011acc <tcp_slowtmr+0x504>)
 801193e:	f240 4289 	movw	r2, #1161	; 0x489
 8011942:	4963      	ldr	r1, [pc, #396]	; (8011ad0 <tcp_slowtmr+0x508>)
 8011944:	4863      	ldr	r0, [pc, #396]	; (8011ad4 <tcp_slowtmr+0x50c>)
 8011946:	f007 fba3 	bl	8019090 <iprintf>
        prev->next = pcb->next;
 801194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801194c:	68da      	ldr	r2, [r3, #12]
 801194e:	6a3b      	ldr	r3, [r7, #32]
 8011950:	60da      	str	r2, [r3, #12]
 8011952:	e00f      	b.n	8011974 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011954:	4b5c      	ldr	r3, [pc, #368]	; (8011ac8 <tcp_slowtmr+0x500>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801195a:	429a      	cmp	r2, r3
 801195c:	d006      	beq.n	801196c <tcp_slowtmr+0x3a4>
 801195e:	4b5b      	ldr	r3, [pc, #364]	; (8011acc <tcp_slowtmr+0x504>)
 8011960:	f240 428d 	movw	r2, #1165	; 0x48d
 8011964:	495c      	ldr	r1, [pc, #368]	; (8011ad8 <tcp_slowtmr+0x510>)
 8011966:	485b      	ldr	r0, [pc, #364]	; (8011ad4 <tcp_slowtmr+0x50c>)
 8011968:	f007 fb92 	bl	8019090 <iprintf>
        tcp_active_pcbs = pcb->next;
 801196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801196e:	68db      	ldr	r3, [r3, #12]
 8011970:	4a55      	ldr	r2, [pc, #340]	; (8011ac8 <tcp_slowtmr+0x500>)
 8011972:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011974:	7fbb      	ldrb	r3, [r7, #30]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d010      	beq.n	801199c <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801197c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 801197e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011980:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8011982:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8011984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011986:	1d1d      	adds	r5, r3, #4
 8011988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801198a:	8adb      	ldrh	r3, [r3, #22]
 801198c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801198e:	8b12      	ldrh	r2, [r2, #24]
 8011990:	9201      	str	r2, [sp, #4]
 8011992:	9300      	str	r3, [sp, #0]
 8011994:	462b      	mov	r3, r5
 8011996:	4622      	mov	r2, r4
 8011998:	f004 f8d8 	bl	8015b4c <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 801199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199e:	691b      	ldr	r3, [r3, #16]
 80119a0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80119a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a4:	7d1b      	ldrb	r3, [r3, #20]
 80119a6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80119a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119aa:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80119ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ae:	68db      	ldr	r3, [r3, #12]
 80119b0:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 80119b2:	6839      	ldr	r1, [r7, #0]
 80119b4:	2001      	movs	r0, #1
 80119b6:	f7fe f8f7 	bl	800fba8 <memp_free>

      tcp_active_pcbs_changed = 0;
 80119ba:	4b48      	ldr	r3, [pc, #288]	; (8011adc <tcp_slowtmr+0x514>)
 80119bc:	2200      	movs	r2, #0
 80119be:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80119c0:	68fb      	ldr	r3, [r7, #12]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d004      	beq.n	80119d0 <tcp_slowtmr+0x408>
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	f06f 010c 	mvn.w	r1, #12
 80119cc:	68b8      	ldr	r0, [r7, #8]
 80119ce:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80119d0:	4b42      	ldr	r3, [pc, #264]	; (8011adc <tcp_slowtmr+0x514>)
 80119d2:	781b      	ldrb	r3, [r3, #0]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d035      	beq.n	8011a44 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 80119d8:	e606      	b.n	80115e8 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80119da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119dc:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 80119de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e0:	68db      	ldr	r3, [r3, #12]
 80119e2:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80119e4:	6a3b      	ldr	r3, [r7, #32]
 80119e6:	7edb      	ldrb	r3, [r3, #27]
 80119e8:	3301      	adds	r3, #1
 80119ea:	b2da      	uxtb	r2, r3
 80119ec:	6a3b      	ldr	r3, [r7, #32]
 80119ee:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 80119f0:	6a3b      	ldr	r3, [r7, #32]
 80119f2:	7eda      	ldrb	r2, [r3, #27]
 80119f4:	6a3b      	ldr	r3, [r7, #32]
 80119f6:	7f1b      	ldrb	r3, [r3, #28]
 80119f8:	429a      	cmp	r2, r3
 80119fa:	d323      	bcc.n	8011a44 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 80119fc:	6a3b      	ldr	r3, [r7, #32]
 80119fe:	2200      	movs	r2, #0
 8011a00:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011a02:	4b36      	ldr	r3, [pc, #216]	; (8011adc <tcp_slowtmr+0x514>)
 8011a04:	2200      	movs	r2, #0
 8011a06:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011a08:	6a3b      	ldr	r3, [r7, #32]
 8011a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d00a      	beq.n	8011a28 <tcp_slowtmr+0x460>
 8011a12:	6a3b      	ldr	r3, [r7, #32]
 8011a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a18:	6a3a      	ldr	r2, [r7, #32]
 8011a1a:	6912      	ldr	r2, [r2, #16]
 8011a1c:	6a39      	ldr	r1, [r7, #32]
 8011a1e:	4610      	mov	r0, r2
 8011a20:	4798      	blx	r3
 8011a22:	4603      	mov	r3, r0
 8011a24:	777b      	strb	r3, [r7, #29]
 8011a26:	e001      	b.n	8011a2c <tcp_slowtmr+0x464>
 8011a28:	2300      	movs	r3, #0
 8011a2a:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 8011a2c:	4b2b      	ldr	r3, [pc, #172]	; (8011adc <tcp_slowtmr+0x514>)
 8011a2e:	781b      	ldrb	r3, [r3, #0]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d000      	beq.n	8011a36 <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 8011a34:	e5d8      	b.n	80115e8 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011a36:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d102      	bne.n	8011a44 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 8011a3e:	6a38      	ldr	r0, [r7, #32]
 8011a40:	f003 fdfa 	bl	8015638 <tcp_output>
  while (pcb != NULL) {
 8011a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	f47f add4 	bne.w	80115f4 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 8011a50:	4b23      	ldr	r3, [pc, #140]	; (8011ae0 <tcp_slowtmr+0x518>)
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8011a56:	e068      	b.n	8011b2a <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a5a:	7d1b      	ldrb	r3, [r3, #20]
 8011a5c:	2b0a      	cmp	r3, #10
 8011a5e:	d006      	beq.n	8011a6e <tcp_slowtmr+0x4a6>
 8011a60:	4b1a      	ldr	r3, [pc, #104]	; (8011acc <tcp_slowtmr+0x504>)
 8011a62:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8011a66:	491f      	ldr	r1, [pc, #124]	; (8011ae4 <tcp_slowtmr+0x51c>)
 8011a68:	481a      	ldr	r0, [pc, #104]	; (8011ad4 <tcp_slowtmr+0x50c>)
 8011a6a:	f007 fb11 	bl	8019090 <iprintf>
    pcb_remove = 0;
 8011a6e:	2300      	movs	r3, #0
 8011a70:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011a72:	4b12      	ldr	r3, [pc, #72]	; (8011abc <tcp_slowtmr+0x4f4>)
 8011a74:	681a      	ldr	r2, [r3, #0]
 8011a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a78:	6a1b      	ldr	r3, [r3, #32]
 8011a7a:	1ad3      	subs	r3, r2, r3
 8011a7c:	2bf0      	cmp	r3, #240	; 0xf0
 8011a7e:	d902      	bls.n	8011a86 <tcp_slowtmr+0x4be>
      ++pcb_remove;
 8011a80:	7ffb      	ldrb	r3, [r7, #31]
 8011a82:	3301      	adds	r3, #1
 8011a84:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011a86:	7ffb      	ldrb	r3, [r7, #31]
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d049      	beq.n	8011b20 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011a8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a8e:	f000 fb91 	bl	80121b4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011a92:	6a3b      	ldr	r3, [r7, #32]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d029      	beq.n	8011aec <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011a98:	4b11      	ldr	r3, [pc, #68]	; (8011ae0 <tcp_slowtmr+0x518>)
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d106      	bne.n	8011ab0 <tcp_slowtmr+0x4e8>
 8011aa2:	4b0a      	ldr	r3, [pc, #40]	; (8011acc <tcp_slowtmr+0x504>)
 8011aa4:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8011aa8:	490f      	ldr	r1, [pc, #60]	; (8011ae8 <tcp_slowtmr+0x520>)
 8011aaa:	480a      	ldr	r0, [pc, #40]	; (8011ad4 <tcp_slowtmr+0x50c>)
 8011aac:	f007 faf0 	bl	8019090 <iprintf>
        prev->next = pcb->next;
 8011ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ab2:	68da      	ldr	r2, [r3, #12]
 8011ab4:	6a3b      	ldr	r3, [r7, #32]
 8011ab6:	60da      	str	r2, [r3, #12]
 8011ab8:	e028      	b.n	8011b0c <tcp_slowtmr+0x544>
 8011aba:	bf00      	nop
 8011abc:	20010104 	.word	0x20010104
 8011ac0:	000124f8 	.word	0x000124f8
 8011ac4:	10624dd3 	.word	0x10624dd3
 8011ac8:	20010100 	.word	0x20010100
 8011acc:	0801b37c 	.word	0x0801b37c
 8011ad0:	0801b5d8 	.word	0x0801b5d8
 8011ad4:	0801b3dc 	.word	0x0801b3dc
 8011ad8:	0801b604 	.word	0x0801b604
 8011adc:	200100fc 	.word	0x200100fc
 8011ae0:	20010110 	.word	0x20010110
 8011ae4:	0801b630 	.word	0x0801b630
 8011ae8:	0801b660 	.word	0x0801b660
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011aec:	4b12      	ldr	r3, [pc, #72]	; (8011b38 <tcp_slowtmr+0x570>)
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011af2:	429a      	cmp	r2, r3
 8011af4:	d006      	beq.n	8011b04 <tcp_slowtmr+0x53c>
 8011af6:	4b11      	ldr	r3, [pc, #68]	; (8011b3c <tcp_slowtmr+0x574>)
 8011af8:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8011afc:	4910      	ldr	r1, [pc, #64]	; (8011b40 <tcp_slowtmr+0x578>)
 8011afe:	4811      	ldr	r0, [pc, #68]	; (8011b44 <tcp_slowtmr+0x57c>)
 8011b00:	f007 fac6 	bl	8019090 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b06:	68db      	ldr	r3, [r3, #12]
 8011b08:	4a0b      	ldr	r2, [pc, #44]	; (8011b38 <tcp_slowtmr+0x570>)
 8011b0a:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b0e:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 8011b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b12:	68db      	ldr	r3, [r3, #12]
 8011b14:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 8011b16:	69b9      	ldr	r1, [r7, #24]
 8011b18:	2001      	movs	r0, #1
 8011b1a:	f7fe f845 	bl	800fba8 <memp_free>
 8011b1e:	e004      	b.n	8011b2a <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 8011b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b22:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 8011b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b26:	68db      	ldr	r3, [r3, #12]
 8011b28:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 8011b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d193      	bne.n	8011a58 <tcp_slowtmr+0x490>
    }
  }
}
 8011b30:	bf00      	nop
 8011b32:	3728      	adds	r7, #40	; 0x28
 8011b34:	46bd      	mov	sp, r7
 8011b36:	bdb0      	pop	{r4, r5, r7, pc}
 8011b38:	20010110 	.word	0x20010110
 8011b3c:	0801b37c 	.word	0x0801b37c
 8011b40:	0801b688 	.word	0x0801b688
 8011b44:	0801b3dc 	.word	0x0801b3dc

08011b48 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b082      	sub	sp, #8
 8011b4c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011b4e:	4b2d      	ldr	r3, [pc, #180]	; (8011c04 <tcp_fasttmr+0xbc>)
 8011b50:	781b      	ldrb	r3, [r3, #0]
 8011b52:	3301      	adds	r3, #1
 8011b54:	b2da      	uxtb	r2, r3
 8011b56:	4b2b      	ldr	r3, [pc, #172]	; (8011c04 <tcp_fasttmr+0xbc>)
 8011b58:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011b5a:	4b2b      	ldr	r3, [pc, #172]	; (8011c08 <tcp_fasttmr+0xc0>)
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011b60:	e048      	b.n	8011bf4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	7f5a      	ldrb	r2, [r3, #29]
 8011b66:	4b27      	ldr	r3, [pc, #156]	; (8011c04 <tcp_fasttmr+0xbc>)
 8011b68:	781b      	ldrb	r3, [r3, #0]
 8011b6a:	429a      	cmp	r2, r3
 8011b6c:	d03f      	beq.n	8011bee <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011b6e:	4b25      	ldr	r3, [pc, #148]	; (8011c04 <tcp_fasttmr+0xbc>)
 8011b70:	781a      	ldrb	r2, [r3, #0]
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	7e9b      	ldrb	r3, [r3, #26]
 8011b7a:	f003 0301 	and.w	r3, r3, #1
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d010      	beq.n	8011ba4 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	7e9b      	ldrb	r3, [r3, #26]
 8011b86:	f043 0302 	orr.w	r3, r3, #2
 8011b8a:	b2da      	uxtb	r2, r3
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 8011b90:	6878      	ldr	r0, [r7, #4]
 8011b92:	f003 fd51 	bl	8015638 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	7e9b      	ldrb	r3, [r3, #26]
 8011b9a:	f023 0303 	bic.w	r3, r3, #3
 8011b9e:	b2da      	uxtb	r2, r3
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	7e9b      	ldrb	r3, [r3, #26]
 8011ba8:	f003 0308 	and.w	r3, r3, #8
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d009      	beq.n	8011bc4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	7e9b      	ldrb	r3, [r3, #26]
 8011bb4:	f023 0308 	bic.w	r3, r3, #8
 8011bb8:	b2da      	uxtb	r2, r3
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011bbe:	6878      	ldr	r0, [r7, #4]
 8011bc0:	f7ff f958 	bl	8010e74 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	68db      	ldr	r3, [r3, #12]
 8011bc8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d00a      	beq.n	8011be8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011bd2:	4b0e      	ldr	r3, [pc, #56]	; (8011c0c <tcp_fasttmr+0xc4>)
 8011bd4:	2200      	movs	r2, #0
 8011bd6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011bd8:	6878      	ldr	r0, [r7, #4]
 8011bda:	f000 f819 	bl	8011c10 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011bde:	4b0b      	ldr	r3, [pc, #44]	; (8011c0c <tcp_fasttmr+0xc4>)
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d000      	beq.n	8011be8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011be6:	e7b8      	b.n	8011b5a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	607b      	str	r3, [r7, #4]
 8011bec:	e002      	b.n	8011bf4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	68db      	ldr	r3, [r3, #12]
 8011bf2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d1b3      	bne.n	8011b62 <tcp_fasttmr+0x1a>
    }
  }
}
 8011bfa:	bf00      	nop
 8011bfc:	3708      	adds	r7, #8
 8011bfe:	46bd      	mov	sp, r7
 8011c00:	bd80      	pop	{r7, pc}
 8011c02:	bf00      	nop
 8011c04:	2000c802 	.word	0x2000c802
 8011c08:	20010100 	.word	0x20010100
 8011c0c:	200100fc 	.word	0x200100fc

08011c10 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011c10:	b590      	push	{r4, r7, lr}
 8011c12:	b085      	sub	sp, #20
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011c1c:	7b5b      	ldrb	r3, [r3, #13]
 8011c1e:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011c24:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	2200      	movs	r2, #0
 8011c2a:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d00b      	beq.n	8011c4e <tcp_process_refused_data+0x3e>
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	6918      	ldr	r0, [r3, #16]
 8011c40:	2300      	movs	r3, #0
 8011c42:	68ba      	ldr	r2, [r7, #8]
 8011c44:	6879      	ldr	r1, [r7, #4]
 8011c46:	47a0      	blx	r4
 8011c48:	4603      	mov	r3, r0
 8011c4a:	73fb      	strb	r3, [r7, #15]
 8011c4c:	e007      	b.n	8011c5e <tcp_process_refused_data+0x4e>
 8011c4e:	2300      	movs	r3, #0
 8011c50:	68ba      	ldr	r2, [r7, #8]
 8011c52:	6879      	ldr	r1, [r7, #4]
 8011c54:	2000      	movs	r0, #0
 8011c56:	f000 f88c 	bl	8011d72 <tcp_recv_null>
 8011c5a:	4603      	mov	r3, r0
 8011c5c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d12a      	bne.n	8011cbc <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 8011c66:	7bbb      	ldrb	r3, [r7, #14]
 8011c68:	f003 0320 	and.w	r3, r3, #32
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d033      	beq.n	8011cd8 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011c74:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011c78:	d005      	beq.n	8011c86 <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011c7e:	3301      	adds	r3, #1
 8011c80:	b29a      	uxth	r2, r3
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d00b      	beq.n	8011ca8 <tcp_process_refused_data+0x98>
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	6918      	ldr	r0, [r3, #16]
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	2200      	movs	r2, #0
 8011c9e:	6879      	ldr	r1, [r7, #4]
 8011ca0:	47a0      	blx	r4
 8011ca2:	4603      	mov	r3, r0
 8011ca4:	73fb      	strb	r3, [r7, #15]
 8011ca6:	e001      	b.n	8011cac <tcp_process_refused_data+0x9c>
 8011ca8:	2300      	movs	r3, #0
 8011caa:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011cac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011cb0:	f113 0f0d 	cmn.w	r3, #13
 8011cb4:	d110      	bne.n	8011cd8 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 8011cb6:	f06f 030c 	mvn.w	r3, #12
 8011cba:	e00e      	b.n	8011cda <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 8011cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011cc0:	f113 0f0d 	cmn.w	r3, #13
 8011cc4:	d102      	bne.n	8011ccc <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011cc6:	f06f 030c 	mvn.w	r3, #12
 8011cca:	e006      	b.n	8011cda <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	68ba      	ldr	r2, [r7, #8]
 8011cd0:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 8011cd2:	f06f 0304 	mvn.w	r3, #4
 8011cd6:	e000      	b.n	8011cda <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 8011cd8:	2300      	movs	r3, #0
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	3714      	adds	r7, #20
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bd90      	pop	{r4, r7, pc}

08011ce2 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011ce2:	b580      	push	{r7, lr}
 8011ce4:	b084      	sub	sp, #16
 8011ce6:	af00      	add	r7, sp, #0
 8011ce8:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011cea:	e007      	b.n	8011cfc <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011cf2:	6878      	ldr	r0, [r7, #4]
 8011cf4:	f000 f809 	bl	8011d0a <tcp_seg_free>
    seg = next;
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d1f4      	bne.n	8011cec <tcp_segs_free+0xa>
  }
}
 8011d02:	bf00      	nop
 8011d04:	3710      	adds	r7, #16
 8011d06:	46bd      	mov	sp, r7
 8011d08:	bd80      	pop	{r7, pc}

08011d0a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011d0a:	b580      	push	{r7, lr}
 8011d0c:	b082      	sub	sp, #8
 8011d0e:	af00      	add	r7, sp, #0
 8011d10:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d00c      	beq.n	8011d32 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	685b      	ldr	r3, [r3, #4]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d004      	beq.n	8011d2a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	685b      	ldr	r3, [r3, #4]
 8011d24:	4618      	mov	r0, r3
 8011d26:	f7fe fcd7 	bl	80106d8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011d2a:	6879      	ldr	r1, [r7, #4]
 8011d2c:	2003      	movs	r0, #3
 8011d2e:	f7fd ff3b 	bl	800fba8 <memp_free>
  }
}
 8011d32:	bf00      	nop
 8011d34:	3708      	adds	r7, #8
 8011d36:	46bd      	mov	sp, r7
 8011d38:	bd80      	pop	{r7, pc}

08011d3a <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011d3a:	b580      	push	{r7, lr}
 8011d3c:	b084      	sub	sp, #16
 8011d3e:	af00      	add	r7, sp, #0
 8011d40:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011d42:	2003      	movs	r0, #3
 8011d44:	f7fd feba 	bl	800fabc <memp_malloc>
 8011d48:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d101      	bne.n	8011d54 <tcp_seg_copy+0x1a>
    return NULL;
 8011d50:	2300      	movs	r3, #0
 8011d52:	e00a      	b.n	8011d6a <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011d54:	2210      	movs	r2, #16
 8011d56:	6879      	ldr	r1, [r7, #4]
 8011d58:	68f8      	ldr	r0, [r7, #12]
 8011d5a:	f007 f986 	bl	801906a <memcpy>
  pbuf_ref(cseg->p);
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	685b      	ldr	r3, [r3, #4]
 8011d62:	4618      	mov	r0, r3
 8011d64:	f7fe fd6a 	bl	801083c <pbuf_ref>
  return cseg;
 8011d68:	68fb      	ldr	r3, [r7, #12]
}
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	3710      	adds	r7, #16
 8011d6e:	46bd      	mov	sp, r7
 8011d70:	bd80      	pop	{r7, pc}

08011d72 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011d72:	b580      	push	{r7, lr}
 8011d74:	b084      	sub	sp, #16
 8011d76:	af00      	add	r7, sp, #0
 8011d78:	60f8      	str	r0, [r7, #12]
 8011d7a:	60b9      	str	r1, [r7, #8]
 8011d7c:	607a      	str	r2, [r7, #4]
 8011d7e:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d009      	beq.n	8011d9a <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	891b      	ldrh	r3, [r3, #8]
 8011d8a:	4619      	mov	r1, r3
 8011d8c:	68b8      	ldr	r0, [r7, #8]
 8011d8e:	f7ff fb7d 	bl	801148c <tcp_recved>
    pbuf_free(p);
 8011d92:	6878      	ldr	r0, [r7, #4]
 8011d94:	f7fe fca0 	bl	80106d8 <pbuf_free>
 8011d98:	e008      	b.n	8011dac <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 8011d9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d104      	bne.n	8011dac <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 8011da2:	68b8      	ldr	r0, [r7, #8]
 8011da4:	f7ff f8cc 	bl	8010f40 <tcp_close>
 8011da8:	4603      	mov	r3, r0
 8011daa:	e000      	b.n	8011dae <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 8011dac:	2300      	movs	r3, #0
}
 8011dae:	4618      	mov	r0, r3
 8011db0:	3710      	adds	r7, #16
 8011db2:	46bd      	mov	sp, r7
 8011db4:	bd80      	pop	{r7, pc}
	...

08011db8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b086      	sub	sp, #24
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	4603      	mov	r3, r0
 8011dc0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	db01      	blt.n	8011dce <tcp_kill_prio+0x16>
 8011dca:	79fb      	ldrb	r3, [r7, #7]
 8011dcc:	e000      	b.n	8011dd0 <tcp_kill_prio+0x18>
 8011dce:	237f      	movs	r3, #127	; 0x7f
 8011dd0:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011dda:	4b16      	ldr	r3, [pc, #88]	; (8011e34 <tcp_kill_prio+0x7c>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	617b      	str	r3, [r7, #20]
 8011de0:	e01a      	b.n	8011e18 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 8011de2:	697b      	ldr	r3, [r7, #20]
 8011de4:	7d5b      	ldrb	r3, [r3, #21]
 8011de6:	7afa      	ldrb	r2, [r7, #11]
 8011de8:	429a      	cmp	r2, r3
 8011dea:	d312      	bcc.n	8011e12 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011dec:	4b12      	ldr	r3, [pc, #72]	; (8011e38 <tcp_kill_prio+0x80>)
 8011dee:	681a      	ldr	r2, [r3, #0]
 8011df0:	697b      	ldr	r3, [r7, #20]
 8011df2:	6a1b      	ldr	r3, [r3, #32]
 8011df4:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 8011df6:	68fa      	ldr	r2, [r7, #12]
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d80a      	bhi.n	8011e12 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 8011dfc:	4b0e      	ldr	r3, [pc, #56]	; (8011e38 <tcp_kill_prio+0x80>)
 8011dfe:	681a      	ldr	r2, [r3, #0]
 8011e00:	697b      	ldr	r3, [r7, #20]
 8011e02:	6a1b      	ldr	r3, [r3, #32]
 8011e04:	1ad3      	subs	r3, r2, r3
 8011e06:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 8011e08:	697b      	ldr	r3, [r7, #20]
 8011e0a:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 8011e0c:	697b      	ldr	r3, [r7, #20]
 8011e0e:	7d5b      	ldrb	r3, [r3, #21]
 8011e10:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e12:	697b      	ldr	r3, [r7, #20]
 8011e14:	68db      	ldr	r3, [r3, #12]
 8011e16:	617b      	str	r3, [r7, #20]
 8011e18:	697b      	ldr	r3, [r7, #20]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d1e1      	bne.n	8011de2 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 8011e1e:	693b      	ldr	r3, [r7, #16]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d002      	beq.n	8011e2a <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011e24:	6938      	ldr	r0, [r7, #16]
 8011e26:	f7ff f99d 	bl	8011164 <tcp_abort>
  }
}
 8011e2a:	bf00      	nop
 8011e2c:	3718      	adds	r7, #24
 8011e2e:	46bd      	mov	sp, r7
 8011e30:	bd80      	pop	{r7, pc}
 8011e32:	bf00      	nop
 8011e34:	20010100 	.word	0x20010100
 8011e38:	20010104 	.word	0x20010104

08011e3c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b086      	sub	sp, #24
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	4603      	mov	r3, r0
 8011e44:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011e46:	79fb      	ldrb	r3, [r7, #7]
 8011e48:	2b08      	cmp	r3, #8
 8011e4a:	d009      	beq.n	8011e60 <tcp_kill_state+0x24>
 8011e4c:	79fb      	ldrb	r3, [r7, #7]
 8011e4e:	2b09      	cmp	r3, #9
 8011e50:	d006      	beq.n	8011e60 <tcp_kill_state+0x24>
 8011e52:	4b1a      	ldr	r3, [pc, #104]	; (8011ebc <tcp_kill_state+0x80>)
 8011e54:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8011e58:	4919      	ldr	r1, [pc, #100]	; (8011ec0 <tcp_kill_state+0x84>)
 8011e5a:	481a      	ldr	r0, [pc, #104]	; (8011ec4 <tcp_kill_state+0x88>)
 8011e5c:	f007 f918 	bl	8019090 <iprintf>

  inactivity = 0;
 8011e60:	2300      	movs	r3, #0
 8011e62:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011e64:	2300      	movs	r3, #0
 8011e66:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e68:	4b17      	ldr	r3, [pc, #92]	; (8011ec8 <tcp_kill_state+0x8c>)
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	617b      	str	r3, [r7, #20]
 8011e6e:	e017      	b.n	8011ea0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011e70:	697b      	ldr	r3, [r7, #20]
 8011e72:	7d1b      	ldrb	r3, [r3, #20]
 8011e74:	79fa      	ldrb	r2, [r7, #7]
 8011e76:	429a      	cmp	r2, r3
 8011e78:	d10f      	bne.n	8011e9a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011e7a:	4b14      	ldr	r3, [pc, #80]	; (8011ecc <tcp_kill_state+0x90>)
 8011e7c:	681a      	ldr	r2, [r3, #0]
 8011e7e:	697b      	ldr	r3, [r7, #20]
 8011e80:	6a1b      	ldr	r3, [r3, #32]
 8011e82:	1ad3      	subs	r3, r2, r3
 8011e84:	68fa      	ldr	r2, [r7, #12]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d807      	bhi.n	8011e9a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011e8a:	4b10      	ldr	r3, [pc, #64]	; (8011ecc <tcp_kill_state+0x90>)
 8011e8c:	681a      	ldr	r2, [r3, #0]
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	6a1b      	ldr	r3, [r3, #32]
 8011e92:	1ad3      	subs	r3, r2, r3
 8011e94:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011e96:	697b      	ldr	r3, [r7, #20]
 8011e98:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	68db      	ldr	r3, [r3, #12]
 8011e9e:	617b      	str	r3, [r7, #20]
 8011ea0:	697b      	ldr	r3, [r7, #20]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d1e4      	bne.n	8011e70 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011ea6:	693b      	ldr	r3, [r7, #16]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d003      	beq.n	8011eb4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011eac:	2100      	movs	r1, #0
 8011eae:	6938      	ldr	r0, [r7, #16]
 8011eb0:	f7ff f8a6 	bl	8011000 <tcp_abandon>
  }
}
 8011eb4:	bf00      	nop
 8011eb6:	3718      	adds	r7, #24
 8011eb8:	46bd      	mov	sp, r7
 8011eba:	bd80      	pop	{r7, pc}
 8011ebc:	0801b37c 	.word	0x0801b37c
 8011ec0:	0801b6b0 	.word	0x0801b6b0
 8011ec4:	0801b3dc 	.word	0x0801b3dc
 8011ec8:	20010100 	.word	0x20010100
 8011ecc:	20010104 	.word	0x20010104

08011ed0 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b084      	sub	sp, #16
 8011ed4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011eda:	2300      	movs	r3, #0
 8011edc:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ede:	4b12      	ldr	r3, [pc, #72]	; (8011f28 <tcp_kill_timewait+0x58>)
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	60fb      	str	r3, [r7, #12]
 8011ee4:	e012      	b.n	8011f0c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011ee6:	4b11      	ldr	r3, [pc, #68]	; (8011f2c <tcp_kill_timewait+0x5c>)
 8011ee8:	681a      	ldr	r2, [r3, #0]
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	6a1b      	ldr	r3, [r3, #32]
 8011eee:	1ad3      	subs	r3, r2, r3
 8011ef0:	687a      	ldr	r2, [r7, #4]
 8011ef2:	429a      	cmp	r2, r3
 8011ef4:	d807      	bhi.n	8011f06 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011ef6:	4b0d      	ldr	r3, [pc, #52]	; (8011f2c <tcp_kill_timewait+0x5c>)
 8011ef8:	681a      	ldr	r2, [r3, #0]
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	6a1b      	ldr	r3, [r3, #32]
 8011efe:	1ad3      	subs	r3, r2, r3
 8011f00:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	68db      	ldr	r3, [r3, #12]
 8011f0a:	60fb      	str	r3, [r7, #12]
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d1e9      	bne.n	8011ee6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011f12:	68bb      	ldr	r3, [r7, #8]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d002      	beq.n	8011f1e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011f18:	68b8      	ldr	r0, [r7, #8]
 8011f1a:	f7ff f923 	bl	8011164 <tcp_abort>
  }
}
 8011f1e:	bf00      	nop
 8011f20:	3710      	adds	r7, #16
 8011f22:	46bd      	mov	sp, r7
 8011f24:	bd80      	pop	{r7, pc}
 8011f26:	bf00      	nop
 8011f28:	20010110 	.word	0x20010110
 8011f2c:	20010104 	.word	0x20010104

08011f30 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b084      	sub	sp, #16
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	4603      	mov	r3, r0
 8011f38:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011f3a:	2001      	movs	r0, #1
 8011f3c:	f7fd fdbe 	bl	800fabc <memp_malloc>
 8011f40:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d124      	bne.n	8011f92 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011f48:	f7ff ffc2 	bl	8011ed0 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011f4c:	2001      	movs	r0, #1
 8011f4e:	f7fd fdb5 	bl	800fabc <memp_malloc>
 8011f52:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d11b      	bne.n	8011f92 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011f5a:	2009      	movs	r0, #9
 8011f5c:	f7ff ff6e 	bl	8011e3c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011f60:	2001      	movs	r0, #1
 8011f62:	f7fd fdab 	bl	800fabc <memp_malloc>
 8011f66:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011f68:	68fb      	ldr	r3, [r7, #12]
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d111      	bne.n	8011f92 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011f6e:	2008      	movs	r0, #8
 8011f70:	f7ff ff64 	bl	8011e3c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011f74:	2001      	movs	r0, #1
 8011f76:	f7fd fda1 	bl	800fabc <memp_malloc>
 8011f7a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d107      	bne.n	8011f92 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8011f82:	79fb      	ldrb	r3, [r7, #7]
 8011f84:	4618      	mov	r0, r3
 8011f86:	f7ff ff17 	bl	8011db8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011f8a:	2001      	movs	r0, #1
 8011f8c:	f7fd fd96 	bl	800fabc <memp_malloc>
 8011f90:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d03f      	beq.n	8012018 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011f98:	2298      	movs	r2, #152	; 0x98
 8011f9a:	2100      	movs	r1, #0
 8011f9c:	68f8      	ldr	r0, [r7, #12]
 8011f9e:	f007 f86f 	bl	8019080 <memset>
    pcb->prio = prio;
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	79fa      	ldrb	r2, [r7, #7]
 8011fa6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011fae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011fb8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	22ff      	movs	r2, #255	; 0xff
 8011fc6:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011fce:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	2206      	movs	r2, #6
 8011fd4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	2206      	movs	r2, #6
 8011fdc:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011fe4:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	2201      	movs	r2, #1
 8011fea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8011fee:	4b0d      	ldr	r3, [pc, #52]	; (8012024 <tcp_alloc+0xf4>)
 8011ff0:	681a      	ldr	r2, [r3, #0]
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8011ff6:	4b0c      	ldr	r3, [pc, #48]	; (8012028 <tcp_alloc+0xf8>)
 8011ff8:	781a      	ldrb	r2, [r3, #0]
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8012004:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	4a08      	ldr	r2, [pc, #32]	; (801202c <tcp_alloc+0xfc>)
 801200c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	4a07      	ldr	r2, [pc, #28]	; (8012030 <tcp_alloc+0x100>)
 8012014:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012018:	68fb      	ldr	r3, [r7, #12]
}
 801201a:	4618      	mov	r0, r3
 801201c:	3710      	adds	r7, #16
 801201e:	46bd      	mov	sp, r7
 8012020:	bd80      	pop	{r7, pc}
 8012022:	bf00      	nop
 8012024:	20010104 	.word	0x20010104
 8012028:	2000c802 	.word	0x2000c802
 801202c:	08011d73 	.word	0x08011d73
 8012030:	006ddd00 	.word	0x006ddd00

08012034 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b084      	sub	sp, #16
 8012038:	af00      	add	r7, sp, #0
 801203a:	4603      	mov	r3, r0
 801203c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb * pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801203e:	2040      	movs	r0, #64	; 0x40
 8012040:	f7ff ff76 	bl	8011f30 <tcp_alloc>
 8012044:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8012046:	68fb      	ldr	r3, [r7, #12]
}
 8012048:	4618      	mov	r0, r3
 801204a:	3710      	adds	r7, #16
 801204c:	46bd      	mov	sp, r7
 801204e:	bd80      	pop	{r7, pc}

08012050 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8012050:	b480      	push	{r7}
 8012052:	b083      	sub	sp, #12
 8012054:	af00      	add	r7, sp, #0
 8012056:	6078      	str	r0, [r7, #4]
 8012058:	6039      	str	r1, [r7, #0]
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d002      	beq.n	8012066 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	683a      	ldr	r2, [r7, #0]
 8012064:	611a      	str	r2, [r3, #16]
  }
}
 8012066:	bf00      	nop
 8012068:	370c      	adds	r7, #12
 801206a:	46bd      	mov	sp, r7
 801206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012070:	4770      	bx	lr
	...

08012074 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8012074:	b580      	push	{r7, lr}
 8012076:	b082      	sub	sp, #8
 8012078:	af00      	add	r7, sp, #0
 801207a:	6078      	str	r0, [r7, #4]
 801207c:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d00e      	beq.n	80120a2 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	7d1b      	ldrb	r3, [r3, #20]
 8012088:	2b01      	cmp	r3, #1
 801208a:	d106      	bne.n	801209a <tcp_recv+0x26>
 801208c:	4b07      	ldr	r3, [pc, #28]	; (80120ac <tcp_recv+0x38>)
 801208e:	f240 62bb 	movw	r2, #1723	; 0x6bb
 8012092:	4907      	ldr	r1, [pc, #28]	; (80120b0 <tcp_recv+0x3c>)
 8012094:	4807      	ldr	r0, [pc, #28]	; (80120b4 <tcp_recv+0x40>)
 8012096:	f006 fffb 	bl	8019090 <iprintf>
    pcb->recv = recv;
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	683a      	ldr	r2, [r7, #0]
 801209e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80120a2:	bf00      	nop
 80120a4:	3708      	adds	r7, #8
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}
 80120aa:	bf00      	nop
 80120ac:	0801b37c 	.word	0x0801b37c
 80120b0:	0801b6c0 	.word	0x0801b6c0
 80120b4:	0801b3dc 	.word	0x0801b3dc

080120b8 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 80120b8:	b580      	push	{r7, lr}
 80120ba:	b082      	sub	sp, #8
 80120bc:	af00      	add	r7, sp, #0
 80120be:	6078      	str	r0, [r7, #4]
 80120c0:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d00d      	beq.n	80120e4 <tcp_sent+0x2c>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	7d1b      	ldrb	r3, [r3, #20]
 80120cc:	2b01      	cmp	r3, #1
 80120ce:	d106      	bne.n	80120de <tcp_sent+0x26>
 80120d0:	4b06      	ldr	r3, [pc, #24]	; (80120ec <tcp_sent+0x34>)
 80120d2:	f240 62cc 	movw	r2, #1740	; 0x6cc
 80120d6:	4906      	ldr	r1, [pc, #24]	; (80120f0 <tcp_sent+0x38>)
 80120d8:	4806      	ldr	r0, [pc, #24]	; (80120f4 <tcp_sent+0x3c>)
 80120da:	f006 ffd9 	bl	8019090 <iprintf>
    pcb->sent = sent;
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	683a      	ldr	r2, [r7, #0]
 80120e2:	67da      	str	r2, [r3, #124]	; 0x7c
  }
}
 80120e4:	bf00      	nop
 80120e6:	3708      	adds	r7, #8
 80120e8:	46bd      	mov	sp, r7
 80120ea:	bd80      	pop	{r7, pc}
 80120ec:	0801b37c 	.word	0x0801b37c
 80120f0:	0801b6e8 	.word	0x0801b6e8
 80120f4:	0801b3dc 	.word	0x0801b3dc

080120f8 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b082      	sub	sp, #8
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]
 8012100:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	2b00      	cmp	r3, #0
 8012106:	d00e      	beq.n	8012126 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	7d1b      	ldrb	r3, [r3, #20]
 801210c:	2b01      	cmp	r3, #1
 801210e:	d106      	bne.n	801211e <tcp_err+0x26>
 8012110:	4b07      	ldr	r3, [pc, #28]	; (8012130 <tcp_err+0x38>)
 8012112:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8012116:	4907      	ldr	r1, [pc, #28]	; (8012134 <tcp_err+0x3c>)
 8012118:	4807      	ldr	r0, [pc, #28]	; (8012138 <tcp_err+0x40>)
 801211a:	f006 ffb9 	bl	8019090 <iprintf>
    pcb->errf = err;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	683a      	ldr	r2, [r7, #0]
 8012122:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8012126:	bf00      	nop
 8012128:	3708      	adds	r7, #8
 801212a:	46bd      	mov	sp, r7
 801212c:	bd80      	pop	{r7, pc}
 801212e:	bf00      	nop
 8012130:	0801b37c 	.word	0x0801b37c
 8012134:	0801b710 	.word	0x0801b710
 8012138:	0801b3dc 	.word	0x0801b3dc

0801213c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 801213c:	b480      	push	{r7}
 801213e:	b085      	sub	sp, #20
 8012140:	af00      	add	r7, sp, #0
 8012142:	6078      	str	r0, [r7, #4]
 8012144:	6039      	str	r1, [r7, #0]
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d008      	beq.n	801215e <tcp_accept+0x22>
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	7d1b      	ldrb	r3, [r3, #20]
 8012150:	2b01      	cmp	r3, #1
 8012152:	d104      	bne.n	801215e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	683a      	ldr	r2, [r7, #0]
 801215c:	619a      	str	r2, [r3, #24]
  }
}
 801215e:	bf00      	nop
 8012160:	3714      	adds	r7, #20
 8012162:	46bd      	mov	sp, r7
 8012164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012168:	4770      	bx	lr
	...

0801216c <tcp_poll>:
 * timer interval, which is called twice a second.
 *
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b084      	sub	sp, #16
 8012170:	af00      	add	r7, sp, #0
 8012172:	60f8      	str	r0, [r7, #12]
 8012174:	60b9      	str	r1, [r7, #8]
 8012176:	4613      	mov	r3, r2
 8012178:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	7d1b      	ldrb	r3, [r3, #20]
 801217e:	2b01      	cmp	r3, #1
 8012180:	d106      	bne.n	8012190 <tcp_poll+0x24>
 8012182:	4b09      	ldr	r3, [pc, #36]	; (80121a8 <tcp_poll+0x3c>)
 8012184:	f240 7203 	movw	r2, #1795	; 0x703
 8012188:	4908      	ldr	r1, [pc, #32]	; (80121ac <tcp_poll+0x40>)
 801218a:	4809      	ldr	r0, [pc, #36]	; (80121b0 <tcp_poll+0x44>)
 801218c:	f006 ff80 	bl	8019090 <iprintf>
#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	68ba      	ldr	r2, [r7, #8]
 8012194:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	79fa      	ldrb	r2, [r7, #7]
 801219c:	771a      	strb	r2, [r3, #28]
}
 801219e:	bf00      	nop
 80121a0:	3710      	adds	r7, #16
 80121a2:	46bd      	mov	sp, r7
 80121a4:	bd80      	pop	{r7, pc}
 80121a6:	bf00      	nop
 80121a8:	0801b37c 	.word	0x0801b37c
 80121ac:	0801b738 	.word	0x0801b738
 80121b0:	0801b3dc 	.word	0x0801b3dc

080121b4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80121b4:	b580      	push	{r7, lr}
 80121b6:	b082      	sub	sp, #8
 80121b8:	af00      	add	r7, sp, #0
 80121ba:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	7d1b      	ldrb	r3, [r3, #20]
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d034      	beq.n	801222e <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80121c8:	2b0a      	cmp	r3, #10
 80121ca:	d030      	beq.n	801222e <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 80121d0:	2b01      	cmp	r3, #1
 80121d2:	d02c      	beq.n	801222e <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d007      	beq.n	80121ec <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121e0:	4618      	mov	r0, r3
 80121e2:	f7fe fa79 	bl	80106d8 <pbuf_free>
      pcb->refused_data = NULL;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	2200      	movs	r2, #0
 80121ea:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121f0:	4618      	mov	r0, r3
 80121f2:	f7ff fd76 	bl	8011ce2 <tcp_segs_free>
    pcb->ooseq = NULL;
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	2200      	movs	r2, #0
 80121fa:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012202:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012208:	4618      	mov	r0, r3
 801220a:	f7ff fd6a 	bl	8011ce2 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012212:	4618      	mov	r0, r3
 8012214:	f7ff fd65 	bl	8011ce2 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	2200      	movs	r2, #0
 801221c:	669a      	str	r2, [r3, #104]	; 0x68
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	2200      	movs	r2, #0
 801222a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 801222e:	bf00      	nop
 8012230:	3708      	adds	r7, #8
 8012232:	46bd      	mov	sp, r7
 8012234:	bd80      	pop	{r7, pc}
	...

08012238 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b084      	sub	sp, #16
 801223c:	af00      	add	r7, sp, #0
 801223e:	6078      	str	r0, [r7, #4]
 8012240:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	683a      	ldr	r2, [r7, #0]
 8012248:	429a      	cmp	r2, r3
 801224a:	d105      	bne.n	8012258 <tcp_pcb_remove+0x20>
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	68da      	ldr	r2, [r3, #12]
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	601a      	str	r2, [r3, #0]
 8012256:	e013      	b.n	8012280 <tcp_pcb_remove+0x48>
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	60fb      	str	r3, [r7, #12]
 801225e:	e00c      	b.n	801227a <tcp_pcb_remove+0x42>
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	68db      	ldr	r3, [r3, #12]
 8012264:	683a      	ldr	r2, [r7, #0]
 8012266:	429a      	cmp	r2, r3
 8012268:	d104      	bne.n	8012274 <tcp_pcb_remove+0x3c>
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	68da      	ldr	r2, [r3, #12]
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	60da      	str	r2, [r3, #12]
 8012272:	e005      	b.n	8012280 <tcp_pcb_remove+0x48>
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	68db      	ldr	r3, [r3, #12]
 8012278:	60fb      	str	r3, [r7, #12]
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	2b00      	cmp	r3, #0
 801227e:	d1ef      	bne.n	8012260 <tcp_pcb_remove+0x28>
 8012280:	683b      	ldr	r3, [r7, #0]
 8012282:	2200      	movs	r2, #0
 8012284:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012286:	6838      	ldr	r0, [r7, #0]
 8012288:	f7ff ff94 	bl	80121b4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	7d1b      	ldrb	r3, [r3, #20]
 8012290:	2b0a      	cmp	r3, #10
 8012292:	d013      	beq.n	80122bc <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 8012298:	2b01      	cmp	r3, #1
 801229a:	d00f      	beq.n	80122bc <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 801229c:	683b      	ldr	r3, [r7, #0]
 801229e:	7e9b      	ldrb	r3, [r3, #26]
 80122a0:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d009      	beq.n	80122bc <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 80122a8:	683b      	ldr	r3, [r7, #0]
 80122aa:	7e9b      	ldrb	r3, [r3, #26]
 80122ac:	f043 0302 	orr.w	r3, r3, #2
 80122b0:	b2da      	uxtb	r2, r3
 80122b2:	683b      	ldr	r3, [r7, #0]
 80122b4:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 80122b6:	6838      	ldr	r0, [r7, #0]
 80122b8:	f003 f9be 	bl	8015638 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80122bc:	683b      	ldr	r3, [r7, #0]
 80122be:	7d1b      	ldrb	r3, [r3, #20]
 80122c0:	2b01      	cmp	r3, #1
 80122c2:	d020      	beq.n	8012306 <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80122c4:	683b      	ldr	r3, [r7, #0]
 80122c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d006      	beq.n	80122da <tcp_pcb_remove+0xa2>
 80122cc:	4b13      	ldr	r3, [pc, #76]	; (801231c <tcp_pcb_remove+0xe4>)
 80122ce:	f240 7253 	movw	r2, #1875	; 0x753
 80122d2:	4913      	ldr	r1, [pc, #76]	; (8012320 <tcp_pcb_remove+0xe8>)
 80122d4:	4813      	ldr	r0, [pc, #76]	; (8012324 <tcp_pcb_remove+0xec>)
 80122d6:	f006 fedb 	bl	8019090 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80122da:	683b      	ldr	r3, [r7, #0]
 80122dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d006      	beq.n	80122f0 <tcp_pcb_remove+0xb8>
 80122e2:	4b0e      	ldr	r3, [pc, #56]	; (801231c <tcp_pcb_remove+0xe4>)
 80122e4:	f240 7254 	movw	r2, #1876	; 0x754
 80122e8:	490f      	ldr	r1, [pc, #60]	; (8012328 <tcp_pcb_remove+0xf0>)
 80122ea:	480e      	ldr	r0, [pc, #56]	; (8012324 <tcp_pcb_remove+0xec>)
 80122ec:	f006 fed0 	bl	8019090 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80122f0:	683b      	ldr	r3, [r7, #0]
 80122f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d006      	beq.n	8012306 <tcp_pcb_remove+0xce>
 80122f8:	4b08      	ldr	r3, [pc, #32]	; (801231c <tcp_pcb_remove+0xe4>)
 80122fa:	f240 7256 	movw	r2, #1878	; 0x756
 80122fe:	490b      	ldr	r1, [pc, #44]	; (801232c <tcp_pcb_remove+0xf4>)
 8012300:	4808      	ldr	r0, [pc, #32]	; (8012324 <tcp_pcb_remove+0xec>)
 8012302:	f006 fec5 	bl	8019090 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	2200      	movs	r2, #0
 801230a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801230c:	683b      	ldr	r3, [r7, #0]
 801230e:	2200      	movs	r2, #0
 8012310:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8012312:	bf00      	nop
 8012314:	3710      	adds	r7, #16
 8012316:	46bd      	mov	sp, r7
 8012318:	bd80      	pop	{r7, pc}
 801231a:	bf00      	nop
 801231c:	0801b37c 	.word	0x0801b37c
 8012320:	0801b758 	.word	0x0801b758
 8012324:	0801b3dc 	.word	0x0801b3dc
 8012328:	0801b770 	.word	0x0801b770
 801232c:	0801b78c 	.word	0x0801b78c

08012330 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012330:	b480      	push	{r7}
 8012332:	b083      	sub	sp, #12
 8012334:	af00      	add	r7, sp, #0
 8012336:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8012338:	4b07      	ldr	r3, [pc, #28]	; (8012358 <tcp_next_iss+0x28>)
 801233a:	681a      	ldr	r2, [r3, #0]
 801233c:	4b07      	ldr	r3, [pc, #28]	; (801235c <tcp_next_iss+0x2c>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	4413      	add	r3, r2
 8012342:	4a05      	ldr	r2, [pc, #20]	; (8012358 <tcp_next_iss+0x28>)
 8012344:	6013      	str	r3, [r2, #0]
  return iss;
 8012346:	4b04      	ldr	r3, [pc, #16]	; (8012358 <tcp_next_iss+0x28>)
 8012348:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801234a:	4618      	mov	r0, r3
 801234c:	370c      	adds	r7, #12
 801234e:	46bd      	mov	sp, r7
 8012350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012354:	4770      	bx	lr
 8012356:	bf00      	nop
 8012358:	2000002c 	.word	0x2000002c
 801235c:	20010104 	.word	0x20010104

08012360 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b084      	sub	sp, #16
 8012364:	af00      	add	r7, sp, #0
 8012366:	4603      	mov	r3, r0
 8012368:	6039      	str	r1, [r7, #0]
 801236a:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 801236c:	6838      	ldr	r0, [r7, #0]
 801236e:	f005 faed 	bl	801794c <ip4_route>
 8012372:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	2b00      	cmp	r3, #0
 8012378:	d101      	bne.n	801237e <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 801237a:	88fb      	ldrh	r3, [r7, #6]
 801237c:	e010      	b.n	80123a0 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8012382:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012384:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8012388:	2b00      	cmp	r3, #0
 801238a:	d008      	beq.n	801239e <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 801238c:	897b      	ldrh	r3, [r7, #10]
 801238e:	3b28      	subs	r3, #40	; 0x28
 8012390:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8012392:	893a      	ldrh	r2, [r7, #8]
 8012394:	88fb      	ldrh	r3, [r7, #6]
 8012396:	4293      	cmp	r3, r2
 8012398:	bf28      	it	cs
 801239a:	4613      	movcs	r3, r2
 801239c:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 801239e:	88fb      	ldrh	r3, [r7, #6]
}
 80123a0:	4618      	mov	r0, r3
 80123a2:	3710      	adds	r7, #16
 80123a4:	46bd      	mov	sp, r7
 80123a6:	bd80      	pop	{r7, pc}

080123a8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 80123a8:	b580      	push	{r7, lr}
 80123aa:	b084      	sub	sp, #16
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
 80123b0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80123b2:	683b      	ldr	r3, [r7, #0]
 80123b4:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80123b6:	e011      	b.n	80123dc <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	681a      	ldr	r2, [r3, #0]
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	429a      	cmp	r2, r3
 80123c2:	d108      	bne.n	80123d6 <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	68db      	ldr	r3, [r3, #12]
 80123c8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80123ca:	68f8      	ldr	r0, [r7, #12]
 80123cc:	f7fe feca 	bl	8011164 <tcp_abort>
      pcb = next;
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	60fb      	str	r3, [r7, #12]
 80123d4:	e002      	b.n	80123dc <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 80123d6:	68fb      	ldr	r3, [r7, #12]
 80123d8:	68db      	ldr	r3, [r3, #12]
 80123da:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d1ea      	bne.n	80123b8 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 80123e2:	bf00      	nop
 80123e4:	3710      	adds	r7, #16
 80123e6:	46bd      	mov	sp, r7
 80123e8:	bd80      	pop	{r7, pc}
	...

080123ec <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b084      	sub	sp, #16
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
 80123f4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d02c      	beq.n	8012456 <tcp_netif_ip_addr_changed+0x6a>
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d028      	beq.n	8012456 <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8012404:	4b16      	ldr	r3, [pc, #88]	; (8012460 <tcp_netif_ip_addr_changed+0x74>)
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	4619      	mov	r1, r3
 801240a:	6878      	ldr	r0, [r7, #4]
 801240c:	f7ff ffcc 	bl	80123a8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012410:	4b14      	ldr	r3, [pc, #80]	; (8012464 <tcp_netif_ip_addr_changed+0x78>)
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	4619      	mov	r1, r3
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f7ff ffc6 	bl	80123a8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	2b00      	cmp	r3, #0
 8012420:	d019      	beq.n	8012456 <tcp_netif_ip_addr_changed+0x6a>
 8012422:	683b      	ldr	r3, [r7, #0]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d015      	beq.n	8012456 <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801242a:	4b0f      	ldr	r3, [pc, #60]	; (8012468 <tcp_netif_ip_addr_changed+0x7c>)
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	60fb      	str	r3, [r7, #12]
 8012430:	e00e      	b.n	8012450 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	68db      	ldr	r3, [r3, #12]
 8012436:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	681a      	ldr	r2, [r3, #0]
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	429a      	cmp	r2, r3
 8012442:	d103      	bne.n	801244c <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012444:	683b      	ldr	r3, [r7, #0]
 8012446:	681a      	ldr	r2, [r3, #0]
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801244c:	68bb      	ldr	r3, [r7, #8]
 801244e:	60fb      	str	r3, [r7, #12]
 8012450:	68fb      	ldr	r3, [r7, #12]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d1ed      	bne.n	8012432 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8012456:	bf00      	nop
 8012458:	3710      	adds	r7, #16
 801245a:	46bd      	mov	sp, r7
 801245c:	bd80      	pop	{r7, pc}
 801245e:	bf00      	nop
 8012460:	20010100 	.word	0x20010100
 8012464:	2001010c 	.word	0x2001010c
 8012468:	20010108 	.word	0x20010108

0801246c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801246c:	b590      	push	{r4, r7, lr}
 801246e:	b08b      	sub	sp, #44	; 0x2c
 8012470:	af02      	add	r7, sp, #8
 8012472:	6078      	str	r0, [r7, #4]
 8012474:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	685b      	ldr	r3, [r3, #4]
 801247a:	4a82      	ldr	r2, [pc, #520]	; (8012684 <tcp_input+0x218>)
 801247c:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	895b      	ldrh	r3, [r3, #10]
 8012482:	2b13      	cmp	r3, #19
 8012484:	f240 838a 	bls.w	8012b9c <tcp_input+0x730>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012488:	4b7f      	ldr	r3, [pc, #508]	; (8012688 <tcp_input+0x21c>)
 801248a:	695a      	ldr	r2, [r3, #20]
 801248c:	4b7e      	ldr	r3, [pc, #504]	; (8012688 <tcp_input+0x21c>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	4619      	mov	r1, r3
 8012492:	4610      	mov	r0, r2
 8012494:	f005 fcd4 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8012498:	4603      	mov	r3, r0
 801249a:	2b00      	cmp	r3, #0
 801249c:	f040 8380 	bne.w	8012ba0 <tcp_input+0x734>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80124a0:	4b79      	ldr	r3, [pc, #484]	; (8012688 <tcp_input+0x21c>)
 80124a2:	695b      	ldr	r3, [r3, #20]
 80124a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80124a8:	2be0      	cmp	r3, #224	; 0xe0
 80124aa:	f000 8379 	beq.w	8012ba0 <tcp_input+0x734>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 80124ae:	4b75      	ldr	r3, [pc, #468]	; (8012684 <tcp_input+0x218>)
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	899b      	ldrh	r3, [r3, #12]
 80124b4:	b29b      	uxth	r3, r3
 80124b6:	4618      	mov	r0, r3
 80124b8:	f7fc fef4 	bl	800f2a4 <lwip_htons>
 80124bc:	4603      	mov	r3, r0
 80124be:	0b1b      	lsrs	r3, r3, #12
 80124c0:	b29b      	uxth	r3, r3
 80124c2:	b2db      	uxtb	r3, r3
 80124c4:	009b      	lsls	r3, r3, #2
 80124c6:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80124c8:	7cbb      	ldrb	r3, [r7, #18]
 80124ca:	2b13      	cmp	r3, #19
 80124cc:	f240 8368 	bls.w	8012ba0 <tcp_input+0x734>
 80124d0:	7cbb      	ldrb	r3, [r7, #18]
 80124d2:	b29a      	uxth	r2, r3
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	891b      	ldrh	r3, [r3, #8]
 80124d8:	429a      	cmp	r2, r3
 80124da:	f200 8361 	bhi.w	8012ba0 <tcp_input+0x734>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 80124de:	7cbb      	ldrb	r3, [r7, #18]
 80124e0:	b29b      	uxth	r3, r3
 80124e2:	3b14      	subs	r3, #20
 80124e4:	b29a      	uxth	r2, r3
 80124e6:	4b69      	ldr	r3, [pc, #420]	; (801268c <tcp_input+0x220>)
 80124e8:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80124ea:	4b69      	ldr	r3, [pc, #420]	; (8012690 <tcp_input+0x224>)
 80124ec:	2200      	movs	r2, #0
 80124ee:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	895a      	ldrh	r2, [r3, #10]
 80124f4:	7cbb      	ldrb	r3, [r7, #18]
 80124f6:	b29b      	uxth	r3, r3
 80124f8:	429a      	cmp	r2, r3
 80124fa:	d30d      	bcc.n	8012518 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80124fc:	4b63      	ldr	r3, [pc, #396]	; (801268c <tcp_input+0x220>)
 80124fe:	881a      	ldrh	r2, [r3, #0]
 8012500:	4b64      	ldr	r3, [pc, #400]	; (8012694 <tcp_input+0x228>)
 8012502:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 8012504:	7cbb      	ldrb	r3, [r7, #18]
 8012506:	b29b      	uxth	r3, r3
 8012508:	425b      	negs	r3, r3
 801250a:	b29b      	uxth	r3, r3
 801250c:	b21b      	sxth	r3, r3
 801250e:	4619      	mov	r1, r3
 8012510:	6878      	ldr	r0, [r7, #4]
 8012512:	f7fe f8bd 	bl	8010690 <pbuf_header>
 8012516:	e055      	b.n	80125c4 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d105      	bne.n	801252c <tcp_input+0xc0>
 8012520:	4b5d      	ldr	r3, [pc, #372]	; (8012698 <tcp_input+0x22c>)
 8012522:	22b2      	movs	r2, #178	; 0xb2
 8012524:	495d      	ldr	r1, [pc, #372]	; (801269c <tcp_input+0x230>)
 8012526:	485e      	ldr	r0, [pc, #376]	; (80126a0 <tcp_input+0x234>)
 8012528:	f006 fdb2 	bl	8019090 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 801252c:	f06f 0113 	mvn.w	r1, #19
 8012530:	6878      	ldr	r0, [r7, #4]
 8012532:	f7fe f8ad 	bl	8010690 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	895a      	ldrh	r2, [r3, #10]
 801253a:	4b56      	ldr	r3, [pc, #344]	; (8012694 <tcp_input+0x228>)
 801253c:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 801253e:	4b53      	ldr	r3, [pc, #332]	; (801268c <tcp_input+0x220>)
 8012540:	881a      	ldrh	r2, [r3, #0]
 8012542:	4b54      	ldr	r3, [pc, #336]	; (8012694 <tcp_input+0x228>)
 8012544:	881b      	ldrh	r3, [r3, #0]
 8012546:	1ad3      	subs	r3, r2, r3
 8012548:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 801254a:	4b52      	ldr	r3, [pc, #328]	; (8012694 <tcp_input+0x228>)
 801254c:	881b      	ldrh	r3, [r3, #0]
 801254e:	425b      	negs	r3, r3
 8012550:	b29b      	uxth	r3, r3
 8012552:	b21b      	sxth	r3, r3
 8012554:	4619      	mov	r1, r3
 8012556:	6878      	ldr	r0, [r7, #4]
 8012558:	f7fe f89a 	bl	8010690 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	895b      	ldrh	r3, [r3, #10]
 8012562:	8a3a      	ldrh	r2, [r7, #16]
 8012564:	429a      	cmp	r2, r3
 8012566:	f200 831d 	bhi.w	8012ba4 <tcp_input+0x738>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	685b      	ldr	r3, [r3, #4]
 8012570:	4a47      	ldr	r2, [pc, #284]	; (8012690 <tcp_input+0x224>)
 8012572:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	681a      	ldr	r2, [r3, #0]
 8012578:	8a3b      	ldrh	r3, [r7, #16]
 801257a:	425b      	negs	r3, r3
 801257c:	b29b      	uxth	r3, r3
 801257e:	b21b      	sxth	r3, r3
 8012580:	4619      	mov	r1, r3
 8012582:	4610      	mov	r0, r2
 8012584:	f7fe f884 	bl	8010690 <pbuf_header>
    p->tot_len -= opt2len;
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	891a      	ldrh	r2, [r3, #8]
 801258c:	8a3b      	ldrh	r3, [r7, #16]
 801258e:	1ad3      	subs	r3, r2, r3
 8012590:	b29a      	uxth	r2, r3
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	895b      	ldrh	r3, [r3, #10]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d005      	beq.n	80125aa <tcp_input+0x13e>
 801259e:	4b3e      	ldr	r3, [pc, #248]	; (8012698 <tcp_input+0x22c>)
 80125a0:	22cf      	movs	r2, #207	; 0xcf
 80125a2:	4940      	ldr	r1, [pc, #256]	; (80126a4 <tcp_input+0x238>)
 80125a4:	483e      	ldr	r0, [pc, #248]	; (80126a0 <tcp_input+0x234>)
 80125a6:	f006 fd73 	bl	8019090 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	891a      	ldrh	r2, [r3, #8]
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	891b      	ldrh	r3, [r3, #8]
 80125b4:	429a      	cmp	r2, r3
 80125b6:	d005      	beq.n	80125c4 <tcp_input+0x158>
 80125b8:	4b37      	ldr	r3, [pc, #220]	; (8012698 <tcp_input+0x22c>)
 80125ba:	22d0      	movs	r2, #208	; 0xd0
 80125bc:	493a      	ldr	r1, [pc, #232]	; (80126a8 <tcp_input+0x23c>)
 80125be:	4838      	ldr	r0, [pc, #224]	; (80126a0 <tcp_input+0x234>)
 80125c0:	f006 fd66 	bl	8019090 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80125c4:	4b2f      	ldr	r3, [pc, #188]	; (8012684 <tcp_input+0x218>)
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	881b      	ldrh	r3, [r3, #0]
 80125ca:	b29a      	uxth	r2, r3
 80125cc:	4b2d      	ldr	r3, [pc, #180]	; (8012684 <tcp_input+0x218>)
 80125ce:	681c      	ldr	r4, [r3, #0]
 80125d0:	4610      	mov	r0, r2
 80125d2:	f7fc fe67 	bl	800f2a4 <lwip_htons>
 80125d6:	4603      	mov	r3, r0
 80125d8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80125da:	4b2a      	ldr	r3, [pc, #168]	; (8012684 <tcp_input+0x218>)
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	885b      	ldrh	r3, [r3, #2]
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	4b28      	ldr	r3, [pc, #160]	; (8012684 <tcp_input+0x218>)
 80125e4:	681c      	ldr	r4, [r3, #0]
 80125e6:	4610      	mov	r0, r2
 80125e8:	f7fc fe5c 	bl	800f2a4 <lwip_htons>
 80125ec:	4603      	mov	r3, r0
 80125ee:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80125f0:	4b24      	ldr	r3, [pc, #144]	; (8012684 <tcp_input+0x218>)
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	685a      	ldr	r2, [r3, #4]
 80125f6:	4b23      	ldr	r3, [pc, #140]	; (8012684 <tcp_input+0x218>)
 80125f8:	681c      	ldr	r4, [r3, #0]
 80125fa:	4610      	mov	r0, r2
 80125fc:	f7fc fe60 	bl	800f2c0 <lwip_htonl>
 8012600:	4603      	mov	r3, r0
 8012602:	6063      	str	r3, [r4, #4]
 8012604:	6863      	ldr	r3, [r4, #4]
 8012606:	4a29      	ldr	r2, [pc, #164]	; (80126ac <tcp_input+0x240>)
 8012608:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801260a:	4b1e      	ldr	r3, [pc, #120]	; (8012684 <tcp_input+0x218>)
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	689a      	ldr	r2, [r3, #8]
 8012610:	4b1c      	ldr	r3, [pc, #112]	; (8012684 <tcp_input+0x218>)
 8012612:	681c      	ldr	r4, [r3, #0]
 8012614:	4610      	mov	r0, r2
 8012616:	f7fc fe53 	bl	800f2c0 <lwip_htonl>
 801261a:	4603      	mov	r3, r0
 801261c:	60a3      	str	r3, [r4, #8]
 801261e:	68a3      	ldr	r3, [r4, #8]
 8012620:	4a23      	ldr	r2, [pc, #140]	; (80126b0 <tcp_input+0x244>)
 8012622:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012624:	4b17      	ldr	r3, [pc, #92]	; (8012684 <tcp_input+0x218>)
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	89db      	ldrh	r3, [r3, #14]
 801262a:	b29a      	uxth	r2, r3
 801262c:	4b15      	ldr	r3, [pc, #84]	; (8012684 <tcp_input+0x218>)
 801262e:	681c      	ldr	r4, [r3, #0]
 8012630:	4610      	mov	r0, r2
 8012632:	f7fc fe37 	bl	800f2a4 <lwip_htons>
 8012636:	4603      	mov	r3, r0
 8012638:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801263a:	4b12      	ldr	r3, [pc, #72]	; (8012684 <tcp_input+0x218>)
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	899b      	ldrh	r3, [r3, #12]
 8012640:	b29b      	uxth	r3, r3
 8012642:	4618      	mov	r0, r3
 8012644:	f7fc fe2e 	bl	800f2a4 <lwip_htons>
 8012648:	4603      	mov	r3, r0
 801264a:	b2db      	uxtb	r3, r3
 801264c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012650:	b2da      	uxtb	r2, r3
 8012652:	4b18      	ldr	r3, [pc, #96]	; (80126b4 <tcp_input+0x248>)
 8012654:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	891a      	ldrh	r2, [r3, #8]
 801265a:	4b16      	ldr	r3, [pc, #88]	; (80126b4 <tcp_input+0x248>)
 801265c:	781b      	ldrb	r3, [r3, #0]
 801265e:	f003 0303 	and.w	r3, r3, #3
 8012662:	2b00      	cmp	r3, #0
 8012664:	bf14      	ite	ne
 8012666:	2301      	movne	r3, #1
 8012668:	2300      	moveq	r3, #0
 801266a:	b2db      	uxtb	r3, r3
 801266c:	b29b      	uxth	r3, r3
 801266e:	4413      	add	r3, r2
 8012670:	b29a      	uxth	r2, r3
 8012672:	4b11      	ldr	r3, [pc, #68]	; (80126b8 <tcp_input+0x24c>)
 8012674:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012676:	2300      	movs	r3, #0
 8012678:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801267a:	4b10      	ldr	r3, [pc, #64]	; (80126bc <tcp_input+0x250>)
 801267c:	681b      	ldr	r3, [r3, #0]
 801267e:	61fb      	str	r3, [r7, #28]
 8012680:	e082      	b.n	8012788 <tcp_input+0x31c>
 8012682:	bf00      	nop
 8012684:	2000c814 	.word	0x2000c814
 8012688:	2000d044 	.word	0x2000d044
 801268c:	2000c818 	.word	0x2000c818
 8012690:	2000c81c 	.word	0x2000c81c
 8012694:	2000c81a 	.word	0x2000c81a
 8012698:	0801b7a4 	.word	0x0801b7a4
 801269c:	0801b7fc 	.word	0x0801b7fc
 80126a0:	0801b80c 	.word	0x0801b80c
 80126a4:	0801b834 	.word	0x0801b834
 80126a8:	0801b840 	.word	0x0801b840
 80126ac:	2000c824 	.word	0x2000c824
 80126b0:	2000c828 	.word	0x2000c828
 80126b4:	2000c830 	.word	0x2000c830
 80126b8:	2000c82e 	.word	0x2000c82e
 80126bc:	20010100 	.word	0x20010100
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80126c0:	69fb      	ldr	r3, [r7, #28]
 80126c2:	7d1b      	ldrb	r3, [r3, #20]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d105      	bne.n	80126d4 <tcp_input+0x268>
 80126c8:	4b8f      	ldr	r3, [pc, #572]	; (8012908 <tcp_input+0x49c>)
 80126ca:	22e2      	movs	r2, #226	; 0xe2
 80126cc:	498f      	ldr	r1, [pc, #572]	; (801290c <tcp_input+0x4a0>)
 80126ce:	4890      	ldr	r0, [pc, #576]	; (8012910 <tcp_input+0x4a4>)
 80126d0:	f006 fcde 	bl	8019090 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80126d4:	69fb      	ldr	r3, [r7, #28]
 80126d6:	7d1b      	ldrb	r3, [r3, #20]
 80126d8:	2b0a      	cmp	r3, #10
 80126da:	d105      	bne.n	80126e8 <tcp_input+0x27c>
 80126dc:	4b8a      	ldr	r3, [pc, #552]	; (8012908 <tcp_input+0x49c>)
 80126de:	22e3      	movs	r2, #227	; 0xe3
 80126e0:	498c      	ldr	r1, [pc, #560]	; (8012914 <tcp_input+0x4a8>)
 80126e2:	488b      	ldr	r0, [pc, #556]	; (8012910 <tcp_input+0x4a4>)
 80126e4:	f006 fcd4 	bl	8019090 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80126e8:	69fb      	ldr	r3, [r7, #28]
 80126ea:	7d1b      	ldrb	r3, [r3, #20]
 80126ec:	2b01      	cmp	r3, #1
 80126ee:	d105      	bne.n	80126fc <tcp_input+0x290>
 80126f0:	4b85      	ldr	r3, [pc, #532]	; (8012908 <tcp_input+0x49c>)
 80126f2:	22e4      	movs	r2, #228	; 0xe4
 80126f4:	4988      	ldr	r1, [pc, #544]	; (8012918 <tcp_input+0x4ac>)
 80126f6:	4886      	ldr	r0, [pc, #536]	; (8012910 <tcp_input+0x4a4>)
 80126f8:	f006 fcca 	bl	8019090 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 80126fc:	69fb      	ldr	r3, [r7, #28]
 80126fe:	8b1a      	ldrh	r2, [r3, #24]
 8012700:	4b86      	ldr	r3, [pc, #536]	; (801291c <tcp_input+0x4b0>)
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	881b      	ldrh	r3, [r3, #0]
 8012706:	b29b      	uxth	r3, r3
 8012708:	429a      	cmp	r2, r3
 801270a:	d138      	bne.n	801277e <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 801270c:	69fb      	ldr	r3, [r7, #28]
 801270e:	8ada      	ldrh	r2, [r3, #22]
 8012710:	4b82      	ldr	r3, [pc, #520]	; (801291c <tcp_input+0x4b0>)
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	885b      	ldrh	r3, [r3, #2]
 8012716:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012718:	429a      	cmp	r2, r3
 801271a:	d130      	bne.n	801277e <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801271c:	69fb      	ldr	r3, [r7, #28]
 801271e:	685a      	ldr	r2, [r3, #4]
 8012720:	4b7f      	ldr	r3, [pc, #508]	; (8012920 <tcp_input+0x4b4>)
 8012722:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012724:	429a      	cmp	r2, r3
 8012726:	d12a      	bne.n	801277e <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012728:	69fb      	ldr	r3, [r7, #28]
 801272a:	681a      	ldr	r2, [r3, #0]
 801272c:	4b7c      	ldr	r3, [pc, #496]	; (8012920 <tcp_input+0x4b4>)
 801272e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012730:	429a      	cmp	r2, r3
 8012732:	d124      	bne.n	801277e <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012734:	69fb      	ldr	r3, [r7, #28]
 8012736:	68db      	ldr	r3, [r3, #12]
 8012738:	69fa      	ldr	r2, [r7, #28]
 801273a:	429a      	cmp	r2, r3
 801273c:	d105      	bne.n	801274a <tcp_input+0x2de>
 801273e:	4b72      	ldr	r3, [pc, #456]	; (8012908 <tcp_input+0x49c>)
 8012740:	22ec      	movs	r2, #236	; 0xec
 8012742:	4978      	ldr	r1, [pc, #480]	; (8012924 <tcp_input+0x4b8>)
 8012744:	4872      	ldr	r0, [pc, #456]	; (8012910 <tcp_input+0x4a4>)
 8012746:	f006 fca3 	bl	8019090 <iprintf>
      if (prev != NULL) {
 801274a:	69bb      	ldr	r3, [r7, #24]
 801274c:	2b00      	cmp	r3, #0
 801274e:	d00a      	beq.n	8012766 <tcp_input+0x2fa>
        prev->next = pcb->next;
 8012750:	69fb      	ldr	r3, [r7, #28]
 8012752:	68da      	ldr	r2, [r3, #12]
 8012754:	69bb      	ldr	r3, [r7, #24]
 8012756:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012758:	4b73      	ldr	r3, [pc, #460]	; (8012928 <tcp_input+0x4bc>)
 801275a:	681a      	ldr	r2, [r3, #0]
 801275c:	69fb      	ldr	r3, [r7, #28]
 801275e:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012760:	4a71      	ldr	r2, [pc, #452]	; (8012928 <tcp_input+0x4bc>)
 8012762:	69fb      	ldr	r3, [r7, #28]
 8012764:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012766:	69fb      	ldr	r3, [r7, #28]
 8012768:	68db      	ldr	r3, [r3, #12]
 801276a:	69fa      	ldr	r2, [r7, #28]
 801276c:	429a      	cmp	r2, r3
 801276e:	d10f      	bne.n	8012790 <tcp_input+0x324>
 8012770:	4b65      	ldr	r3, [pc, #404]	; (8012908 <tcp_input+0x49c>)
 8012772:	22f4      	movs	r2, #244	; 0xf4
 8012774:	496d      	ldr	r1, [pc, #436]	; (801292c <tcp_input+0x4c0>)
 8012776:	4866      	ldr	r0, [pc, #408]	; (8012910 <tcp_input+0x4a4>)
 8012778:	f006 fc8a 	bl	8019090 <iprintf>
      break;
 801277c:	e008      	b.n	8012790 <tcp_input+0x324>
    }
    prev = pcb;
 801277e:	69fb      	ldr	r3, [r7, #28]
 8012780:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012782:	69fb      	ldr	r3, [r7, #28]
 8012784:	68db      	ldr	r3, [r3, #12]
 8012786:	61fb      	str	r3, [r7, #28]
 8012788:	69fb      	ldr	r3, [r7, #28]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d198      	bne.n	80126c0 <tcp_input+0x254>
 801278e:	e000      	b.n	8012792 <tcp_input+0x326>
      break;
 8012790:	bf00      	nop
  }

  if (pcb == NULL) {
 8012792:	69fb      	ldr	r3, [r7, #28]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d173      	bne.n	8012880 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012798:	4b65      	ldr	r3, [pc, #404]	; (8012930 <tcp_input+0x4c4>)
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	61fb      	str	r3, [r7, #28]
 801279e:	e02f      	b.n	8012800 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80127a0:	69fb      	ldr	r3, [r7, #28]
 80127a2:	7d1b      	ldrb	r3, [r3, #20]
 80127a4:	2b0a      	cmp	r3, #10
 80127a6:	d005      	beq.n	80127b4 <tcp_input+0x348>
 80127a8:	4b57      	ldr	r3, [pc, #348]	; (8012908 <tcp_input+0x49c>)
 80127aa:	22fe      	movs	r2, #254	; 0xfe
 80127ac:	4961      	ldr	r1, [pc, #388]	; (8012934 <tcp_input+0x4c8>)
 80127ae:	4858      	ldr	r0, [pc, #352]	; (8012910 <tcp_input+0x4a4>)
 80127b0:	f006 fc6e 	bl	8019090 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 80127b4:	69fb      	ldr	r3, [r7, #28]
 80127b6:	8b1a      	ldrh	r2, [r3, #24]
 80127b8:	4b58      	ldr	r3, [pc, #352]	; (801291c <tcp_input+0x4b0>)
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	881b      	ldrh	r3, [r3, #0]
 80127be:	b29b      	uxth	r3, r3
 80127c0:	429a      	cmp	r2, r3
 80127c2:	d11a      	bne.n	80127fa <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 80127c4:	69fb      	ldr	r3, [r7, #28]
 80127c6:	8ada      	ldrh	r2, [r3, #22]
 80127c8:	4b54      	ldr	r3, [pc, #336]	; (801291c <tcp_input+0x4b0>)
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	885b      	ldrh	r3, [r3, #2]
 80127ce:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80127d0:	429a      	cmp	r2, r3
 80127d2:	d112      	bne.n	80127fa <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80127d4:	69fb      	ldr	r3, [r7, #28]
 80127d6:	685a      	ldr	r2, [r3, #4]
 80127d8:	4b51      	ldr	r3, [pc, #324]	; (8012920 <tcp_input+0x4b4>)
 80127da:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80127dc:	429a      	cmp	r2, r3
 80127de:	d10c      	bne.n	80127fa <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80127e0:	69fb      	ldr	r3, [r7, #28]
 80127e2:	681a      	ldr	r2, [r3, #0]
 80127e4:	4b4e      	ldr	r3, [pc, #312]	; (8012920 <tcp_input+0x4b4>)
 80127e6:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80127e8:	429a      	cmp	r2, r3
 80127ea:	d106      	bne.n	80127fa <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 80127ec:	69f8      	ldr	r0, [r7, #28]
 80127ee:	f000 fb15 	bl	8012e1c <tcp_timewait_input>
        pbuf_free(p);
 80127f2:	6878      	ldr	r0, [r7, #4]
 80127f4:	f7fd ff70 	bl	80106d8 <pbuf_free>
        return;
 80127f8:	e1da      	b.n	8012bb0 <tcp_input+0x744>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80127fa:	69fb      	ldr	r3, [r7, #28]
 80127fc:	68db      	ldr	r3, [r3, #12]
 80127fe:	61fb      	str	r3, [r7, #28]
 8012800:	69fb      	ldr	r3, [r7, #28]
 8012802:	2b00      	cmp	r3, #0
 8012804:	d1cc      	bne.n	80127a0 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012806:	2300      	movs	r3, #0
 8012808:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801280a:	4b4b      	ldr	r3, [pc, #300]	; (8012938 <tcp_input+0x4cc>)
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	617b      	str	r3, [r7, #20]
 8012810:	e019      	b.n	8012846 <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 8012812:	697b      	ldr	r3, [r7, #20]
 8012814:	8ada      	ldrh	r2, [r3, #22]
 8012816:	4b41      	ldr	r3, [pc, #260]	; (801291c <tcp_input+0x4b0>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	885b      	ldrh	r3, [r3, #2]
 801281c:	b29b      	uxth	r3, r3
 801281e:	429a      	cmp	r2, r3
 8012820:	d10c      	bne.n	801283c <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012822:	697b      	ldr	r3, [r7, #20]
 8012824:	681a      	ldr	r2, [r3, #0]
 8012826:	4b3e      	ldr	r3, [pc, #248]	; (8012920 <tcp_input+0x4b4>)
 8012828:	695b      	ldr	r3, [r3, #20]
 801282a:	429a      	cmp	r2, r3
 801282c:	d00f      	beq.n	801284e <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801282e:	697b      	ldr	r3, [r7, #20]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d00d      	beq.n	8012850 <tcp_input+0x3e4>
 8012834:	697b      	ldr	r3, [r7, #20]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d009      	beq.n	8012850 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801283c:	697b      	ldr	r3, [r7, #20]
 801283e:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012840:	697b      	ldr	r3, [r7, #20]
 8012842:	68db      	ldr	r3, [r3, #12]
 8012844:	617b      	str	r3, [r7, #20]
 8012846:	697b      	ldr	r3, [r7, #20]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d1e2      	bne.n	8012812 <tcp_input+0x3a6>
 801284c:	e000      	b.n	8012850 <tcp_input+0x3e4>
            break;
 801284e:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012850:	697b      	ldr	r3, [r7, #20]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d014      	beq.n	8012880 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012856:	69bb      	ldr	r3, [r7, #24]
 8012858:	2b00      	cmp	r3, #0
 801285a:	d00a      	beq.n	8012872 <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801285c:	697b      	ldr	r3, [r7, #20]
 801285e:	68da      	ldr	r2, [r3, #12]
 8012860:	69bb      	ldr	r3, [r7, #24]
 8012862:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012864:	4b34      	ldr	r3, [pc, #208]	; (8012938 <tcp_input+0x4cc>)
 8012866:	681a      	ldr	r2, [r3, #0]
 8012868:	697b      	ldr	r3, [r7, #20]
 801286a:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801286c:	4a32      	ldr	r2, [pc, #200]	; (8012938 <tcp_input+0x4cc>)
 801286e:	697b      	ldr	r3, [r7, #20]
 8012870:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 8012872:	6978      	ldr	r0, [r7, #20]
 8012874:	f000 f9f0 	bl	8012c58 <tcp_listen_input>
      pbuf_free(p);
 8012878:	6878      	ldr	r0, [r7, #4]
 801287a:	f7fd ff2d 	bl	80106d8 <pbuf_free>
      return;
 801287e:	e197      	b.n	8012bb0 <tcp_input+0x744>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 8012880:	69fb      	ldr	r3, [r7, #28]
 8012882:	2b00      	cmp	r3, #0
 8012884:	f000 8164 	beq.w	8012b50 <tcp_input+0x6e4>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012888:	4b2c      	ldr	r3, [pc, #176]	; (801293c <tcp_input+0x4d0>)
 801288a:	2200      	movs	r2, #0
 801288c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	891a      	ldrh	r2, [r3, #8]
 8012892:	4b2a      	ldr	r3, [pc, #168]	; (801293c <tcp_input+0x4d0>)
 8012894:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012896:	4a29      	ldr	r2, [pc, #164]	; (801293c <tcp_input+0x4d0>)
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801289c:	4b1f      	ldr	r3, [pc, #124]	; (801291c <tcp_input+0x4b0>)
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	4a26      	ldr	r2, [pc, #152]	; (801293c <tcp_input+0x4d0>)
 80128a2:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80128a4:	4b26      	ldr	r3, [pc, #152]	; (8012940 <tcp_input+0x4d4>)
 80128a6:	2200      	movs	r2, #0
 80128a8:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80128aa:	4b26      	ldr	r3, [pc, #152]	; (8012944 <tcp_input+0x4d8>)
 80128ac:	2200      	movs	r2, #0
 80128ae:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80128b0:	4b25      	ldr	r3, [pc, #148]	; (8012948 <tcp_input+0x4dc>)
 80128b2:	2200      	movs	r2, #0
 80128b4:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80128b6:	4b25      	ldr	r3, [pc, #148]	; (801294c <tcp_input+0x4e0>)
 80128b8:	781b      	ldrb	r3, [r3, #0]
 80128ba:	f003 0308 	and.w	r3, r3, #8
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d006      	beq.n	80128d0 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	7b5b      	ldrb	r3, [r3, #13]
 80128c6:	f043 0301 	orr.w	r3, r3, #1
 80128ca:	b2da      	uxtb	r2, r3
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80128d0:	69fb      	ldr	r3, [r7, #28]
 80128d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d03d      	beq.n	8012954 <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80128d8:	69f8      	ldr	r0, [r7, #28]
 80128da:	f7ff f999 	bl	8011c10 <tcp_process_refused_data>
 80128de:	4603      	mov	r3, r0
 80128e0:	f113 0f0d 	cmn.w	r3, #13
 80128e4:	d007      	beq.n	80128f6 <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80128e6:	69fb      	ldr	r3, [r7, #28]
 80128e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d032      	beq.n	8012954 <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80128ee:	4b18      	ldr	r3, [pc, #96]	; (8012950 <tcp_input+0x4e4>)
 80128f0:	881b      	ldrh	r3, [r3, #0]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d02e      	beq.n	8012954 <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80128f6:	69fb      	ldr	r3, [r7, #28]
 80128f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	f040 8108 	bne.w	8012b10 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012900:	69f8      	ldr	r0, [r7, #28]
 8012902:	f002 fe3d 	bl	8015580 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012906:	e103      	b.n	8012b10 <tcp_input+0x6a4>
 8012908:	0801b7a4 	.word	0x0801b7a4
 801290c:	0801b860 	.word	0x0801b860
 8012910:	0801b80c 	.word	0x0801b80c
 8012914:	0801b888 	.word	0x0801b888
 8012918:	0801b8b4 	.word	0x0801b8b4
 801291c:	2000c814 	.word	0x2000c814
 8012920:	2000d044 	.word	0x2000d044
 8012924:	0801b8dc 	.word	0x0801b8dc
 8012928:	20010100 	.word	0x20010100
 801292c:	0801b908 	.word	0x0801b908
 8012930:	20010110 	.word	0x20010110
 8012934:	0801b934 	.word	0x0801b934
 8012938:	20010108 	.word	0x20010108
 801293c:	2000c804 	.word	0x2000c804
 8012940:	2000c834 	.word	0x2000c834
 8012944:	2000c831 	.word	0x2000c831
 8012948:	2000c82c 	.word	0x2000c82c
 801294c:	2000c830 	.word	0x2000c830
 8012950:	2000c82e 	.word	0x2000c82e
      }
    }
    tcp_input_pcb = pcb;
 8012954:	4a98      	ldr	r2, [pc, #608]	; (8012bb8 <tcp_input+0x74c>)
 8012956:	69fb      	ldr	r3, [r7, #28]
 8012958:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801295a:	69f8      	ldr	r0, [r7, #28]
 801295c:	f000 fac6 	bl	8012eec <tcp_process>
 8012960:	4603      	mov	r3, r0
 8012962:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012964:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012968:	f113 0f0d 	cmn.w	r3, #13
 801296c:	f000 80d2 	beq.w	8012b14 <tcp_input+0x6a8>
      if (recv_flags & TF_RESET) {
 8012970:	4b92      	ldr	r3, [pc, #584]	; (8012bbc <tcp_input+0x750>)
 8012972:	781b      	ldrb	r3, [r3, #0]
 8012974:	f003 0308 	and.w	r3, r3, #8
 8012978:	2b00      	cmp	r3, #0
 801297a:	d016      	beq.n	80129aa <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801297c:	69fb      	ldr	r3, [r7, #28]
 801297e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012982:	2b00      	cmp	r3, #0
 8012984:	d008      	beq.n	8012998 <tcp_input+0x52c>
 8012986:	69fb      	ldr	r3, [r7, #28]
 8012988:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801298c:	69fa      	ldr	r2, [r7, #28]
 801298e:	6912      	ldr	r2, [r2, #16]
 8012990:	f06f 010d 	mvn.w	r1, #13
 8012994:	4610      	mov	r0, r2
 8012996:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012998:	69f9      	ldr	r1, [r7, #28]
 801299a:	4889      	ldr	r0, [pc, #548]	; (8012bc0 <tcp_input+0x754>)
 801299c:	f7ff fc4c 	bl	8012238 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 80129a0:	69f9      	ldr	r1, [r7, #28]
 80129a2:	2001      	movs	r0, #1
 80129a4:	f7fd f900 	bl	800fba8 <memp_free>
 80129a8:	e0bf      	b.n	8012b2a <tcp_input+0x6be>
      } else {
        err = ERR_OK;
 80129aa:	2300      	movs	r3, #0
 80129ac:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80129ae:	4b85      	ldr	r3, [pc, #532]	; (8012bc4 <tcp_input+0x758>)
 80129b0:	881b      	ldrh	r3, [r3, #0]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d01b      	beq.n	80129ee <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80129b6:	4b83      	ldr	r3, [pc, #524]	; (8012bc4 <tcp_input+0x758>)
 80129b8:	881b      	ldrh	r3, [r3, #0]
 80129ba:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80129bc:	69fb      	ldr	r3, [r7, #28]
 80129be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d009      	beq.n	80129d8 <tcp_input+0x56c>
 80129c4:	69fb      	ldr	r3, [r7, #28]
 80129c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80129c8:	69fa      	ldr	r2, [r7, #28]
 80129ca:	6910      	ldr	r0, [r2, #16]
 80129cc:	89fa      	ldrh	r2, [r7, #14]
 80129ce:	69f9      	ldr	r1, [r7, #28]
 80129d0:	4798      	blx	r3
 80129d2:	4603      	mov	r3, r0
 80129d4:	74fb      	strb	r3, [r7, #19]
 80129d6:	e001      	b.n	80129dc <tcp_input+0x570>
 80129d8:	2300      	movs	r3, #0
 80129da:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80129dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129e0:	f113 0f0d 	cmn.w	r3, #13
 80129e4:	f000 8098 	beq.w	8012b18 <tcp_input+0x6ac>
              goto aborted;
            }
          }
          recv_acked = 0;
 80129e8:	4b76      	ldr	r3, [pc, #472]	; (8012bc4 <tcp_input+0x758>)
 80129ea:	2200      	movs	r2, #0
 80129ec:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80129ee:	69f8      	ldr	r0, [r7, #28]
 80129f0:	f000 f900 	bl	8012bf4 <tcp_input_delayed_close>
 80129f4:	4603      	mov	r3, r0
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	f040 8090 	bne.w	8012b1c <tcp_input+0x6b0>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80129fc:	4b72      	ldr	r3, [pc, #456]	; (8012bc8 <tcp_input+0x75c>)
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d041      	beq.n	8012a88 <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012a04:	69fb      	ldr	r3, [r7, #28]
 8012a06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d006      	beq.n	8012a1a <tcp_input+0x5ae>
 8012a0c:	4b6f      	ldr	r3, [pc, #444]	; (8012bcc <tcp_input+0x760>)
 8012a0e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8012a12:	496f      	ldr	r1, [pc, #444]	; (8012bd0 <tcp_input+0x764>)
 8012a14:	486f      	ldr	r0, [pc, #444]	; (8012bd4 <tcp_input+0x768>)
 8012a16:	f006 fb3b 	bl	8019090 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012a1a:	69fb      	ldr	r3, [r7, #28]
 8012a1c:	7e9b      	ldrb	r3, [r3, #26]
 8012a1e:	f003 0310 	and.w	r3, r3, #16
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d008      	beq.n	8012a38 <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012a26:	4b68      	ldr	r3, [pc, #416]	; (8012bc8 <tcp_input+0x75c>)
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	f7fd fe54 	bl	80106d8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012a30:	69f8      	ldr	r0, [r7, #28]
 8012a32:	f7fe fb97 	bl	8011164 <tcp_abort>
            goto aborted;
 8012a36:	e078      	b.n	8012b2a <tcp_input+0x6be>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012a38:	69fb      	ldr	r3, [r7, #28]
 8012a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d00c      	beq.n	8012a5c <tcp_input+0x5f0>
 8012a42:	69fb      	ldr	r3, [r7, #28]
 8012a44:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8012a48:	69fb      	ldr	r3, [r7, #28]
 8012a4a:	6918      	ldr	r0, [r3, #16]
 8012a4c:	4b5e      	ldr	r3, [pc, #376]	; (8012bc8 <tcp_input+0x75c>)
 8012a4e:	681a      	ldr	r2, [r3, #0]
 8012a50:	2300      	movs	r3, #0
 8012a52:	69f9      	ldr	r1, [r7, #28]
 8012a54:	47a0      	blx	r4
 8012a56:	4603      	mov	r3, r0
 8012a58:	74fb      	strb	r3, [r7, #19]
 8012a5a:	e008      	b.n	8012a6e <tcp_input+0x602>
 8012a5c:	4b5a      	ldr	r3, [pc, #360]	; (8012bc8 <tcp_input+0x75c>)
 8012a5e:	681a      	ldr	r2, [r3, #0]
 8012a60:	2300      	movs	r3, #0
 8012a62:	69f9      	ldr	r1, [r7, #28]
 8012a64:	2000      	movs	r0, #0
 8012a66:	f7ff f984 	bl	8011d72 <tcp_recv_null>
 8012a6a:	4603      	mov	r3, r0
 8012a6c:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012a6e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a72:	f113 0f0d 	cmn.w	r3, #13
 8012a76:	d053      	beq.n	8012b20 <tcp_input+0x6b4>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012a78:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d003      	beq.n	8012a88 <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012a80:	4b51      	ldr	r3, [pc, #324]	; (8012bc8 <tcp_input+0x75c>)
 8012a82:	681a      	ldr	r2, [r3, #0]
 8012a84:	69fb      	ldr	r3, [r7, #28]
 8012a86:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012a88:	4b4c      	ldr	r3, [pc, #304]	; (8012bbc <tcp_input+0x750>)
 8012a8a:	781b      	ldrb	r3, [r3, #0]
 8012a8c:	f003 0320 	and.w	r3, r3, #32
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d030      	beq.n	8012af6 <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 8012a94:	69fb      	ldr	r3, [r7, #28]
 8012a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d009      	beq.n	8012ab0 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012a9c:	69fb      	ldr	r3, [r7, #28]
 8012a9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012aa0:	7b5a      	ldrb	r2, [r3, #13]
 8012aa2:	69fb      	ldr	r3, [r7, #28]
 8012aa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012aa6:	f042 0220 	orr.w	r2, r2, #32
 8012aaa:	b2d2      	uxtb	r2, r2
 8012aac:	735a      	strb	r2, [r3, #13]
 8012aae:	e022      	b.n	8012af6 <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012ab0:	69fb      	ldr	r3, [r7, #28]
 8012ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012ab4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012ab8:	d005      	beq.n	8012ac6 <tcp_input+0x65a>
              pcb->rcv_wnd++;
 8012aba:	69fb      	ldr	r3, [r7, #28]
 8012abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012abe:	3301      	adds	r3, #1
 8012ac0:	b29a      	uxth	r2, r3
 8012ac2:	69fb      	ldr	r3, [r7, #28]
 8012ac4:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012ac6:	69fb      	ldr	r3, [r7, #28]
 8012ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d00b      	beq.n	8012ae8 <tcp_input+0x67c>
 8012ad0:	69fb      	ldr	r3, [r7, #28]
 8012ad2:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8012ad6:	69fb      	ldr	r3, [r7, #28]
 8012ad8:	6918      	ldr	r0, [r3, #16]
 8012ada:	2300      	movs	r3, #0
 8012adc:	2200      	movs	r2, #0
 8012ade:	69f9      	ldr	r1, [r7, #28]
 8012ae0:	47a0      	blx	r4
 8012ae2:	4603      	mov	r3, r0
 8012ae4:	74fb      	strb	r3, [r7, #19]
 8012ae6:	e001      	b.n	8012aec <tcp_input+0x680>
 8012ae8:	2300      	movs	r3, #0
 8012aea:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012aec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012af0:	f113 0f0d 	cmn.w	r3, #13
 8012af4:	d016      	beq.n	8012b24 <tcp_input+0x6b8>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012af6:	4b30      	ldr	r3, [pc, #192]	; (8012bb8 <tcp_input+0x74c>)
 8012af8:	2200      	movs	r2, #0
 8012afa:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012afc:	69f8      	ldr	r0, [r7, #28]
 8012afe:	f000 f879 	bl	8012bf4 <tcp_input_delayed_close>
 8012b02:	4603      	mov	r3, r0
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d10f      	bne.n	8012b28 <tcp_input+0x6bc>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012b08:	69f8      	ldr	r0, [r7, #28]
 8012b0a:	f002 fd95 	bl	8015638 <tcp_output>
 8012b0e:	e00c      	b.n	8012b2a <tcp_input+0x6be>
        goto aborted;
 8012b10:	bf00      	nop
 8012b12:	e00a      	b.n	8012b2a <tcp_input+0x6be>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012b14:	bf00      	nop
 8012b16:	e008      	b.n	8012b2a <tcp_input+0x6be>
              goto aborted;
 8012b18:	bf00      	nop
 8012b1a:	e006      	b.n	8012b2a <tcp_input+0x6be>
          goto aborted;
 8012b1c:	bf00      	nop
 8012b1e:	e004      	b.n	8012b2a <tcp_input+0x6be>
            goto aborted;
 8012b20:	bf00      	nop
 8012b22:	e002      	b.n	8012b2a <tcp_input+0x6be>
              goto aborted;
 8012b24:	bf00      	nop
 8012b26:	e000      	b.n	8012b2a <tcp_input+0x6be>
          goto aborted;
 8012b28:	bf00      	nop
    tcp_input_pcb = NULL;
 8012b2a:	4b23      	ldr	r3, [pc, #140]	; (8012bb8 <tcp_input+0x74c>)
 8012b2c:	2200      	movs	r2, #0
 8012b2e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012b30:	4b25      	ldr	r3, [pc, #148]	; (8012bc8 <tcp_input+0x75c>)
 8012b32:	2200      	movs	r2, #0
 8012b34:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 8012b36:	4b28      	ldr	r3, [pc, #160]	; (8012bd8 <tcp_input+0x76c>)
 8012b38:	685b      	ldr	r3, [r3, #4]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d037      	beq.n	8012bae <tcp_input+0x742>
    {
      pbuf_free(inseg.p);
 8012b3e:	4b26      	ldr	r3, [pc, #152]	; (8012bd8 <tcp_input+0x76c>)
 8012b40:	685b      	ldr	r3, [r3, #4]
 8012b42:	4618      	mov	r0, r3
 8012b44:	f7fd fdc8 	bl	80106d8 <pbuf_free>
      inseg.p = NULL;
 8012b48:	4b23      	ldr	r3, [pc, #140]	; (8012bd8 <tcp_input+0x76c>)
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012b4e:	e02e      	b.n	8012bae <tcp_input+0x742>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012b50:	4b22      	ldr	r3, [pc, #136]	; (8012bdc <tcp_input+0x770>)
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	899b      	ldrh	r3, [r3, #12]
 8012b56:	b29b      	uxth	r3, r3
 8012b58:	4618      	mov	r0, r3
 8012b5a:	f7fc fba3 	bl	800f2a4 <lwip_htons>
 8012b5e:	4603      	mov	r3, r0
 8012b60:	f003 0304 	and.w	r3, r3, #4
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d115      	bne.n	8012b94 <tcp_input+0x728>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b68:	4b1d      	ldr	r3, [pc, #116]	; (8012be0 <tcp_input+0x774>)
 8012b6a:	6818      	ldr	r0, [r3, #0]
 8012b6c:	4b1d      	ldr	r3, [pc, #116]	; (8012be4 <tcp_input+0x778>)
 8012b6e:	881b      	ldrh	r3, [r3, #0]
 8012b70:	461a      	mov	r2, r3
 8012b72:	4b1d      	ldr	r3, [pc, #116]	; (8012be8 <tcp_input+0x77c>)
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012b78:	4b18      	ldr	r3, [pc, #96]	; (8012bdc <tcp_input+0x770>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b7c:	885b      	ldrh	r3, [r3, #2]
 8012b7e:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012b80:	4a16      	ldr	r2, [pc, #88]	; (8012bdc <tcp_input+0x770>)
 8012b82:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b84:	8812      	ldrh	r2, [r2, #0]
 8012b86:	b292      	uxth	r2, r2
 8012b88:	9201      	str	r2, [sp, #4]
 8012b8a:	9300      	str	r3, [sp, #0]
 8012b8c:	4b17      	ldr	r3, [pc, #92]	; (8012bec <tcp_input+0x780>)
 8012b8e:	4a18      	ldr	r2, [pc, #96]	; (8012bf0 <tcp_input+0x784>)
 8012b90:	f002 ffdc 	bl	8015b4c <tcp_rst>
    pbuf_free(p);
 8012b94:	6878      	ldr	r0, [r7, #4]
 8012b96:	f7fd fd9f 	bl	80106d8 <pbuf_free>
  return;
 8012b9a:	e008      	b.n	8012bae <tcp_input+0x742>
    goto dropped;
 8012b9c:	bf00      	nop
 8012b9e:	e002      	b.n	8012ba6 <tcp_input+0x73a>
dropped:
 8012ba0:	bf00      	nop
 8012ba2:	e000      	b.n	8012ba6 <tcp_input+0x73a>
      goto dropped;
 8012ba4:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012ba6:	6878      	ldr	r0, [r7, #4]
 8012ba8:	f7fd fd96 	bl	80106d8 <pbuf_free>
 8012bac:	e000      	b.n	8012bb0 <tcp_input+0x744>
  return;
 8012bae:	bf00      	nop
}
 8012bb0:	3724      	adds	r7, #36	; 0x24
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	bd90      	pop	{r4, r7, pc}
 8012bb6:	bf00      	nop
 8012bb8:	20010114 	.word	0x20010114
 8012bbc:	2000c831 	.word	0x2000c831
 8012bc0:	20010100 	.word	0x20010100
 8012bc4:	2000c82c 	.word	0x2000c82c
 8012bc8:	2000c834 	.word	0x2000c834
 8012bcc:	0801b7a4 	.word	0x0801b7a4
 8012bd0:	0801b964 	.word	0x0801b964
 8012bd4:	0801b80c 	.word	0x0801b80c
 8012bd8:	2000c804 	.word	0x2000c804
 8012bdc:	2000c814 	.word	0x2000c814
 8012be0:	2000c828 	.word	0x2000c828
 8012be4:	2000c82e 	.word	0x2000c82e
 8012be8:	2000c824 	.word	0x2000c824
 8012bec:	2000d054 	.word	0x2000d054
 8012bf0:	2000d058 	.word	0x2000d058

08012bf4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012bf4:	b580      	push	{r7, lr}
 8012bf6:	b082      	sub	sp, #8
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 8012bfc:	4b14      	ldr	r3, [pc, #80]	; (8012c50 <tcp_input_delayed_close+0x5c>)
 8012bfe:	781b      	ldrb	r3, [r3, #0]
 8012c00:	f003 0310 	and.w	r3, r3, #16
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d01d      	beq.n	8012c44 <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	7e9b      	ldrb	r3, [r3, #26]
 8012c0c:	f003 0310 	and.w	r3, r3, #16
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d10d      	bne.n	8012c30 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d008      	beq.n	8012c30 <tcp_input_delayed_close+0x3c>
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012c24:	687a      	ldr	r2, [r7, #4]
 8012c26:	6912      	ldr	r2, [r2, #16]
 8012c28:	f06f 010e 	mvn.w	r1, #14
 8012c2c:	4610      	mov	r0, r2
 8012c2e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012c30:	6879      	ldr	r1, [r7, #4]
 8012c32:	4808      	ldr	r0, [pc, #32]	; (8012c54 <tcp_input_delayed_close+0x60>)
 8012c34:	f7ff fb00 	bl	8012238 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8012c38:	6879      	ldr	r1, [r7, #4]
 8012c3a:	2001      	movs	r0, #1
 8012c3c:	f7fc ffb4 	bl	800fba8 <memp_free>
    return 1;
 8012c40:	2301      	movs	r3, #1
 8012c42:	e000      	b.n	8012c46 <tcp_input_delayed_close+0x52>
  }
  return 0;
 8012c44:	2300      	movs	r3, #0
}
 8012c46:	4618      	mov	r0, r3
 8012c48:	3708      	adds	r7, #8
 8012c4a:	46bd      	mov	sp, r7
 8012c4c:	bd80      	pop	{r7, pc}
 8012c4e:	bf00      	nop
 8012c50:	2000c831 	.word	0x2000c831
 8012c54:	20010100 	.word	0x20010100

08012c58 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b088      	sub	sp, #32
 8012c5c:	af02      	add	r7, sp, #8
 8012c5e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012c60:	4b64      	ldr	r3, [pc, #400]	; (8012df4 <tcp_listen_input+0x19c>)
 8012c62:	781b      	ldrb	r3, [r3, #0]
 8012c64:	f003 0304 	and.w	r3, r3, #4
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	f040 80bc 	bne.w	8012de6 <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012c6e:	4b61      	ldr	r3, [pc, #388]	; (8012df4 <tcp_listen_input+0x19c>)
 8012c70:	781b      	ldrb	r3, [r3, #0]
 8012c72:	f003 0310 	and.w	r3, r3, #16
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d016      	beq.n	8012ca8 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c7a:	4b5f      	ldr	r3, [pc, #380]	; (8012df8 <tcp_listen_input+0x1a0>)
 8012c7c:	6818      	ldr	r0, [r3, #0]
 8012c7e:	4b5f      	ldr	r3, [pc, #380]	; (8012dfc <tcp_listen_input+0x1a4>)
 8012c80:	881b      	ldrh	r3, [r3, #0]
 8012c82:	461a      	mov	r2, r3
 8012c84:	4b5e      	ldr	r3, [pc, #376]	; (8012e00 <tcp_listen_input+0x1a8>)
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c8a:	4b5e      	ldr	r3, [pc, #376]	; (8012e04 <tcp_listen_input+0x1ac>)
 8012c8c:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c8e:	885b      	ldrh	r3, [r3, #2]
 8012c90:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c92:	4a5c      	ldr	r2, [pc, #368]	; (8012e04 <tcp_listen_input+0x1ac>)
 8012c94:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c96:	8812      	ldrh	r2, [r2, #0]
 8012c98:	b292      	uxth	r2, r2
 8012c9a:	9201      	str	r2, [sp, #4]
 8012c9c:	9300      	str	r3, [sp, #0]
 8012c9e:	4b5a      	ldr	r3, [pc, #360]	; (8012e08 <tcp_listen_input+0x1b0>)
 8012ca0:	4a5a      	ldr	r2, [pc, #360]	; (8012e0c <tcp_listen_input+0x1b4>)
 8012ca2:	f002 ff53 	bl	8015b4c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012ca6:	e0a0      	b.n	8012dea <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 8012ca8:	4b52      	ldr	r3, [pc, #328]	; (8012df4 <tcp_listen_input+0x19c>)
 8012caa:	781b      	ldrb	r3, [r3, #0]
 8012cac:	f003 0302 	and.w	r3, r3, #2
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	f000 809a 	beq.w	8012dea <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	7d5b      	ldrb	r3, [r3, #21]
 8012cba:	4618      	mov	r0, r3
 8012cbc:	f7ff f938 	bl	8011f30 <tcp_alloc>
 8012cc0:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012cc2:	697b      	ldr	r3, [r7, #20]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d111      	bne.n	8012cec <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	699b      	ldr	r3, [r3, #24]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d00a      	beq.n	8012ce6 <tcp_listen_input+0x8e>
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	699b      	ldr	r3, [r3, #24]
 8012cd4:	687a      	ldr	r2, [r7, #4]
 8012cd6:	6910      	ldr	r0, [r2, #16]
 8012cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8012cdc:	2100      	movs	r1, #0
 8012cde:	4798      	blx	r3
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	73bb      	strb	r3, [r7, #14]
      return;
 8012ce4:	e082      	b.n	8012dec <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012ce6:	23f0      	movs	r3, #240	; 0xf0
 8012ce8:	73bb      	strb	r3, [r7, #14]
      return;
 8012cea:	e07f      	b.n	8012dec <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012cec:	4b48      	ldr	r3, [pc, #288]	; (8012e10 <tcp_listen_input+0x1b8>)
 8012cee:	695a      	ldr	r2, [r3, #20]
 8012cf0:	697b      	ldr	r3, [r7, #20]
 8012cf2:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012cf4:	4b46      	ldr	r3, [pc, #280]	; (8012e10 <tcp_listen_input+0x1b8>)
 8012cf6:	691a      	ldr	r2, [r3, #16]
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	8ada      	ldrh	r2, [r3, #22]
 8012d00:	697b      	ldr	r3, [r7, #20]
 8012d02:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012d04:	4b3f      	ldr	r3, [pc, #252]	; (8012e04 <tcp_listen_input+0x1ac>)
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	881b      	ldrh	r3, [r3, #0]
 8012d0a:	b29a      	uxth	r2, r3
 8012d0c:	697b      	ldr	r3, [r7, #20]
 8012d0e:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012d10:	697b      	ldr	r3, [r7, #20]
 8012d12:	2203      	movs	r2, #3
 8012d14:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012d16:	4b3a      	ldr	r3, [pc, #232]	; (8012e00 <tcp_listen_input+0x1a8>)
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	1c5a      	adds	r2, r3, #1
 8012d1c:	697b      	ldr	r3, [r7, #20]
 8012d1e:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012d20:	697b      	ldr	r3, [r7, #20]
 8012d22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012d24:	697b      	ldr	r3, [r7, #20]
 8012d26:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012d28:	6978      	ldr	r0, [r7, #20]
 8012d2a:	f7ff fb01 	bl	8012330 <tcp_next_iss>
 8012d2e:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	693a      	ldr	r2, [r7, #16]
 8012d34:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 8012d36:	697b      	ldr	r3, [r7, #20]
 8012d38:	693a      	ldr	r2, [r7, #16]
 8012d3a:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 8012d3c:	697b      	ldr	r3, [r7, #20]
 8012d3e:	693a      	ldr	r2, [r7, #16]
 8012d40:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012d42:	697b      	ldr	r3, [r7, #20]
 8012d44:	693a      	ldr	r2, [r7, #16]
 8012d46:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012d48:	4b2d      	ldr	r3, [pc, #180]	; (8012e00 <tcp_listen_input+0x1a8>)
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	1e5a      	subs	r2, r3, #1
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	691a      	ldr	r2, [r3, #16]
 8012d56:	697b      	ldr	r3, [r7, #20]
 8012d58:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012d5a:	697b      	ldr	r3, [r7, #20]
 8012d5c:	687a      	ldr	r2, [r7, #4]
 8012d5e:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	7a1b      	ldrb	r3, [r3, #8]
 8012d64:	f003 030c 	and.w	r3, r3, #12
 8012d68:	b2da      	uxtb	r2, r3
 8012d6a:	697b      	ldr	r3, [r7, #20]
 8012d6c:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012d6e:	4b29      	ldr	r3, [pc, #164]	; (8012e14 <tcp_listen_input+0x1bc>)
 8012d70:	681a      	ldr	r2, [r3, #0]
 8012d72:	697b      	ldr	r3, [r7, #20]
 8012d74:	60da      	str	r2, [r3, #12]
 8012d76:	4a27      	ldr	r2, [pc, #156]	; (8012e14 <tcp_listen_input+0x1bc>)
 8012d78:	697b      	ldr	r3, [r7, #20]
 8012d7a:	6013      	str	r3, [r2, #0]
 8012d7c:	f003 f938 	bl	8015ff0 <tcp_timer_needed>
 8012d80:	4b25      	ldr	r3, [pc, #148]	; (8012e18 <tcp_listen_input+0x1c0>)
 8012d82:	2201      	movs	r2, #1
 8012d84:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012d86:	6978      	ldr	r0, [r7, #20]
 8012d88:	f001 fd14 	bl	80147b4 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012d8c:	4b1d      	ldr	r3, [pc, #116]	; (8012e04 <tcp_listen_input+0x1ac>)
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	89db      	ldrh	r3, [r3, #14]
 8012d92:	b29a      	uxth	r2, r3
 8012d94:	697b      	ldr	r3, [r7, #20]
 8012d96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012d9a:	697b      	ldr	r3, [r7, #20]
 8012d9c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8012da0:	697b      	ldr	r3, [r7, #20]
 8012da2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012da6:	697b      	ldr	r3, [r7, #20]
 8012da8:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012daa:	697b      	ldr	r3, [r7, #20]
 8012dac:	3304      	adds	r3, #4
 8012dae:	4619      	mov	r1, r3
 8012db0:	4610      	mov	r0, r2
 8012db2:	f7ff fad5 	bl	8012360 <tcp_eff_send_mss_impl>
 8012db6:	4603      	mov	r3, r0
 8012db8:	461a      	mov	r2, r3
 8012dba:	697b      	ldr	r3, [r7, #20]
 8012dbc:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012dbe:	2112      	movs	r1, #18
 8012dc0:	6978      	ldr	r0, [r7, #20]
 8012dc2:	f002 fae1 	bl	8015388 <tcp_enqueue_flags>
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d004      	beq.n	8012ddc <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 8012dd2:	2100      	movs	r1, #0
 8012dd4:	6978      	ldr	r0, [r7, #20]
 8012dd6:	f7fe f913 	bl	8011000 <tcp_abandon>
      return;
 8012dda:	e007      	b.n	8012dec <tcp_listen_input+0x194>
    tcp_output(npcb);
 8012ddc:	6978      	ldr	r0, [r7, #20]
 8012dde:	f002 fc2b 	bl	8015638 <tcp_output>
  return;
 8012de2:	bf00      	nop
 8012de4:	e001      	b.n	8012dea <tcp_listen_input+0x192>
    return;
 8012de6:	bf00      	nop
 8012de8:	e000      	b.n	8012dec <tcp_listen_input+0x194>
  return;
 8012dea:	bf00      	nop
}
 8012dec:	3718      	adds	r7, #24
 8012dee:	46bd      	mov	sp, r7
 8012df0:	bd80      	pop	{r7, pc}
 8012df2:	bf00      	nop
 8012df4:	2000c830 	.word	0x2000c830
 8012df8:	2000c828 	.word	0x2000c828
 8012dfc:	2000c82e 	.word	0x2000c82e
 8012e00:	2000c824 	.word	0x2000c824
 8012e04:	2000c814 	.word	0x2000c814
 8012e08:	2000d054 	.word	0x2000d054
 8012e0c:	2000d058 	.word	0x2000d058
 8012e10:	2000d044 	.word	0x2000d044
 8012e14:	20010100 	.word	0x20010100
 8012e18:	200100fc 	.word	0x200100fc

08012e1c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012e1c:	b580      	push	{r7, lr}
 8012e1e:	b084      	sub	sp, #16
 8012e20:	af02      	add	r7, sp, #8
 8012e22:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012e24:	4b29      	ldr	r3, [pc, #164]	; (8012ecc <tcp_timewait_input+0xb0>)
 8012e26:	781b      	ldrb	r3, [r3, #0]
 8012e28:	f003 0304 	and.w	r3, r3, #4
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d147      	bne.n	8012ec0 <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012e30:	4b26      	ldr	r3, [pc, #152]	; (8012ecc <tcp_timewait_input+0xb0>)
 8012e32:	781b      	ldrb	r3, [r3, #0]
 8012e34:	f003 0302 	and.w	r3, r3, #2
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d027      	beq.n	8012e8c <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012e3c:	4b24      	ldr	r3, [pc, #144]	; (8012ed0 <tcp_timewait_input+0xb4>)
 8012e3e:	681a      	ldr	r2, [r3, #0]
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e44:	1ad3      	subs	r3, r2, r3
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	db2a      	blt.n	8012ea0 <tcp_timewait_input+0x84>
 8012e4a:	4b21      	ldr	r3, [pc, #132]	; (8012ed0 <tcp_timewait_input+0xb4>)
 8012e4c:	681a      	ldr	r2, [r3, #0]
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e52:	6879      	ldr	r1, [r7, #4]
 8012e54:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012e56:	440b      	add	r3, r1
 8012e58:	1ad3      	subs	r3, r2, r3
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	dc20      	bgt.n	8012ea0 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e5e:	4b1d      	ldr	r3, [pc, #116]	; (8012ed4 <tcp_timewait_input+0xb8>)
 8012e60:	6818      	ldr	r0, [r3, #0]
 8012e62:	4b1d      	ldr	r3, [pc, #116]	; (8012ed8 <tcp_timewait_input+0xbc>)
 8012e64:	881b      	ldrh	r3, [r3, #0]
 8012e66:	461a      	mov	r2, r3
 8012e68:	4b19      	ldr	r3, [pc, #100]	; (8012ed0 <tcp_timewait_input+0xb4>)
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012e6e:	4b1b      	ldr	r3, [pc, #108]	; (8012edc <tcp_timewait_input+0xc0>)
 8012e70:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e72:	885b      	ldrh	r3, [r3, #2]
 8012e74:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012e76:	4a19      	ldr	r2, [pc, #100]	; (8012edc <tcp_timewait_input+0xc0>)
 8012e78:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e7a:	8812      	ldrh	r2, [r2, #0]
 8012e7c:	b292      	uxth	r2, r2
 8012e7e:	9201      	str	r2, [sp, #4]
 8012e80:	9300      	str	r3, [sp, #0]
 8012e82:	4b17      	ldr	r3, [pc, #92]	; (8012ee0 <tcp_timewait_input+0xc4>)
 8012e84:	4a17      	ldr	r2, [pc, #92]	; (8012ee4 <tcp_timewait_input+0xc8>)
 8012e86:	f002 fe61 	bl	8015b4c <tcp_rst>
      return;
 8012e8a:	e01c      	b.n	8012ec6 <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 8012e8c:	4b0f      	ldr	r3, [pc, #60]	; (8012ecc <tcp_timewait_input+0xb0>)
 8012e8e:	781b      	ldrb	r3, [r3, #0]
 8012e90:	f003 0301 	and.w	r3, r3, #1
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d003      	beq.n	8012ea0 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012e98:	4b13      	ldr	r3, [pc, #76]	; (8012ee8 <tcp_timewait_input+0xcc>)
 8012e9a:	681a      	ldr	r2, [r3, #0]
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012ea0:	4b0d      	ldr	r3, [pc, #52]	; (8012ed8 <tcp_timewait_input+0xbc>)
 8012ea2:	881b      	ldrh	r3, [r3, #0]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d00d      	beq.n	8012ec4 <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	7e9b      	ldrb	r3, [r3, #26]
 8012eac:	f043 0302 	orr.w	r3, r3, #2
 8012eb0:	b2da      	uxtb	r2, r3
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 8012eb6:	6878      	ldr	r0, [r7, #4]
 8012eb8:	f002 fbbe 	bl	8015638 <tcp_output>
  }
  return;
 8012ebc:	bf00      	nop
 8012ebe:	e001      	b.n	8012ec4 <tcp_timewait_input+0xa8>
    return;
 8012ec0:	bf00      	nop
 8012ec2:	e000      	b.n	8012ec6 <tcp_timewait_input+0xaa>
  return;
 8012ec4:	bf00      	nop
}
 8012ec6:	3708      	adds	r7, #8
 8012ec8:	46bd      	mov	sp, r7
 8012eca:	bd80      	pop	{r7, pc}
 8012ecc:	2000c830 	.word	0x2000c830
 8012ed0:	2000c824 	.word	0x2000c824
 8012ed4:	2000c828 	.word	0x2000c828
 8012ed8:	2000c82e 	.word	0x2000c82e
 8012edc:	2000c814 	.word	0x2000c814
 8012ee0:	2000d054 	.word	0x2000d054
 8012ee4:	2000d058 	.word	0x2000d058
 8012ee8:	20010104 	.word	0x20010104

08012eec <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012eec:	b580      	push	{r7, lr}
 8012eee:	b08a      	sub	sp, #40	; 0x28
 8012ef0:	af02      	add	r7, sp, #8
 8012ef2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012ef4:	2300      	movs	r3, #0
 8012ef6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012ef8:	2300      	movs	r3, #0
 8012efa:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012efc:	4ba4      	ldr	r3, [pc, #656]	; (8013190 <tcp_process+0x2a4>)
 8012efe:	781b      	ldrb	r3, [r3, #0]
 8012f00:	f003 0304 	and.w	r3, r3, #4
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d04e      	beq.n	8012fa6 <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	7d1b      	ldrb	r3, [r3, #20]
 8012f0c:	2b02      	cmp	r3, #2
 8012f0e:	d108      	bne.n	8012f22 <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012f14:	4b9f      	ldr	r3, [pc, #636]	; (8013194 <tcp_process+0x2a8>)
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	429a      	cmp	r2, r3
 8012f1a:	d123      	bne.n	8012f64 <tcp_process+0x78>
        acceptable = 1;
 8012f1c:	2301      	movs	r3, #1
 8012f1e:	76fb      	strb	r3, [r7, #27]
 8012f20:	e020      	b.n	8012f64 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f26:	4b9c      	ldr	r3, [pc, #624]	; (8013198 <tcp_process+0x2ac>)
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	429a      	cmp	r2, r3
 8012f2c:	d102      	bne.n	8012f34 <tcp_process+0x48>
        acceptable = 1;
 8012f2e:	2301      	movs	r3, #1
 8012f30:	76fb      	strb	r3, [r7, #27]
 8012f32:	e017      	b.n	8012f64 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012f34:	4b98      	ldr	r3, [pc, #608]	; (8013198 <tcp_process+0x2ac>)
 8012f36:	681a      	ldr	r2, [r3, #0]
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f3c:	1ad3      	subs	r3, r2, r3
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	db10      	blt.n	8012f64 <tcp_process+0x78>
 8012f42:	4b95      	ldr	r3, [pc, #596]	; (8013198 <tcp_process+0x2ac>)
 8012f44:	681a      	ldr	r2, [r3, #0]
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f4a:	6879      	ldr	r1, [r7, #4]
 8012f4c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012f4e:	440b      	add	r3, r1
 8012f50:	1ad3      	subs	r3, r2, r3
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	dc06      	bgt.n	8012f64 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	7e9b      	ldrb	r3, [r3, #26]
 8012f5a:	f043 0302 	orr.w	r3, r3, #2
 8012f5e:	b2da      	uxtb	r2, r3
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012f64:	7efb      	ldrb	r3, [r7, #27]
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d01b      	beq.n	8012fa2 <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	7d1b      	ldrb	r3, [r3, #20]
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d106      	bne.n	8012f80 <tcp_process+0x94>
 8012f72:	4b8a      	ldr	r3, [pc, #552]	; (801319c <tcp_process+0x2b0>)
 8012f74:	f240 22e7 	movw	r2, #743	; 0x2e7
 8012f78:	4989      	ldr	r1, [pc, #548]	; (80131a0 <tcp_process+0x2b4>)
 8012f7a:	488a      	ldr	r0, [pc, #552]	; (80131a4 <tcp_process+0x2b8>)
 8012f7c:	f006 f888 	bl	8019090 <iprintf>
      recv_flags |= TF_RESET;
 8012f80:	4b89      	ldr	r3, [pc, #548]	; (80131a8 <tcp_process+0x2bc>)
 8012f82:	781b      	ldrb	r3, [r3, #0]
 8012f84:	f043 0308 	orr.w	r3, r3, #8
 8012f88:	b2da      	uxtb	r2, r3
 8012f8a:	4b87      	ldr	r3, [pc, #540]	; (80131a8 <tcp_process+0x2bc>)
 8012f8c:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	7e9b      	ldrb	r3, [r3, #26]
 8012f92:	f023 0301 	bic.w	r3, r3, #1
 8012f96:	b2da      	uxtb	r2, r3
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 8012f9c:	f06f 030d 	mvn.w	r3, #13
 8012fa0:	e34d      	b.n	801363e <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012fa2:	2300      	movs	r3, #0
 8012fa4:	e34b      	b.n	801363e <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012fa6:	4b7a      	ldr	r3, [pc, #488]	; (8013190 <tcp_process+0x2a4>)
 8012fa8:	781b      	ldrb	r3, [r3, #0]
 8012faa:	f003 0302 	and.w	r3, r3, #2
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d010      	beq.n	8012fd4 <tcp_process+0xe8>
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	7d1b      	ldrb	r3, [r3, #20]
 8012fb6:	2b02      	cmp	r3, #2
 8012fb8:	d00c      	beq.n	8012fd4 <tcp_process+0xe8>
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	7d1b      	ldrb	r3, [r3, #20]
 8012fbe:	2b03      	cmp	r3, #3
 8012fc0:	d008      	beq.n	8012fd4 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	7e9b      	ldrb	r3, [r3, #26]
 8012fc6:	f043 0302 	orr.w	r3, r3, #2
 8012fca:	b2da      	uxtb	r2, r3
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 8012fd0:	2300      	movs	r3, #0
 8012fd2:	e334      	b.n	801363e <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	7e9b      	ldrb	r3, [r3, #26]
 8012fd8:	f003 0310 	and.w	r3, r3, #16
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d103      	bne.n	8012fe8 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012fe0:	4b72      	ldr	r3, [pc, #456]	; (80131ac <tcp_process+0x2c0>)
 8012fe2:	681a      	ldr	r2, [r3, #0]
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2200      	movs	r2, #0
 8012fec:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 8012ff0:	6878      	ldr	r0, [r7, #4]
 8012ff2:	f001 fbdf 	bl	80147b4 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	7d1b      	ldrb	r3, [r3, #20]
 8012ffa:	3b02      	subs	r3, #2
 8012ffc:	2b07      	cmp	r3, #7
 8012ffe:	f200 830e 	bhi.w	801361e <tcp_process+0x732>
 8013002:	a201      	add	r2, pc, #4	; (adr r2, 8013008 <tcp_process+0x11c>)
 8013004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013008:	08013029 	.word	0x08013029
 801300c:	08013221 	.word	0x08013221
 8013010:	08013379 	.word	0x08013379
 8013014:	080133a3 	.word	0x080133a3
 8013018:	080134cd 	.word	0x080134cd
 801301c:	08013379 	.word	0x08013379
 8013020:	08013559 	.word	0x08013559
 8013024:	080135e9 	.word	0x080135e9
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013028:	4b59      	ldr	r3, [pc, #356]	; (8013190 <tcp_process+0x2a4>)
 801302a:	781b      	ldrb	r3, [r3, #0]
 801302c:	f003 0310 	and.w	r3, r3, #16
 8013030:	2b00      	cmp	r3, #0
 8013032:	f000 80cb 	beq.w	80131cc <tcp_process+0x2e0>
 8013036:	4b56      	ldr	r3, [pc, #344]	; (8013190 <tcp_process+0x2a4>)
 8013038:	781b      	ldrb	r3, [r3, #0]
 801303a:	f003 0302 	and.w	r3, r3, #2
 801303e:	2b00      	cmp	r3, #0
 8013040:	f000 80c4 	beq.w	80131cc <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013048:	1c5a      	adds	r2, r3, #1
 801304a:	4b52      	ldr	r3, [pc, #328]	; (8013194 <tcp_process+0x2a8>)
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	429a      	cmp	r2, r3
 8013050:	f040 80bc 	bne.w	80131cc <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 8013054:	4b50      	ldr	r3, [pc, #320]	; (8013198 <tcp_process+0x2ac>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	1c5a      	adds	r2, r3, #1
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 8013066:	4b4b      	ldr	r3, [pc, #300]	; (8013194 <tcp_process+0x2a8>)
 8013068:	681a      	ldr	r2, [r3, #0]
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 801306e:	4b50      	ldr	r3, [pc, #320]	; (80131b0 <tcp_process+0x2c4>)
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	89db      	ldrh	r3, [r3, #14]
 8013074:	b29a      	uxth	r2, r3
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8013088:	4b43      	ldr	r3, [pc, #268]	; (8013198 <tcp_process+0x2ac>)
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	1e5a      	subs	r2, r3, #1
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	2204      	movs	r2, #4
 8013096:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	3304      	adds	r3, #4
 80130a0:	4619      	mov	r1, r3
 80130a2:	4610      	mov	r0, r2
 80130a4:	f7ff f95c 	bl	8012360 <tcp_eff_send_mss_impl>
 80130a8:	4603      	mov	r3, r0
 80130aa:	461a      	mov	r2, r3
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130b4:	005b      	lsls	r3, r3, #1
 80130b6:	f241 121c 	movw	r2, #4380	; 0x111c
 80130ba:	429a      	cmp	r2, r3
 80130bc:	bf38      	it	cc
 80130be:	461a      	movcc	r2, r3
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130c4:	009b      	lsls	r3, r3, #2
 80130c6:	4293      	cmp	r3, r2
 80130c8:	bf28      	it	cs
 80130ca:	4613      	movcs	r3, r2
 80130cc:	b29a      	uxth	r2, r3
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d106      	bne.n	80130ec <tcp_process+0x200>
 80130de:	4b2f      	ldr	r3, [pc, #188]	; (801319c <tcp_process+0x2b0>)
 80130e0:	f240 321a 	movw	r2, #794	; 0x31a
 80130e4:	4933      	ldr	r1, [pc, #204]	; (80131b4 <tcp_process+0x2c8>)
 80130e6:	482f      	ldr	r0, [pc, #188]	; (80131a4 <tcp_process+0x2b8>)
 80130e8:	f005 ffd2 	bl	8019090 <iprintf>
      --pcb->snd_queuelen;
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80130f2:	3b01      	subs	r3, #1
 80130f4:	b29a      	uxth	r2, r3
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013100:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 8013102:	69fb      	ldr	r3, [r7, #28]
 8013104:	2b00      	cmp	r3, #0
 8013106:	d111      	bne.n	801312c <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801310c:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 801310e:	69fb      	ldr	r3, [r7, #28]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d106      	bne.n	8013122 <tcp_process+0x236>
 8013114:	4b21      	ldr	r3, [pc, #132]	; (801319c <tcp_process+0x2b0>)
 8013116:	f240 3222 	movw	r2, #802	; 0x322
 801311a:	4927      	ldr	r1, [pc, #156]	; (80131b8 <tcp_process+0x2cc>)
 801311c:	4821      	ldr	r0, [pc, #132]	; (80131a4 <tcp_process+0x2b8>)
 801311e:	f005 ffb7 	bl	8019090 <iprintf>
        pcb->unsent = rseg->next;
 8013122:	69fb      	ldr	r3, [r7, #28]
 8013124:	681a      	ldr	r2, [r3, #0]
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	669a      	str	r2, [r3, #104]	; 0x68
 801312a:	e003      	b.n	8013134 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 801312c:	69fb      	ldr	r3, [r7, #28]
 801312e:	681a      	ldr	r2, [r3, #0]
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 8013134:	69f8      	ldr	r0, [r7, #28]
 8013136:	f7fe fde8 	bl	8011d0a <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801313e:	2b00      	cmp	r3, #0
 8013140:	d104      	bne.n	801314c <tcp_process+0x260>
        pcb->rtime = -1;
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013148:	861a      	strh	r2, [r3, #48]	; 0x30
 801314a:	e006      	b.n	801315a <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	2200      	movs	r2, #0
 8013150:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	2200      	movs	r2, #0
 8013156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013160:	2b00      	cmp	r3, #0
 8013162:	d00a      	beq.n	801317a <tcp_process+0x28e>
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801316a:	687a      	ldr	r2, [r7, #4]
 801316c:	6910      	ldr	r0, [r2, #16]
 801316e:	2200      	movs	r2, #0
 8013170:	6879      	ldr	r1, [r7, #4]
 8013172:	4798      	blx	r3
 8013174:	4603      	mov	r3, r0
 8013176:	76bb      	strb	r3, [r7, #26]
 8013178:	e001      	b.n	801317e <tcp_process+0x292>
 801317a:	2300      	movs	r3, #0
 801317c:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 801317e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013182:	f113 0f0d 	cmn.w	r3, #13
 8013186:	d119      	bne.n	80131bc <tcp_process+0x2d0>
        return ERR_ABRT;
 8013188:	f06f 030c 	mvn.w	r3, #12
 801318c:	e257      	b.n	801363e <tcp_process+0x752>
 801318e:	bf00      	nop
 8013190:	2000c830 	.word	0x2000c830
 8013194:	2000c828 	.word	0x2000c828
 8013198:	2000c824 	.word	0x2000c824
 801319c:	0801b7a4 	.word	0x0801b7a4
 80131a0:	0801b980 	.word	0x0801b980
 80131a4:	0801b80c 	.word	0x0801b80c
 80131a8:	2000c831 	.word	0x2000c831
 80131ac:	20010104 	.word	0x20010104
 80131b0:	2000c814 	.word	0x2000c814
 80131b4:	0801b9a0 	.word	0x0801b9a0
 80131b8:	0801b9b8 	.word	0x0801b9b8
      }
      tcp_ack_now(pcb);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	7e9b      	ldrb	r3, [r3, #26]
 80131c0:	f043 0302 	orr.w	r3, r3, #2
 80131c4:	b2da      	uxtb	r2, r3
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 80131ca:	e22a      	b.n	8013622 <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 80131cc:	4b9f      	ldr	r3, [pc, #636]	; (801344c <tcp_process+0x560>)
 80131ce:	781b      	ldrb	r3, [r3, #0]
 80131d0:	f003 0310 	and.w	r3, r3, #16
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	f000 8224 	beq.w	8013622 <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80131da:	4b9d      	ldr	r3, [pc, #628]	; (8013450 <tcp_process+0x564>)
 80131dc:	6818      	ldr	r0, [r3, #0]
 80131de:	4b9d      	ldr	r3, [pc, #628]	; (8013454 <tcp_process+0x568>)
 80131e0:	881b      	ldrh	r3, [r3, #0]
 80131e2:	461a      	mov	r2, r3
 80131e4:	4b9c      	ldr	r3, [pc, #624]	; (8013458 <tcp_process+0x56c>)
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80131ea:	4b9c      	ldr	r3, [pc, #624]	; (801345c <tcp_process+0x570>)
 80131ec:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80131ee:	885b      	ldrh	r3, [r3, #2]
 80131f0:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80131f2:	4a9a      	ldr	r2, [pc, #616]	; (801345c <tcp_process+0x570>)
 80131f4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 80131f6:	8812      	ldrh	r2, [r2, #0]
 80131f8:	b292      	uxth	r2, r2
 80131fa:	9201      	str	r2, [sp, #4]
 80131fc:	9300      	str	r3, [sp, #0]
 80131fe:	4b98      	ldr	r3, [pc, #608]	; (8013460 <tcp_process+0x574>)
 8013200:	4a98      	ldr	r2, [pc, #608]	; (8013464 <tcp_process+0x578>)
 8013202:	f002 fca3 	bl	8015b4c <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801320c:	2b05      	cmp	r3, #5
 801320e:	f200 8208 	bhi.w	8013622 <tcp_process+0x736>
        pcb->rtime = 0;
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2200      	movs	r2, #0
 8013216:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 8013218:	6878      	ldr	r0, [r7, #4]
 801321a:	f002 fd0d 	bl	8015c38 <tcp_rexmit_rto>
    break;
 801321e:	e200      	b.n	8013622 <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 8013220:	4b8a      	ldr	r3, [pc, #552]	; (801344c <tcp_process+0x560>)
 8013222:	781b      	ldrb	r3, [r3, #0]
 8013224:	f003 0310 	and.w	r3, r3, #16
 8013228:	2b00      	cmp	r3, #0
 801322a:	f000 8091 	beq.w	8013350 <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801322e:	4b88      	ldr	r3, [pc, #544]	; (8013450 <tcp_process+0x564>)
 8013230:	681a      	ldr	r2, [r3, #0]
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013236:	1ad3      	subs	r3, r2, r3
 8013238:	3b01      	subs	r3, #1
 801323a:	2b00      	cmp	r3, #0
 801323c:	db71      	blt.n	8013322 <tcp_process+0x436>
 801323e:	4b84      	ldr	r3, [pc, #528]	; (8013450 <tcp_process+0x564>)
 8013240:	681a      	ldr	r2, [r3, #0]
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013246:	1ad3      	subs	r3, r2, r3
 8013248:	2b00      	cmp	r3, #0
 801324a:	dc6a      	bgt.n	8013322 <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2204      	movs	r2, #4
 8013250:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013256:	2b00      	cmp	r3, #0
 8013258:	d00b      	beq.n	8013272 <tcp_process+0x386>
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801325e:	699b      	ldr	r3, [r3, #24]
 8013260:	2b00      	cmp	r3, #0
 8013262:	d106      	bne.n	8013272 <tcp_process+0x386>
 8013264:	4b80      	ldr	r3, [pc, #512]	; (8013468 <tcp_process+0x57c>)
 8013266:	f240 3251 	movw	r2, #849	; 0x351
 801326a:	4980      	ldr	r1, [pc, #512]	; (801346c <tcp_process+0x580>)
 801326c:	4880      	ldr	r0, [pc, #512]	; (8013470 <tcp_process+0x584>)
 801326e:	f005 ff0f 	bl	8019090 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013276:	2b00      	cmp	r3, #0
 8013278:	d102      	bne.n	8013280 <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 801327a:	23fa      	movs	r3, #250	; 0xfa
 801327c:	76bb      	strb	r3, [r7, #26]
 801327e:	e011      	b.n	80132a4 <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013284:	699b      	ldr	r3, [r3, #24]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d00a      	beq.n	80132a0 <tcp_process+0x3b4>
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801328e:	699b      	ldr	r3, [r3, #24]
 8013290:	687a      	ldr	r2, [r7, #4]
 8013292:	6910      	ldr	r0, [r2, #16]
 8013294:	2200      	movs	r2, #0
 8013296:	6879      	ldr	r1, [r7, #4]
 8013298:	4798      	blx	r3
 801329a:	4603      	mov	r3, r0
 801329c:	76bb      	strb	r3, [r7, #26]
 801329e:	e001      	b.n	80132a4 <tcp_process+0x3b8>
 80132a0:	23f0      	movs	r3, #240	; 0xf0
 80132a2:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 80132a4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d00a      	beq.n	80132c2 <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 80132ac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80132b0:	f113 0f0d 	cmn.w	r3, #13
 80132b4:	d002      	beq.n	80132bc <tcp_process+0x3d0>
            tcp_abort(pcb);
 80132b6:	6878      	ldr	r0, [r7, #4]
 80132b8:	f7fd ff54 	bl	8011164 <tcp_abort>
          }
          return ERR_ABRT;
 80132bc:	f06f 030c 	mvn.w	r3, #12
 80132c0:	e1bd      	b.n	801363e <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 80132c2:	6878      	ldr	r0, [r7, #4]
 80132c4:	f000 fa42 	bl	801374c <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 80132c8:	4b6a      	ldr	r3, [pc, #424]	; (8013474 <tcp_process+0x588>)
 80132ca:	881b      	ldrh	r3, [r3, #0]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d005      	beq.n	80132dc <tcp_process+0x3f0>
          recv_acked--;
 80132d0:	4b68      	ldr	r3, [pc, #416]	; (8013474 <tcp_process+0x588>)
 80132d2:	881b      	ldrh	r3, [r3, #0]
 80132d4:	3b01      	subs	r3, #1
 80132d6:	b29a      	uxth	r2, r3
 80132d8:	4b66      	ldr	r3, [pc, #408]	; (8013474 <tcp_process+0x588>)
 80132da:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80132e0:	005b      	lsls	r3, r3, #1
 80132e2:	f241 121c 	movw	r2, #4380	; 0x111c
 80132e6:	429a      	cmp	r2, r3
 80132e8:	bf38      	it	cc
 80132ea:	461a      	movcc	r2, r3
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80132f0:	009b      	lsls	r3, r3, #2
 80132f2:	4293      	cmp	r3, r2
 80132f4:	bf28      	it	cs
 80132f6:	4613      	movcs	r3, r2
 80132f8:	b29a      	uxth	r2, r3
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 8013300:	4b5d      	ldr	r3, [pc, #372]	; (8013478 <tcp_process+0x58c>)
 8013302:	781b      	ldrb	r3, [r3, #0]
 8013304:	f003 0320 	and.w	r3, r3, #32
 8013308:	2b00      	cmp	r3, #0
 801330a:	d034      	beq.n	8013376 <tcp_process+0x48a>
          tcp_ack_now(pcb);
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	7e9b      	ldrb	r3, [r3, #26]
 8013310:	f043 0302 	orr.w	r3, r3, #2
 8013314:	b2da      	uxtb	r2, r3
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	2207      	movs	r2, #7
 801331e:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 8013320:	e029      	b.n	8013376 <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8013322:	4b4b      	ldr	r3, [pc, #300]	; (8013450 <tcp_process+0x564>)
 8013324:	6818      	ldr	r0, [r3, #0]
 8013326:	4b4b      	ldr	r3, [pc, #300]	; (8013454 <tcp_process+0x568>)
 8013328:	881b      	ldrh	r3, [r3, #0]
 801332a:	461a      	mov	r2, r3
 801332c:	4b4a      	ldr	r3, [pc, #296]	; (8013458 <tcp_process+0x56c>)
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013332:	4b4a      	ldr	r3, [pc, #296]	; (801345c <tcp_process+0x570>)
 8013334:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 8013336:	885b      	ldrh	r3, [r3, #2]
 8013338:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801333a:	4a48      	ldr	r2, [pc, #288]	; (801345c <tcp_process+0x570>)
 801333c:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801333e:	8812      	ldrh	r2, [r2, #0]
 8013340:	b292      	uxth	r2, r2
 8013342:	9201      	str	r2, [sp, #4]
 8013344:	9300      	str	r3, [sp, #0]
 8013346:	4b46      	ldr	r3, [pc, #280]	; (8013460 <tcp_process+0x574>)
 8013348:	4a46      	ldr	r2, [pc, #280]	; (8013464 <tcp_process+0x578>)
 801334a:	f002 fbff 	bl	8015b4c <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 801334e:	e16a      	b.n	8013626 <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013350:	4b3e      	ldr	r3, [pc, #248]	; (801344c <tcp_process+0x560>)
 8013352:	781b      	ldrb	r3, [r3, #0]
 8013354:	f003 0302 	and.w	r3, r3, #2
 8013358:	2b00      	cmp	r3, #0
 801335a:	f000 8164 	beq.w	8013626 <tcp_process+0x73a>
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013362:	1e5a      	subs	r2, r3, #1
 8013364:	4b3c      	ldr	r3, [pc, #240]	; (8013458 <tcp_process+0x56c>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	429a      	cmp	r2, r3
 801336a:	f040 815c 	bne.w	8013626 <tcp_process+0x73a>
      tcp_rexmit(pcb);
 801336e:	6878      	ldr	r0, [r7, #4]
 8013370:	f002 fc98 	bl	8015ca4 <tcp_rexmit>
    break;
 8013374:	e157      	b.n	8013626 <tcp_process+0x73a>
 8013376:	e156      	b.n	8013626 <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 8013378:	6878      	ldr	r0, [r7, #4]
 801337a:	f000 f9e7 	bl	801374c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 801337e:	4b3e      	ldr	r3, [pc, #248]	; (8013478 <tcp_process+0x58c>)
 8013380:	781b      	ldrb	r3, [r3, #0]
 8013382:	f003 0320 	and.w	r3, r3, #32
 8013386:	2b00      	cmp	r3, #0
 8013388:	f000 814f 	beq.w	801362a <tcp_process+0x73e>
      tcp_ack_now(pcb);
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	7e9b      	ldrb	r3, [r3, #26]
 8013390:	f043 0302 	orr.w	r3, r3, #2
 8013394:	b2da      	uxtb	r2, r3
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2207      	movs	r2, #7
 801339e:	751a      	strb	r2, [r3, #20]
    }
    break;
 80133a0:	e143      	b.n	801362a <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 80133a2:	6878      	ldr	r0, [r7, #4]
 80133a4:	f000 f9d2 	bl	801374c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 80133a8:	4b33      	ldr	r3, [pc, #204]	; (8013478 <tcp_process+0x58c>)
 80133aa:	781b      	ldrb	r3, [r3, #0]
 80133ac:	f003 0320 	and.w	r3, r3, #32
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d074      	beq.n	801349e <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80133b4:	4b25      	ldr	r3, [pc, #148]	; (801344c <tcp_process+0x560>)
 80133b6:	781b      	ldrb	r3, [r3, #0]
 80133b8:	f003 0310 	and.w	r3, r3, #16
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d063      	beq.n	8013488 <tcp_process+0x59c>
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80133c4:	4b22      	ldr	r3, [pc, #136]	; (8013450 <tcp_process+0x564>)
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	429a      	cmp	r2, r3
 80133ca:	d15d      	bne.n	8013488 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d159      	bne.n	8013488 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	7e9b      	ldrb	r3, [r3, #26]
 80133d8:	f043 0302 	orr.w	r3, r3, #2
 80133dc:	b2da      	uxtb	r2, r3
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80133e2:	6878      	ldr	r0, [r7, #4]
 80133e4:	f7fe fee6 	bl	80121b4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80133e8:	4b24      	ldr	r3, [pc, #144]	; (801347c <tcp_process+0x590>)
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	687a      	ldr	r2, [r7, #4]
 80133ee:	429a      	cmp	r2, r3
 80133f0:	d105      	bne.n	80133fe <tcp_process+0x512>
 80133f2:	4b22      	ldr	r3, [pc, #136]	; (801347c <tcp_process+0x590>)
 80133f4:	681b      	ldr	r3, [r3, #0]
 80133f6:	68db      	ldr	r3, [r3, #12]
 80133f8:	4a20      	ldr	r2, [pc, #128]	; (801347c <tcp_process+0x590>)
 80133fa:	6013      	str	r3, [r2, #0]
 80133fc:	e013      	b.n	8013426 <tcp_process+0x53a>
 80133fe:	4b1f      	ldr	r3, [pc, #124]	; (801347c <tcp_process+0x590>)
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	617b      	str	r3, [r7, #20]
 8013404:	e00c      	b.n	8013420 <tcp_process+0x534>
 8013406:	697b      	ldr	r3, [r7, #20]
 8013408:	68db      	ldr	r3, [r3, #12]
 801340a:	687a      	ldr	r2, [r7, #4]
 801340c:	429a      	cmp	r2, r3
 801340e:	d104      	bne.n	801341a <tcp_process+0x52e>
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	68da      	ldr	r2, [r3, #12]
 8013414:	697b      	ldr	r3, [r7, #20]
 8013416:	60da      	str	r2, [r3, #12]
 8013418:	e005      	b.n	8013426 <tcp_process+0x53a>
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	68db      	ldr	r3, [r3, #12]
 801341e:	617b      	str	r3, [r7, #20]
 8013420:	697b      	ldr	r3, [r7, #20]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d1ef      	bne.n	8013406 <tcp_process+0x51a>
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	2200      	movs	r2, #0
 801342a:	60da      	str	r2, [r3, #12]
 801342c:	4b14      	ldr	r3, [pc, #80]	; (8013480 <tcp_process+0x594>)
 801342e:	2201      	movs	r2, #1
 8013430:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	220a      	movs	r2, #10
 8013436:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013438:	4b12      	ldr	r3, [pc, #72]	; (8013484 <tcp_process+0x598>)
 801343a:	681a      	ldr	r2, [r3, #0]
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	60da      	str	r2, [r3, #12]
 8013440:	4a10      	ldr	r2, [pc, #64]	; (8013484 <tcp_process+0x598>)
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	6013      	str	r3, [r2, #0]
 8013446:	f002 fdd3 	bl	8015ff0 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 801344a:	e0f0      	b.n	801362e <tcp_process+0x742>
 801344c:	2000c830 	.word	0x2000c830
 8013450:	2000c828 	.word	0x2000c828
 8013454:	2000c82e 	.word	0x2000c82e
 8013458:	2000c824 	.word	0x2000c824
 801345c:	2000c814 	.word	0x2000c814
 8013460:	2000d054 	.word	0x2000d054
 8013464:	2000d058 	.word	0x2000d058
 8013468:	0801b7a4 	.word	0x0801b7a4
 801346c:	0801b9cc 	.word	0x0801b9cc
 8013470:	0801b80c 	.word	0x0801b80c
 8013474:	2000c82c 	.word	0x2000c82c
 8013478:	2000c831 	.word	0x2000c831
 801347c:	20010100 	.word	0x20010100
 8013480:	200100fc 	.word	0x200100fc
 8013484:	20010110 	.word	0x20010110
        tcp_ack_now(pcb);
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	7e9b      	ldrb	r3, [r3, #26]
 801348c:	f043 0302 	orr.w	r3, r3, #2
 8013490:	b2da      	uxtb	r2, r3
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	2208      	movs	r2, #8
 801349a:	751a      	strb	r2, [r3, #20]
    break;
 801349c:	e0c7      	b.n	801362e <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801349e:	4b6a      	ldr	r3, [pc, #424]	; (8013648 <tcp_process+0x75c>)
 80134a0:	781b      	ldrb	r3, [r3, #0]
 80134a2:	f003 0310 	and.w	r3, r3, #16
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	f000 80c1 	beq.w	801362e <tcp_process+0x742>
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80134b0:	4b66      	ldr	r3, [pc, #408]	; (801364c <tcp_process+0x760>)
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	429a      	cmp	r2, r3
 80134b6:	f040 80ba 	bne.w	801362e <tcp_process+0x742>
               pcb->unsent == NULL) {
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80134be:	2b00      	cmp	r3, #0
 80134c0:	f040 80b5 	bne.w	801362e <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	2206      	movs	r2, #6
 80134c8:	751a      	strb	r2, [r3, #20]
    break;
 80134ca:	e0b0      	b.n	801362e <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 80134cc:	6878      	ldr	r0, [r7, #4]
 80134ce:	f000 f93d 	bl	801374c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 80134d2:	4b5f      	ldr	r3, [pc, #380]	; (8013650 <tcp_process+0x764>)
 80134d4:	781b      	ldrb	r3, [r3, #0]
 80134d6:	f003 0320 	and.w	r3, r3, #32
 80134da:	2b00      	cmp	r3, #0
 80134dc:	f000 80a9 	beq.w	8013632 <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	7e9b      	ldrb	r3, [r3, #26]
 80134e4:	f043 0302 	orr.w	r3, r3, #2
 80134e8:	b2da      	uxtb	r2, r3
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 80134ee:	6878      	ldr	r0, [r7, #4]
 80134f0:	f7fe fe60 	bl	80121b4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80134f4:	4b57      	ldr	r3, [pc, #348]	; (8013654 <tcp_process+0x768>)
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	687a      	ldr	r2, [r7, #4]
 80134fa:	429a      	cmp	r2, r3
 80134fc:	d105      	bne.n	801350a <tcp_process+0x61e>
 80134fe:	4b55      	ldr	r3, [pc, #340]	; (8013654 <tcp_process+0x768>)
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	68db      	ldr	r3, [r3, #12]
 8013504:	4a53      	ldr	r2, [pc, #332]	; (8013654 <tcp_process+0x768>)
 8013506:	6013      	str	r3, [r2, #0]
 8013508:	e013      	b.n	8013532 <tcp_process+0x646>
 801350a:	4b52      	ldr	r3, [pc, #328]	; (8013654 <tcp_process+0x768>)
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	613b      	str	r3, [r7, #16]
 8013510:	e00c      	b.n	801352c <tcp_process+0x640>
 8013512:	693b      	ldr	r3, [r7, #16]
 8013514:	68db      	ldr	r3, [r3, #12]
 8013516:	687a      	ldr	r2, [r7, #4]
 8013518:	429a      	cmp	r2, r3
 801351a:	d104      	bne.n	8013526 <tcp_process+0x63a>
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	68da      	ldr	r2, [r3, #12]
 8013520:	693b      	ldr	r3, [r7, #16]
 8013522:	60da      	str	r2, [r3, #12]
 8013524:	e005      	b.n	8013532 <tcp_process+0x646>
 8013526:	693b      	ldr	r3, [r7, #16]
 8013528:	68db      	ldr	r3, [r3, #12]
 801352a:	613b      	str	r3, [r7, #16]
 801352c:	693b      	ldr	r3, [r7, #16]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d1ef      	bne.n	8013512 <tcp_process+0x626>
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	2200      	movs	r2, #0
 8013536:	60da      	str	r2, [r3, #12]
 8013538:	4b47      	ldr	r3, [pc, #284]	; (8013658 <tcp_process+0x76c>)
 801353a:	2201      	movs	r2, #1
 801353c:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	220a      	movs	r2, #10
 8013542:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 8013544:	4b45      	ldr	r3, [pc, #276]	; (801365c <tcp_process+0x770>)
 8013546:	681a      	ldr	r2, [r3, #0]
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	60da      	str	r2, [r3, #12]
 801354c:	4a43      	ldr	r2, [pc, #268]	; (801365c <tcp_process+0x770>)
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6013      	str	r3, [r2, #0]
 8013552:	f002 fd4d 	bl	8015ff0 <tcp_timer_needed>
    }
    break;
 8013556:	e06c      	b.n	8013632 <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 8013558:	6878      	ldr	r0, [r7, #4]
 801355a:	f000 f8f7 	bl	801374c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801355e:	4b3a      	ldr	r3, [pc, #232]	; (8013648 <tcp_process+0x75c>)
 8013560:	781b      	ldrb	r3, [r3, #0]
 8013562:	f003 0310 	and.w	r3, r3, #16
 8013566:	2b00      	cmp	r3, #0
 8013568:	d065      	beq.n	8013636 <tcp_process+0x74a>
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801356e:	4b37      	ldr	r3, [pc, #220]	; (801364c <tcp_process+0x760>)
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	429a      	cmp	r2, r3
 8013574:	d15f      	bne.n	8013636 <tcp_process+0x74a>
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801357a:	2b00      	cmp	r3, #0
 801357c:	d15b      	bne.n	8013636 <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 801357e:	6878      	ldr	r0, [r7, #4]
 8013580:	f7fe fe18 	bl	80121b4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013584:	4b33      	ldr	r3, [pc, #204]	; (8013654 <tcp_process+0x768>)
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	687a      	ldr	r2, [r7, #4]
 801358a:	429a      	cmp	r2, r3
 801358c:	d105      	bne.n	801359a <tcp_process+0x6ae>
 801358e:	4b31      	ldr	r3, [pc, #196]	; (8013654 <tcp_process+0x768>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	68db      	ldr	r3, [r3, #12]
 8013594:	4a2f      	ldr	r2, [pc, #188]	; (8013654 <tcp_process+0x768>)
 8013596:	6013      	str	r3, [r2, #0]
 8013598:	e013      	b.n	80135c2 <tcp_process+0x6d6>
 801359a:	4b2e      	ldr	r3, [pc, #184]	; (8013654 <tcp_process+0x768>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	60fb      	str	r3, [r7, #12]
 80135a0:	e00c      	b.n	80135bc <tcp_process+0x6d0>
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	68db      	ldr	r3, [r3, #12]
 80135a6:	687a      	ldr	r2, [r7, #4]
 80135a8:	429a      	cmp	r2, r3
 80135aa:	d104      	bne.n	80135b6 <tcp_process+0x6ca>
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	68da      	ldr	r2, [r3, #12]
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	60da      	str	r2, [r3, #12]
 80135b4:	e005      	b.n	80135c2 <tcp_process+0x6d6>
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	68db      	ldr	r3, [r3, #12]
 80135ba:	60fb      	str	r3, [r7, #12]
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d1ef      	bne.n	80135a2 <tcp_process+0x6b6>
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2200      	movs	r2, #0
 80135c6:	60da      	str	r2, [r3, #12]
 80135c8:	4b23      	ldr	r3, [pc, #140]	; (8013658 <tcp_process+0x76c>)
 80135ca:	2201      	movs	r2, #1
 80135cc:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	220a      	movs	r2, #10
 80135d2:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 80135d4:	4b21      	ldr	r3, [pc, #132]	; (801365c <tcp_process+0x770>)
 80135d6:	681a      	ldr	r2, [r3, #0]
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	60da      	str	r2, [r3, #12]
 80135dc:	4a1f      	ldr	r2, [pc, #124]	; (801365c <tcp_process+0x770>)
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	6013      	str	r3, [r2, #0]
 80135e2:	f002 fd05 	bl	8015ff0 <tcp_timer_needed>
    }
    break;
 80135e6:	e026      	b.n	8013636 <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 80135e8:	6878      	ldr	r0, [r7, #4]
 80135ea:	f000 f8af 	bl	801374c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80135ee:	4b16      	ldr	r3, [pc, #88]	; (8013648 <tcp_process+0x75c>)
 80135f0:	781b      	ldrb	r3, [r3, #0]
 80135f2:	f003 0310 	and.w	r3, r3, #16
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d01f      	beq.n	801363a <tcp_process+0x74e>
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80135fe:	4b13      	ldr	r3, [pc, #76]	; (801364c <tcp_process+0x760>)
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	429a      	cmp	r2, r3
 8013604:	d119      	bne.n	801363a <tcp_process+0x74e>
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801360a:	2b00      	cmp	r3, #0
 801360c:	d115      	bne.n	801363a <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 801360e:	4b10      	ldr	r3, [pc, #64]	; (8013650 <tcp_process+0x764>)
 8013610:	781b      	ldrb	r3, [r3, #0]
 8013612:	f043 0310 	orr.w	r3, r3, #16
 8013616:	b2da      	uxtb	r2, r3
 8013618:	4b0d      	ldr	r3, [pc, #52]	; (8013650 <tcp_process+0x764>)
 801361a:	701a      	strb	r2, [r3, #0]
    }
    break;
 801361c:	e00d      	b.n	801363a <tcp_process+0x74e>
  default:
    break;
 801361e:	bf00      	nop
 8013620:	e00c      	b.n	801363c <tcp_process+0x750>
    break;
 8013622:	bf00      	nop
 8013624:	e00a      	b.n	801363c <tcp_process+0x750>
    break;
 8013626:	bf00      	nop
 8013628:	e008      	b.n	801363c <tcp_process+0x750>
    break;
 801362a:	bf00      	nop
 801362c:	e006      	b.n	801363c <tcp_process+0x750>
    break;
 801362e:	bf00      	nop
 8013630:	e004      	b.n	801363c <tcp_process+0x750>
    break;
 8013632:	bf00      	nop
 8013634:	e002      	b.n	801363c <tcp_process+0x750>
    break;
 8013636:	bf00      	nop
 8013638:	e000      	b.n	801363c <tcp_process+0x750>
    break;
 801363a:	bf00      	nop
  }
  return ERR_OK;
 801363c:	2300      	movs	r3, #0
}
 801363e:	4618      	mov	r0, r3
 8013640:	3720      	adds	r7, #32
 8013642:	46bd      	mov	sp, r7
 8013644:	bd80      	pop	{r7, pc}
 8013646:	bf00      	nop
 8013648:	2000c830 	.word	0x2000c830
 801364c:	2000c828 	.word	0x2000c828
 8013650:	2000c831 	.word	0x2000c831
 8013654:	20010100 	.word	0x20010100
 8013658:	200100fc 	.word	0x200100fc
 801365c:	20010110 	.word	0x20010110

08013660 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013660:	b590      	push	{r4, r7, lr}
 8013662:	b085      	sub	sp, #20
 8013664:	af00      	add	r7, sp, #0
 8013666:	6078      	str	r0, [r7, #4]
 8013668:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	68db      	ldr	r3, [r3, #12]
 801366e:	899b      	ldrh	r3, [r3, #12]
 8013670:	b29b      	uxth	r3, r3
 8013672:	4618      	mov	r0, r3
 8013674:	f7fb fe16 	bl	800f2a4 <lwip_htons>
 8013678:	4603      	mov	r3, r0
 801367a:	f003 0301 	and.w	r3, r3, #1
 801367e:	2b00      	cmp	r3, #0
 8013680:	d027      	beq.n	80136d2 <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013682:	6838      	ldr	r0, [r7, #0]
 8013684:	f7fe fb2d 	bl	8011ce2 <tcp_segs_free>
    next = NULL;
 8013688:	2300      	movs	r3, #0
 801368a:	603b      	str	r3, [r7, #0]
 801368c:	e055      	b.n	801373a <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801368e:	683b      	ldr	r3, [r7, #0]
 8013690:	68db      	ldr	r3, [r3, #12]
 8013692:	899b      	ldrh	r3, [r3, #12]
 8013694:	b29b      	uxth	r3, r3
 8013696:	4618      	mov	r0, r3
 8013698:	f7fb fe04 	bl	800f2a4 <lwip_htons>
 801369c:	4603      	mov	r3, r0
 801369e:	f003 0301 	and.w	r3, r3, #1
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d00d      	beq.n	80136c2 <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	68db      	ldr	r3, [r3, #12]
 80136aa:	899b      	ldrh	r3, [r3, #12]
 80136ac:	b29c      	uxth	r4, r3
 80136ae:	2001      	movs	r0, #1
 80136b0:	f7fb fdf8 	bl	800f2a4 <lwip_htons>
 80136b4:	4603      	mov	r3, r0
 80136b6:	461a      	mov	r2, r3
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	68db      	ldr	r3, [r3, #12]
 80136bc:	4322      	orrs	r2, r4
 80136be:	b292      	uxth	r2, r2
 80136c0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80136c2:	683b      	ldr	r3, [r7, #0]
 80136c4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80136c6:	683b      	ldr	r3, [r7, #0]
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80136cc:	68f8      	ldr	r0, [r7, #12]
 80136ce:	f7fe fb1c 	bl	8011d0a <tcp_seg_free>
    while (next &&
 80136d2:	683b      	ldr	r3, [r7, #0]
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	d00e      	beq.n	80136f6 <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	891b      	ldrh	r3, [r3, #8]
 80136dc:	461a      	mov	r2, r3
 80136de:	4b1a      	ldr	r3, [pc, #104]	; (8013748 <tcp_oos_insert_segment+0xe8>)
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	441a      	add	r2, r3
 80136e4:	683b      	ldr	r3, [r7, #0]
 80136e6:	68db      	ldr	r3, [r3, #12]
 80136e8:	685b      	ldr	r3, [r3, #4]
 80136ea:	6839      	ldr	r1, [r7, #0]
 80136ec:	8909      	ldrh	r1, [r1, #8]
 80136ee:	440b      	add	r3, r1
 80136f0:	1ad3      	subs	r3, r2, r3
    while (next &&
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	dacb      	bge.n	801368e <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 80136f6:	683b      	ldr	r3, [r7, #0]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d01e      	beq.n	801373a <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	891b      	ldrh	r3, [r3, #8]
 8013700:	461a      	mov	r2, r3
 8013702:	4b11      	ldr	r3, [pc, #68]	; (8013748 <tcp_oos_insert_segment+0xe8>)
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	441a      	add	r2, r3
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	68db      	ldr	r3, [r3, #12]
 801370c:	685b      	ldr	r3, [r3, #4]
 801370e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013710:	2b00      	cmp	r3, #0
 8013712:	dd12      	ble.n	801373a <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013714:	683b      	ldr	r3, [r7, #0]
 8013716:	68db      	ldr	r3, [r3, #12]
 8013718:	685b      	ldr	r3, [r3, #4]
 801371a:	b29a      	uxth	r2, r3
 801371c:	4b0a      	ldr	r3, [pc, #40]	; (8013748 <tcp_oos_insert_segment+0xe8>)
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	b29b      	uxth	r3, r3
 8013722:	1ad3      	subs	r3, r2, r3
 8013724:	b29a      	uxth	r2, r3
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	685a      	ldr	r2, [r3, #4]
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	891b      	ldrh	r3, [r3, #8]
 8013732:	4619      	mov	r1, r3
 8013734:	4610      	mov	r0, r2
 8013736:	f7fc fe5b 	bl	80103f0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	683a      	ldr	r2, [r7, #0]
 801373e:	601a      	str	r2, [r3, #0]
}
 8013740:	bf00      	nop
 8013742:	3714      	adds	r7, #20
 8013744:	46bd      	mov	sp, r7
 8013746:	bd90      	pop	{r4, r7, pc}
 8013748:	2000c824 	.word	0x2000c824

0801374c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801374e:	b08d      	sub	sp, #52	; 0x34
 8013750:	af00      	add	r7, sp, #0
 8013752:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 8013754:	2300      	movs	r3, #0
 8013756:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	7d1b      	ldrb	r3, [r3, #20]
 801375c:	2b03      	cmp	r3, #3
 801375e:	d806      	bhi.n	801376e <tcp_receive+0x22>
 8013760:	4ba6      	ldr	r3, [pc, #664]	; (80139fc <tcp_receive+0x2b0>)
 8013762:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8013766:	49a6      	ldr	r1, [pc, #664]	; (8013a00 <tcp_receive+0x2b4>)
 8013768:	48a6      	ldr	r0, [pc, #664]	; (8013a04 <tcp_receive+0x2b8>)
 801376a:	f005 fc91 	bl	8019090 <iprintf>

  if (flags & TCP_ACK) {
 801376e:	4ba6      	ldr	r3, [pc, #664]	; (8013a08 <tcp_receive+0x2bc>)
 8013770:	781b      	ldrb	r3, [r3, #0]
 8013772:	f003 0310 	and.w	r3, r3, #16
 8013776:	2b00      	cmp	r3, #0
 8013778:	f000 82bf 	beq.w	8013cfa <tcp_receive+0x5ae>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013782:	461a      	mov	r2, r3
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013788:	4413      	add	r3, r2
 801378a:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013790:	4b9e      	ldr	r3, [pc, #632]	; (8013a0c <tcp_receive+0x2c0>)
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	1ad3      	subs	r3, r2, r3
 8013796:	2b00      	cmp	r3, #0
 8013798:	db1b      	blt.n	80137d2 <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801379e:	4b9b      	ldr	r3, [pc, #620]	; (8013a0c <tcp_receive+0x2c0>)
 80137a0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80137a2:	429a      	cmp	r2, r3
 80137a4:	d106      	bne.n	80137b4 <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80137aa:	4b99      	ldr	r3, [pc, #612]	; (8013a10 <tcp_receive+0x2c4>)
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	1ad3      	subs	r3, r2, r3
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	db0e      	blt.n	80137d2 <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80137b8:	4b95      	ldr	r3, [pc, #596]	; (8013a10 <tcp_receive+0x2c4>)
 80137ba:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80137bc:	429a      	cmp	r2, r3
 80137be:	d141      	bne.n	8013844 <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80137c0:	4b94      	ldr	r3, [pc, #592]	; (8013a14 <tcp_receive+0x2c8>)
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	89db      	ldrh	r3, [r3, #14]
 80137c6:	b29a      	uxth	r2, r3
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80137ce:	429a      	cmp	r2, r3
 80137d0:	d938      	bls.n	8013844 <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80137d2:	4b90      	ldr	r3, [pc, #576]	; (8013a14 <tcp_receive+0x2c8>)
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	89db      	ldrh	r3, [r3, #14]
 80137d8:	b29a      	uxth	r2, r3
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80137ec:	429a      	cmp	r2, r3
 80137ee:	d205      	bcs.n	80137fc <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 80137fc:	4b83      	ldr	r3, [pc, #524]	; (8013a0c <tcp_receive+0x2c0>)
 80137fe:	681a      	ldr	r2, [r3, #0]
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 8013804:	4b82      	ldr	r3, [pc, #520]	; (8013a10 <tcp_receive+0x2c4>)
 8013806:	681a      	ldr	r2, [r3, #0]
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013812:	2b00      	cmp	r3, #0
 8013814:	d10d      	bne.n	8013832 <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801381c:	2b00      	cmp	r3, #0
 801381e:	d111      	bne.n	8013844 <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	2200      	movs	r2, #0
 8013824:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	2201      	movs	r2, #1
 801382c:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8013830:	e008      	b.n	8013844 <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8013838:	2b00      	cmp	r3, #0
 801383a:	d003      	beq.n	8013844 <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	2200      	movs	r2, #0
 8013840:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013844:	4b72      	ldr	r3, [pc, #456]	; (8013a10 <tcp_receive+0x2c4>)
 8013846:	681a      	ldr	r2, [r3, #0]
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801384c:	1ad3      	subs	r3, r2, r3
 801384e:	2b00      	cmp	r3, #0
 8013850:	dc53      	bgt.n	80138fa <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 8013852:	4b71      	ldr	r3, [pc, #452]	; (8013a18 <tcp_receive+0x2cc>)
 8013854:	881b      	ldrh	r3, [r3, #0]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d146      	bne.n	80138e8 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801385e:	687a      	ldr	r2, [r7, #4]
 8013860:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8013864:	4413      	add	r3, r2
 8013866:	697a      	ldr	r2, [r7, #20]
 8013868:	429a      	cmp	r2, r3
 801386a:	d13d      	bne.n	80138e8 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013872:	2b00      	cmp	r3, #0
 8013874:	db38      	blt.n	80138e8 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801387a:	4b65      	ldr	r3, [pc, #404]	; (8013a10 <tcp_receive+0x2c4>)
 801387c:	681b      	ldr	r3, [r3, #0]
 801387e:	429a      	cmp	r2, r3
 8013880:	d132      	bne.n	80138e8 <tcp_receive+0x19c>
              found_dupack = 1;
 8013882:	2301      	movs	r3, #1
 8013884:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801388c:	2bff      	cmp	r3, #255	; 0xff
 801388e:	d007      	beq.n	80138a0 <tcp_receive+0x154>
                ++pcb->dupacks;
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013896:	3301      	adds	r3, #1
 8013898:	b2da      	uxtb	r2, r3
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80138a6:	2b03      	cmp	r3, #3
 80138a8:	d916      	bls.n	80138d8 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138b4:	4413      	add	r3, r2
 80138b6:	b29a      	uxth	r2, r3
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80138be:	429a      	cmp	r2, r3
 80138c0:	d912      	bls.n	80138e8 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138cc:	4413      	add	r3, r2
 80138ce:	b29a      	uxth	r2, r3
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80138d6:	e007      	b.n	80138e8 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80138de:	2b03      	cmp	r3, #3
 80138e0:	d102      	bne.n	80138e8 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 80138e2:	6878      	ldr	r0, [r7, #4]
 80138e4:	f002 fa2e 	bl	8015d44 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80138e8:	69fb      	ldr	r3, [r7, #28]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	f040 8169 	bne.w	8013bc2 <tcp_receive+0x476>
        pcb->dupacks = 0;
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	2200      	movs	r2, #0
 80138f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80138f8:	e163      	b.n	8013bc2 <tcp_receive+0x476>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 80138fa:	4b45      	ldr	r3, [pc, #276]	; (8013a10 <tcp_receive+0x2c4>)
 80138fc:	681a      	ldr	r2, [r3, #0]
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013902:	1ad3      	subs	r3, r2, r3
 8013904:	3b01      	subs	r3, #1
 8013906:	2b00      	cmp	r3, #0
 8013908:	f2c0 8107 	blt.w	8013b1a <tcp_receive+0x3ce>
 801390c:	4b40      	ldr	r3, [pc, #256]	; (8013a10 <tcp_receive+0x2c4>)
 801390e:	681a      	ldr	r2, [r3, #0]
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013914:	1ad3      	subs	r3, r2, r3
 8013916:	2b00      	cmp	r3, #0
 8013918:	f300 80ff 	bgt.w	8013b1a <tcp_receive+0x3ce>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	7e9b      	ldrb	r3, [r3, #26]
 8013920:	f003 0304 	and.w	r3, r3, #4
 8013924:	2b00      	cmp	r3, #0
 8013926:	d00c      	beq.n	8013942 <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	7e9b      	ldrb	r3, [r3, #26]
 801392c:	f023 0304 	bic.w	r3, r3, #4
 8013930:	b2da      	uxtb	r2, r3
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	2200      	movs	r2, #0
 8013946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013950:	10db      	asrs	r3, r3, #3
 8013952:	b21b      	sxth	r3, r3
 8013954:	b29a      	uxth	r2, r3
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801395c:	b29b      	uxth	r3, r3
 801395e:	4413      	add	r3, r2
 8013960:	b29b      	uxth	r3, r3
 8013962:	b21a      	sxth	r2, r3
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	2200      	movs	r2, #0
 801396e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013972:	4b27      	ldr	r3, [pc, #156]	; (8013a10 <tcp_receive+0x2c4>)
 8013974:	681a      	ldr	r2, [r3, #0]
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	7d1b      	ldrb	r3, [r3, #20]
 801397e:	2b03      	cmp	r3, #3
 8013980:	f240 8094 	bls.w	8013aac <tcp_receive+0x360>
        if (pcb->cwnd < pcb->ssthresh) {
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013990:	429a      	cmp	r2, r3
 8013992:	d216      	bcs.n	80139c2 <tcp_receive+0x276>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801399e:	4413      	add	r3, r2
 80139a0:	b29a      	uxth	r2, r3
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80139a8:	429a      	cmp	r2, r3
 80139aa:	d97f      	bls.n	8013aac <tcp_receive+0x360>
            pcb->cwnd += pcb->mss;
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80139b6:	4413      	add	r3, r2
 80139b8:	b29a      	uxth	r2, r3
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80139c0:	e074      	b.n	8013aac <tcp_receive+0x360>
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80139cc:	4619      	mov	r1, r3
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80139d2:	fb03 f301 	mul.w	r3, r3, r1
 80139d6:	6879      	ldr	r1, [r7, #4]
 80139d8:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 80139dc:	fb93 f3f1 	sdiv	r3, r3, r1
 80139e0:	b29b      	uxth	r3, r3
 80139e2:	4413      	add	r3, r2
 80139e4:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80139ec:	8a7a      	ldrh	r2, [r7, #18]
 80139ee:	429a      	cmp	r2, r3
 80139f0:	d95c      	bls.n	8013aac <tcp_receive+0x360>
            pcb->cwnd = new_cwnd;
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	8a7a      	ldrh	r2, [r7, #18]
 80139f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 80139fa:	e057      	b.n	8013aac <tcp_receive+0x360>
 80139fc:	0801b7a4 	.word	0x0801b7a4
 8013a00:	0801b9ec 	.word	0x0801b9ec
 8013a04:	0801b80c 	.word	0x0801b80c
 8013a08:	2000c830 	.word	0x2000c830
 8013a0c:	2000c824 	.word	0x2000c824
 8013a10:	2000c828 	.word	0x2000c828
 8013a14:	2000c814 	.word	0x2000c814
 8013a18:	2000c82e 	.word	0x2000c82e
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013a20:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013a26:	681a      	ldr	r2, [r3, #0]
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8013a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a34:	685b      	ldr	r3, [r3, #4]
 8013a36:	4618      	mov	r0, r3
 8013a38:	f7fc fee8 	bl	801080c <pbuf_clen>
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	429c      	cmp	r4, r3
 8013a40:	d206      	bcs.n	8013a50 <tcp_receive+0x304>
 8013a42:	4b70      	ldr	r3, [pc, #448]	; (8013c04 <tcp_receive+0x4b8>)
 8013a44:	f240 429e 	movw	r2, #1182	; 0x49e
 8013a48:	496f      	ldr	r1, [pc, #444]	; (8013c08 <tcp_receive+0x4bc>)
 8013a4a:	4870      	ldr	r0, [pc, #448]	; (8013c0c <tcp_receive+0x4c0>)
 8013a4c:	f005 fb20 	bl	8019090 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 8013a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a52:	685b      	ldr	r3, [r3, #4]
 8013a54:	4618      	mov	r0, r3
 8013a56:	f7fc fed9 	bl	801080c <pbuf_clen>
 8013a5a:	4603      	mov	r3, r0
 8013a5c:	461a      	mov	r2, r3
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013a64:	1a9b      	subs	r3, r3, r2
 8013a66:	b29a      	uxth	r2, r3
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 8013a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a70:	891a      	ldrh	r2, [r3, #8]
 8013a72:	4b67      	ldr	r3, [pc, #412]	; (8013c10 <tcp_receive+0x4c4>)
 8013a74:	881b      	ldrh	r3, [r3, #0]
 8013a76:	4413      	add	r3, r2
 8013a78:	b29a      	uxth	r2, r3
 8013a7a:	4b65      	ldr	r3, [pc, #404]	; (8013c10 <tcp_receive+0x4c4>)
 8013a7c:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 8013a7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013a80:	f7fe f943 	bl	8011d0a <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d00e      	beq.n	8013aac <tcp_receive+0x360>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d10a      	bne.n	8013aac <tcp_receive+0x360>
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d106      	bne.n	8013aac <tcp_receive+0x360>
 8013a9e:	4b59      	ldr	r3, [pc, #356]	; (8013c04 <tcp_receive+0x4b8>)
 8013aa0:	f240 42a7 	movw	r2, #1191	; 0x4a7
 8013aa4:	495b      	ldr	r1, [pc, #364]	; (8013c14 <tcp_receive+0x4c8>)
 8013aa6:	4859      	ldr	r0, [pc, #356]	; (8013c0c <tcp_receive+0x4c0>)
 8013aa8:	f005 faf2 	bl	8019090 <iprintf>
      while (pcb->unacked != NULL &&
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d022      	beq.n	8013afa <tcp_receive+0x3ae>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ab8:	68db      	ldr	r3, [r3, #12]
 8013aba:	685b      	ldr	r3, [r3, #4]
 8013abc:	4618      	mov	r0, r3
 8013abe:	f7fb fbff 	bl	800f2c0 <lwip_htonl>
 8013ac2:	4604      	mov	r4, r0
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ac8:	891b      	ldrh	r3, [r3, #8]
 8013aca:	461d      	mov	r5, r3
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ad0:	68db      	ldr	r3, [r3, #12]
 8013ad2:	899b      	ldrh	r3, [r3, #12]
 8013ad4:	b29b      	uxth	r3, r3
 8013ad6:	4618      	mov	r0, r3
 8013ad8:	f7fb fbe4 	bl	800f2a4 <lwip_htons>
 8013adc:	4603      	mov	r3, r0
 8013ade:	f003 0303 	and.w	r3, r3, #3
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d001      	beq.n	8013aea <tcp_receive+0x39e>
 8013ae6:	2301      	movs	r3, #1
 8013ae8:	e000      	b.n	8013aec <tcp_receive+0x3a0>
 8013aea:	2300      	movs	r3, #0
 8013aec:	442b      	add	r3, r5
 8013aee:	18e2      	adds	r2, r4, r3
 8013af0:	4b49      	ldr	r3, [pc, #292]	; (8013c18 <tcp_receive+0x4cc>)
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	dd90      	ble.n	8013a1c <tcp_receive+0x2d0>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d104      	bne.n	8013b0c <tcp_receive+0x3c0>
        pcb->rtime = -1;
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b08:	861a      	strh	r2, [r3, #48]	; 0x30
 8013b0a:	e002      	b.n	8013b12 <tcp_receive+0x3c6>
      } else {
        pcb->rtime = 0;
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	2200      	movs	r2, #0
 8013b10:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	2200      	movs	r2, #0
 8013b16:	76da      	strb	r2, [r3, #27]
 8013b18:	e002      	b.n	8013b20 <tcp_receive+0x3d4>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013b1a:	6878      	ldr	r0, [r7, #4]
 8013b1c:	f001 fd30 	bl	8015580 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 8013b20:	e04f      	b.n	8013bc2 <tcp_receive+0x476>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013b26:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013b2c:	681a      	ldr	r2, [r3, #0]
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d103      	bne.n	8013b42 <tcp_receive+0x3f6>
        pcb->unsent_oversize = 0;
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	2200      	movs	r2, #0
 8013b3e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 8013b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b4a:	685b      	ldr	r3, [r3, #4]
 8013b4c:	4618      	mov	r0, r3
 8013b4e:	f7fc fe5d 	bl	801080c <pbuf_clen>
 8013b52:	4603      	mov	r3, r0
 8013b54:	429c      	cmp	r4, r3
 8013b56:	d206      	bcs.n	8013b66 <tcp_receive+0x41a>
 8013b58:	4b2a      	ldr	r3, [pc, #168]	; (8013c04 <tcp_receive+0x4b8>)
 8013b5a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8013b5e:	492a      	ldr	r1, [pc, #168]	; (8013c08 <tcp_receive+0x4bc>)
 8013b60:	482a      	ldr	r0, [pc, #168]	; (8013c0c <tcp_receive+0x4c0>)
 8013b62:	f005 fa95 	bl	8019090 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8013b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b68:	685b      	ldr	r3, [r3, #4]
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	f7fc fe4e 	bl	801080c <pbuf_clen>
 8013b70:	4603      	mov	r3, r0
 8013b72:	461a      	mov	r2, r3
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013b7a:	1a9b      	subs	r3, r3, r2
 8013b7c:	b29a      	uxth	r2, r3
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 8013b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b86:	891a      	ldrh	r2, [r3, #8]
 8013b88:	4b21      	ldr	r3, [pc, #132]	; (8013c10 <tcp_receive+0x4c4>)
 8013b8a:	881b      	ldrh	r3, [r3, #0]
 8013b8c:	4413      	add	r3, r2
 8013b8e:	b29a      	uxth	r2, r3
 8013b90:	4b1f      	ldr	r3, [pc, #124]	; (8013c10 <tcp_receive+0x4c4>)
 8013b92:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 8013b94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013b96:	f7fe f8b8 	bl	8011d0a <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d00e      	beq.n	8013bc2 <tcp_receive+0x476>
        LWIP_ASSERT("tcp_receive: valid queue length",
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d10a      	bne.n	8013bc2 <tcp_receive+0x476>
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d106      	bne.n	8013bc2 <tcp_receive+0x476>
 8013bb4:	4b13      	ldr	r3, [pc, #76]	; (8013c04 <tcp_receive+0x4b8>)
 8013bb6:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8013bba:	4916      	ldr	r1, [pc, #88]	; (8013c14 <tcp_receive+0x4c8>)
 8013bbc:	4813      	ldr	r0, [pc, #76]	; (8013c0c <tcp_receive+0x4c0>)
 8013bbe:	f005 fa67 	bl	8019090 <iprintf>
    while (pcb->unsent != NULL &&
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d036      	beq.n	8013c38 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8013bca:	4b13      	ldr	r3, [pc, #76]	; (8013c18 <tcp_receive+0x4cc>)
 8013bcc:	681c      	ldr	r4, [r3, #0]
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013bd2:	68db      	ldr	r3, [r3, #12]
 8013bd4:	685b      	ldr	r3, [r3, #4]
 8013bd6:	4618      	mov	r0, r3
 8013bd8:	f7fb fb72 	bl	800f2c0 <lwip_htonl>
 8013bdc:	4605      	mov	r5, r0
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013be2:	891b      	ldrh	r3, [r3, #8]
 8013be4:	461e      	mov	r6, r3
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013bea:	68db      	ldr	r3, [r3, #12]
 8013bec:	899b      	ldrh	r3, [r3, #12]
 8013bee:	b29b      	uxth	r3, r3
 8013bf0:	4618      	mov	r0, r3
 8013bf2:	f7fb fb57 	bl	800f2a4 <lwip_htons>
 8013bf6:	4603      	mov	r3, r0
 8013bf8:	f003 0303 	and.w	r3, r3, #3
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d00d      	beq.n	8013c1c <tcp_receive+0x4d0>
 8013c00:	2301      	movs	r3, #1
 8013c02:	e00c      	b.n	8013c1e <tcp_receive+0x4d2>
 8013c04:	0801b7a4 	.word	0x0801b7a4
 8013c08:	0801ba08 	.word	0x0801ba08
 8013c0c:	0801b80c 	.word	0x0801b80c
 8013c10:	2000c82c 	.word	0x2000c82c
 8013c14:	0801ba30 	.word	0x0801ba30
 8013c18:	2000c828 	.word	0x2000c828
 8013c1c:	2300      	movs	r3, #0
 8013c1e:	4433      	add	r3, r6
 8013c20:	442b      	add	r3, r5
 8013c22:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	db07      	blt.n	8013c38 <tcp_receive+0x4ec>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8013c28:	4b8d      	ldr	r3, [pc, #564]	; (8013e60 <tcp_receive+0x714>)
 8013c2a:	681a      	ldr	r2, [r3, #0]
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013c30:	1ad3      	subs	r3, r2, r3
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	f77f af75 	ble.w	8013b22 <tcp_receive+0x3d6>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013c3e:	4b89      	ldr	r3, [pc, #548]	; (8013e64 <tcp_receive+0x718>)
 8013c40:	881b      	ldrh	r3, [r3, #0]
 8013c42:	4413      	add	r3, r2
 8013c44:	b29a      	uxth	r2, r3
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d052      	beq.n	8013cfa <tcp_receive+0x5ae>
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013c58:	4b81      	ldr	r3, [pc, #516]	; (8013e60 <tcp_receive+0x714>)
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	1ad3      	subs	r3, r2, r3
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	da4b      	bge.n	8013cfa <tcp_receive+0x5ae>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013c62:	4b81      	ldr	r3, [pc, #516]	; (8013e68 <tcp_receive+0x71c>)
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	b29a      	uxth	r2, r3
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c6c:	b29b      	uxth	r3, r3
 8013c6e:	1ad3      	subs	r3, r2, r3
 8013c70:	b29b      	uxth	r3, r3
 8013c72:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 8013c74:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c7c:	10db      	asrs	r3, r3, #3
 8013c7e:	b21b      	sxth	r3, r3
 8013c80:	b29b      	uxth	r3, r3
 8013c82:	1ad3      	subs	r3, r2, r3
 8013c84:	b29b      	uxth	r3, r3
 8013c86:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c8e:	b29a      	uxth	r2, r3
 8013c90:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013c92:	4413      	add	r3, r2
 8013c94:	b29b      	uxth	r3, r3
 8013c96:	b21a      	sxth	r2, r3
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013c9c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	da03      	bge.n	8013cac <tcp_receive+0x560>
        m = -m;
 8013ca4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013ca6:	425b      	negs	r3, r3
 8013ca8:	b29b      	uxth	r3, r3
 8013caa:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 8013cac:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013cb4:	109b      	asrs	r3, r3, #2
 8013cb6:	b21b      	sxth	r3, r3
 8013cb8:	b29b      	uxth	r3, r3
 8013cba:	1ad3      	subs	r3, r2, r3
 8013cbc:	b29b      	uxth	r3, r3
 8013cbe:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013cc6:	b29a      	uxth	r2, r3
 8013cc8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013cca:	4413      	add	r3, r2
 8013ccc:	b29b      	uxth	r3, r3
 8013cce:	b21a      	sxth	r2, r3
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013cda:	10db      	asrs	r3, r3, #3
 8013cdc:	b21b      	sxth	r3, r3
 8013cde:	b29a      	uxth	r2, r3
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013ce6:	b29b      	uxth	r3, r3
 8013ce8:	4413      	add	r3, r2
 8013cea:	b29b      	uxth	r3, r3
 8013cec:	b21a      	sxth	r2, r3
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	2200      	movs	r2, #0
 8013cf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013cfa:	4b5c      	ldr	r3, [pc, #368]	; (8013e6c <tcp_receive+0x720>)
 8013cfc:	881b      	ldrh	r3, [r3, #0]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	f000 84f1 	beq.w	80146e6 <tcp_receive+0xf9a>
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	7d1b      	ldrb	r3, [r3, #20]
 8013d08:	2b06      	cmp	r3, #6
 8013d0a:	f200 84ec 	bhi.w	80146e6 <tcp_receive+0xf9a>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d12:	4b57      	ldr	r3, [pc, #348]	; (8013e70 <tcp_receive+0x724>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	1ad3      	subs	r3, r2, r3
 8013d18:	3b01      	subs	r3, #1
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	f2c0 80b8 	blt.w	8013e90 <tcp_receive+0x744>
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d24:	4b51      	ldr	r3, [pc, #324]	; (8013e6c <tcp_receive+0x720>)
 8013d26:	881b      	ldrh	r3, [r3, #0]
 8013d28:	4619      	mov	r1, r3
 8013d2a:	4b51      	ldr	r3, [pc, #324]	; (8013e70 <tcp_receive+0x724>)
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	440b      	add	r3, r1
 8013d30:	1ad3      	subs	r3, r2, r3
 8013d32:	3301      	adds	r3, #1
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	f300 80ab 	bgt.w	8013e90 <tcp_receive+0x744>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013d3a:	4b4e      	ldr	r3, [pc, #312]	; (8013e74 <tcp_receive+0x728>)
 8013d3c:	685b      	ldr	r3, [r3, #4]
 8013d3e:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d44:	4b4a      	ldr	r3, [pc, #296]	; (8013e70 <tcp_receive+0x724>)
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	1ad3      	subs	r3, r2, r3
 8013d4a:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013d4c:	4b49      	ldr	r3, [pc, #292]	; (8013e74 <tcp_receive+0x728>)
 8013d4e:	685b      	ldr	r3, [r3, #4]
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d106      	bne.n	8013d62 <tcp_receive+0x616>
 8013d54:	4b48      	ldr	r3, [pc, #288]	; (8013e78 <tcp_receive+0x72c>)
 8013d56:	f240 523c 	movw	r2, #1340	; 0x53c
 8013d5a:	4948      	ldr	r1, [pc, #288]	; (8013e7c <tcp_receive+0x730>)
 8013d5c:	4848      	ldr	r0, [pc, #288]	; (8013e80 <tcp_receive+0x734>)
 8013d5e:	f005 f997 	bl	8019090 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 8013d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d64:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8013d68:	4293      	cmp	r3, r2
 8013d6a:	dd06      	ble.n	8013d7a <tcp_receive+0x62e>
 8013d6c:	4b42      	ldr	r3, [pc, #264]	; (8013e78 <tcp_receive+0x72c>)
 8013d6e:	f240 523d 	movw	r2, #1341	; 0x53d
 8013d72:	4944      	ldr	r1, [pc, #272]	; (8013e84 <tcp_receive+0x738>)
 8013d74:	4842      	ldr	r0, [pc, #264]	; (8013e80 <tcp_receive+0x734>)
 8013d76:	f005 f98b 	bl	8019090 <iprintf>
      if (inseg.p->len < off) {
 8013d7a:	4b3e      	ldr	r3, [pc, #248]	; (8013e74 <tcp_receive+0x728>)
 8013d7c:	685b      	ldr	r3, [r3, #4]
 8013d7e:	895b      	ldrh	r3, [r3, #10]
 8013d80:	461a      	mov	r2, r3
 8013d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d84:	4293      	cmp	r3, r2
 8013d86:	dd3e      	ble.n	8013e06 <tcp_receive+0x6ba>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013d88:	4b3a      	ldr	r3, [pc, #232]	; (8013e74 <tcp_receive+0x728>)
 8013d8a:	685b      	ldr	r3, [r3, #4]
 8013d8c:	891b      	ldrh	r3, [r3, #8]
 8013d8e:	461a      	mov	r2, r3
 8013d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d92:	4293      	cmp	r3, r2
 8013d94:	dd06      	ble.n	8013da4 <tcp_receive+0x658>
 8013d96:	4b38      	ldr	r3, [pc, #224]	; (8013e78 <tcp_receive+0x72c>)
 8013d98:	f240 523f 	movw	r2, #1343	; 0x53f
 8013d9c:	493a      	ldr	r1, [pc, #232]	; (8013e88 <tcp_receive+0x73c>)
 8013d9e:	4838      	ldr	r0, [pc, #224]	; (8013e80 <tcp_receive+0x734>)
 8013da0:	f005 f976 	bl	8019090 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013da4:	4b33      	ldr	r3, [pc, #204]	; (8013e74 <tcp_receive+0x728>)
 8013da6:	685b      	ldr	r3, [r3, #4]
 8013da8:	891a      	ldrh	r2, [r3, #8]
 8013daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dac:	b29b      	uxth	r3, r3
 8013dae:	1ad3      	subs	r3, r2, r3
 8013db0:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 8013db2:	e00e      	b.n	8013dd2 <tcp_receive+0x686>
          off -= p->len;
 8013db4:	69bb      	ldr	r3, [r7, #24]
 8013db6:	895b      	ldrh	r3, [r3, #10]
 8013db8:	461a      	mov	r2, r3
 8013dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dbc:	1a9b      	subs	r3, r3, r2
 8013dbe:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 8013dc0:	69bb      	ldr	r3, [r7, #24]
 8013dc2:	8a3a      	ldrh	r2, [r7, #16]
 8013dc4:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 8013dc6:	69bb      	ldr	r3, [r7, #24]
 8013dc8:	2200      	movs	r2, #0
 8013dca:	815a      	strh	r2, [r3, #10]
          p = p->next;
 8013dcc:	69bb      	ldr	r3, [r7, #24]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 8013dd2:	69bb      	ldr	r3, [r7, #24]
 8013dd4:	895b      	ldrh	r3, [r3, #10]
 8013dd6:	461a      	mov	r2, r3
 8013dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dda:	4293      	cmp	r3, r2
 8013ddc:	dcea      	bgt.n	8013db4 <tcp_receive+0x668>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 8013dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013de0:	b29b      	uxth	r3, r3
 8013de2:	425b      	negs	r3, r3
 8013de4:	b29b      	uxth	r3, r3
 8013de6:	b21b      	sxth	r3, r3
 8013de8:	4619      	mov	r1, r3
 8013dea:	69b8      	ldr	r0, [r7, #24]
 8013dec:	f7fc fc50 	bl	8010690 <pbuf_header>
 8013df0:	4603      	mov	r3, r0
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d01c      	beq.n	8013e30 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8013df6:	4b20      	ldr	r3, [pc, #128]	; (8013e78 <tcp_receive+0x72c>)
 8013df8:	f240 524c 	movw	r2, #1356	; 0x54c
 8013dfc:	4923      	ldr	r1, [pc, #140]	; (8013e8c <tcp_receive+0x740>)
 8013dfe:	4820      	ldr	r0, [pc, #128]	; (8013e80 <tcp_receive+0x734>)
 8013e00:	f005 f946 	bl	8019090 <iprintf>
 8013e04:	e014      	b.n	8013e30 <tcp_receive+0x6e4>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 8013e06:	4b1b      	ldr	r3, [pc, #108]	; (8013e74 <tcp_receive+0x728>)
 8013e08:	685b      	ldr	r3, [r3, #4]
 8013e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013e0c:	b292      	uxth	r2, r2
 8013e0e:	4252      	negs	r2, r2
 8013e10:	b292      	uxth	r2, r2
 8013e12:	b212      	sxth	r2, r2
 8013e14:	4611      	mov	r1, r2
 8013e16:	4618      	mov	r0, r3
 8013e18:	f7fc fc3a 	bl	8010690 <pbuf_header>
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d006      	beq.n	8013e30 <tcp_receive+0x6e4>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8013e22:	4b15      	ldr	r3, [pc, #84]	; (8013e78 <tcp_receive+0x72c>)
 8013e24:	f240 5251 	movw	r2, #1361	; 0x551
 8013e28:	4918      	ldr	r1, [pc, #96]	; (8013e8c <tcp_receive+0x740>)
 8013e2a:	4815      	ldr	r0, [pc, #84]	; (8013e80 <tcp_receive+0x734>)
 8013e2c:	f005 f930 	bl	8019090 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 8013e30:	4b10      	ldr	r3, [pc, #64]	; (8013e74 <tcp_receive+0x728>)
 8013e32:	891a      	ldrh	r2, [r3, #8]
 8013e34:	4b0e      	ldr	r3, [pc, #56]	; (8013e70 <tcp_receive+0x724>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	b299      	uxth	r1, r3
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e3e:	b29b      	uxth	r3, r3
 8013e40:	1acb      	subs	r3, r1, r3
 8013e42:	b29b      	uxth	r3, r3
 8013e44:	4413      	add	r3, r2
 8013e46:	b29a      	uxth	r2, r3
 8013e48:	4b0a      	ldr	r3, [pc, #40]	; (8013e74 <tcp_receive+0x728>)
 8013e4a:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e50:	4a07      	ldr	r2, [pc, #28]	; (8013e70 <tcp_receive+0x724>)
 8013e52:	6013      	str	r3, [r2, #0]
 8013e54:	4b07      	ldr	r3, [pc, #28]	; (8013e74 <tcp_receive+0x728>)
 8013e56:	68db      	ldr	r3, [r3, #12]
 8013e58:	4a05      	ldr	r2, [pc, #20]	; (8013e70 <tcp_receive+0x724>)
 8013e5a:	6812      	ldr	r2, [r2, #0]
 8013e5c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013e5e:	e025      	b.n	8013eac <tcp_receive+0x760>
 8013e60:	2000c828 	.word	0x2000c828
 8013e64:	2000c82c 	.word	0x2000c82c
 8013e68:	20010104 	.word	0x20010104
 8013e6c:	2000c82e 	.word	0x2000c82e
 8013e70:	2000c824 	.word	0x2000c824
 8013e74:	2000c804 	.word	0x2000c804
 8013e78:	0801b7a4 	.word	0x0801b7a4
 8013e7c:	0801ba50 	.word	0x0801ba50
 8013e80:	0801b80c 	.word	0x0801b80c
 8013e84:	0801ba60 	.word	0x0801ba60
 8013e88:	0801ba70 	.word	0x0801ba70
 8013e8c:	0801ba80 	.word	0x0801ba80
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013e90:	4b87      	ldr	r3, [pc, #540]	; (80140b0 <tcp_receive+0x964>)
 8013e92:	681a      	ldr	r2, [r3, #0]
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e98:	1ad3      	subs	r3, r2, r3
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	da06      	bge.n	8013eac <tcp_receive+0x760>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	7e9b      	ldrb	r3, [r3, #26]
 8013ea2:	f043 0302 	orr.w	r3, r3, #2
 8013ea6:	b2da      	uxtb	r2, r3
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013eac:	4b80      	ldr	r3, [pc, #512]	; (80140b0 <tcp_receive+0x964>)
 8013eae:	681a      	ldr	r2, [r3, #0]
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013eb4:	1ad3      	subs	r3, r2, r3
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	f2c0 8410 	blt.w	80146dc <tcp_receive+0xf90>
 8013ebc:	4b7c      	ldr	r3, [pc, #496]	; (80140b0 <tcp_receive+0x964>)
 8013ebe:	681a      	ldr	r2, [r3, #0]
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ec4:	6879      	ldr	r1, [r7, #4]
 8013ec6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013ec8:	440b      	add	r3, r1
 8013eca:	1ad3      	subs	r3, r2, r3
 8013ecc:	3301      	adds	r3, #1
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	f300 8404 	bgt.w	80146dc <tcp_receive+0xf90>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013ed8:	4b75      	ldr	r3, [pc, #468]	; (80140b0 <tcp_receive+0x964>)
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	429a      	cmp	r2, r3
 8013ede:	f040 8287 	bne.w	80143f0 <tcp_receive+0xca4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013ee2:	4b74      	ldr	r3, [pc, #464]	; (80140b4 <tcp_receive+0x968>)
 8013ee4:	891c      	ldrh	r4, [r3, #8]
 8013ee6:	4b73      	ldr	r3, [pc, #460]	; (80140b4 <tcp_receive+0x968>)
 8013ee8:	68db      	ldr	r3, [r3, #12]
 8013eea:	899b      	ldrh	r3, [r3, #12]
 8013eec:	b29b      	uxth	r3, r3
 8013eee:	4618      	mov	r0, r3
 8013ef0:	f7fb f9d8 	bl	800f2a4 <lwip_htons>
 8013ef4:	4603      	mov	r3, r0
 8013ef6:	f003 0303 	and.w	r3, r3, #3
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d001      	beq.n	8013f02 <tcp_receive+0x7b6>
 8013efe:	2301      	movs	r3, #1
 8013f00:	e000      	b.n	8013f04 <tcp_receive+0x7b8>
 8013f02:	2300      	movs	r3, #0
 8013f04:	4423      	add	r3, r4
 8013f06:	b29a      	uxth	r2, r3
 8013f08:	4b6b      	ldr	r3, [pc, #428]	; (80140b8 <tcp_receive+0x96c>)
 8013f0a:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013f10:	4b69      	ldr	r3, [pc, #420]	; (80140b8 <tcp_receive+0x96c>)
 8013f12:	881b      	ldrh	r3, [r3, #0]
 8013f14:	429a      	cmp	r2, r3
 8013f16:	d26e      	bcs.n	8013ff6 <tcp_receive+0x8aa>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013f18:	4b66      	ldr	r3, [pc, #408]	; (80140b4 <tcp_receive+0x968>)
 8013f1a:	68db      	ldr	r3, [r3, #12]
 8013f1c:	899b      	ldrh	r3, [r3, #12]
 8013f1e:	b29b      	uxth	r3, r3
 8013f20:	4618      	mov	r0, r3
 8013f22:	f7fb f9bf 	bl	800f2a4 <lwip_htons>
 8013f26:	4603      	mov	r3, r0
 8013f28:	f003 0301 	and.w	r3, r3, #1
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d01b      	beq.n	8013f68 <tcp_receive+0x81c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013f30:	4b60      	ldr	r3, [pc, #384]	; (80140b4 <tcp_receive+0x968>)
 8013f32:	68db      	ldr	r3, [r3, #12]
 8013f34:	899b      	ldrh	r3, [r3, #12]
 8013f36:	b29b      	uxth	r3, r3
 8013f38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013f3c:	b29c      	uxth	r4, r3
 8013f3e:	4b5d      	ldr	r3, [pc, #372]	; (80140b4 <tcp_receive+0x968>)
 8013f40:	68db      	ldr	r3, [r3, #12]
 8013f42:	899b      	ldrh	r3, [r3, #12]
 8013f44:	b29b      	uxth	r3, r3
 8013f46:	4618      	mov	r0, r3
 8013f48:	f7fb f9ac 	bl	800f2a4 <lwip_htons>
 8013f4c:	4603      	mov	r3, r0
 8013f4e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013f52:	b29b      	uxth	r3, r3
 8013f54:	4618      	mov	r0, r3
 8013f56:	f7fb f9a5 	bl	800f2a4 <lwip_htons>
 8013f5a:	4603      	mov	r3, r0
 8013f5c:	461a      	mov	r2, r3
 8013f5e:	4b55      	ldr	r3, [pc, #340]	; (80140b4 <tcp_receive+0x968>)
 8013f60:	68db      	ldr	r3, [r3, #12]
 8013f62:	4322      	orrs	r2, r4
 8013f64:	b292      	uxth	r2, r2
 8013f66:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013f6c:	4b51      	ldr	r3, [pc, #324]	; (80140b4 <tcp_receive+0x968>)
 8013f6e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013f70:	4b50      	ldr	r3, [pc, #320]	; (80140b4 <tcp_receive+0x968>)
 8013f72:	68db      	ldr	r3, [r3, #12]
 8013f74:	899b      	ldrh	r3, [r3, #12]
 8013f76:	b29b      	uxth	r3, r3
 8013f78:	4618      	mov	r0, r3
 8013f7a:	f7fb f993 	bl	800f2a4 <lwip_htons>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	f003 0302 	and.w	r3, r3, #2
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	d005      	beq.n	8013f94 <tcp_receive+0x848>
            inseg.len -= 1;
 8013f88:	4b4a      	ldr	r3, [pc, #296]	; (80140b4 <tcp_receive+0x968>)
 8013f8a:	891b      	ldrh	r3, [r3, #8]
 8013f8c:	3b01      	subs	r3, #1
 8013f8e:	b29a      	uxth	r2, r3
 8013f90:	4b48      	ldr	r3, [pc, #288]	; (80140b4 <tcp_receive+0x968>)
 8013f92:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013f94:	4b47      	ldr	r3, [pc, #284]	; (80140b4 <tcp_receive+0x968>)
 8013f96:	685a      	ldr	r2, [r3, #4]
 8013f98:	4b46      	ldr	r3, [pc, #280]	; (80140b4 <tcp_receive+0x968>)
 8013f9a:	891b      	ldrh	r3, [r3, #8]
 8013f9c:	4619      	mov	r1, r3
 8013f9e:	4610      	mov	r0, r2
 8013fa0:	f7fc fa26 	bl	80103f0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013fa4:	4b43      	ldr	r3, [pc, #268]	; (80140b4 <tcp_receive+0x968>)
 8013fa6:	891c      	ldrh	r4, [r3, #8]
 8013fa8:	4b42      	ldr	r3, [pc, #264]	; (80140b4 <tcp_receive+0x968>)
 8013faa:	68db      	ldr	r3, [r3, #12]
 8013fac:	899b      	ldrh	r3, [r3, #12]
 8013fae:	b29b      	uxth	r3, r3
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f7fb f977 	bl	800f2a4 <lwip_htons>
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	f003 0303 	and.w	r3, r3, #3
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d001      	beq.n	8013fc4 <tcp_receive+0x878>
 8013fc0:	2301      	movs	r3, #1
 8013fc2:	e000      	b.n	8013fc6 <tcp_receive+0x87a>
 8013fc4:	2300      	movs	r3, #0
 8013fc6:	4423      	add	r3, r4
 8013fc8:	b29a      	uxth	r2, r3
 8013fca:	4b3b      	ldr	r3, [pc, #236]	; (80140b8 <tcp_receive+0x96c>)
 8013fcc:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013fce:	4b3a      	ldr	r3, [pc, #232]	; (80140b8 <tcp_receive+0x96c>)
 8013fd0:	881b      	ldrh	r3, [r3, #0]
 8013fd2:	461a      	mov	r2, r3
 8013fd4:	4b36      	ldr	r3, [pc, #216]	; (80140b0 <tcp_receive+0x964>)
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	441a      	add	r2, r3
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013fde:	6879      	ldr	r1, [r7, #4]
 8013fe0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013fe2:	440b      	add	r3, r1
 8013fe4:	429a      	cmp	r2, r3
 8013fe6:	d006      	beq.n	8013ff6 <tcp_receive+0x8aa>
 8013fe8:	4b34      	ldr	r3, [pc, #208]	; (80140bc <tcp_receive+0x970>)
 8013fea:	f240 527f 	movw	r2, #1407	; 0x57f
 8013fee:	4934      	ldr	r1, [pc, #208]	; (80140c0 <tcp_receive+0x974>)
 8013ff0:	4834      	ldr	r0, [pc, #208]	; (80140c4 <tcp_receive+0x978>)
 8013ff2:	f005 f84d 	bl	8019090 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	f000 80e1 	beq.w	80141c2 <tcp_receive+0xa76>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014000:	4b2c      	ldr	r3, [pc, #176]	; (80140b4 <tcp_receive+0x968>)
 8014002:	68db      	ldr	r3, [r3, #12]
 8014004:	899b      	ldrh	r3, [r3, #12]
 8014006:	b29b      	uxth	r3, r3
 8014008:	4618      	mov	r0, r3
 801400a:	f7fb f94b 	bl	800f2a4 <lwip_htons>
 801400e:	4603      	mov	r3, r0
 8014010:	f003 0301 	and.w	r3, r3, #1
 8014014:	2b00      	cmp	r3, #0
 8014016:	d010      	beq.n	801403a <tcp_receive+0x8ee>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8014018:	e00a      	b.n	8014030 <tcp_receive+0x8e4>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801401e:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014024:	681a      	ldr	r2, [r3, #0]
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 801402a:	68b8      	ldr	r0, [r7, #8]
 801402c:	f7fd fe6d 	bl	8011d0a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014034:	2b00      	cmp	r3, #0
 8014036:	d1f0      	bne.n	801401a <tcp_receive+0x8ce>
 8014038:	e0c3      	b.n	80141c2 <tcp_receive+0xa76>
            }
          } else {
            next = pcb->ooseq;
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801403e:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014040:	e04f      	b.n	80140e2 <tcp_receive+0x996>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014044:	68db      	ldr	r3, [r3, #12]
 8014046:	899b      	ldrh	r3, [r3, #12]
 8014048:	b29b      	uxth	r3, r3
 801404a:	4618      	mov	r0, r3
 801404c:	f7fb f92a 	bl	800f2a4 <lwip_htons>
 8014050:	4603      	mov	r3, r0
 8014052:	f003 0301 	and.w	r3, r3, #1
 8014056:	2b00      	cmp	r3, #0
 8014058:	d03b      	beq.n	80140d2 <tcp_receive+0x986>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801405a:	4b16      	ldr	r3, [pc, #88]	; (80140b4 <tcp_receive+0x968>)
 801405c:	68db      	ldr	r3, [r3, #12]
 801405e:	899b      	ldrh	r3, [r3, #12]
 8014060:	b29b      	uxth	r3, r3
 8014062:	4618      	mov	r0, r3
 8014064:	f7fb f91e 	bl	800f2a4 <lwip_htons>
 8014068:	4603      	mov	r3, r0
 801406a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801406e:	2b00      	cmp	r3, #0
 8014070:	d12f      	bne.n	80140d2 <tcp_receive+0x986>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014072:	4b10      	ldr	r3, [pc, #64]	; (80140b4 <tcp_receive+0x968>)
 8014074:	68db      	ldr	r3, [r3, #12]
 8014076:	899b      	ldrh	r3, [r3, #12]
 8014078:	b29c      	uxth	r4, r3
 801407a:	2001      	movs	r0, #1
 801407c:	f7fb f912 	bl	800f2a4 <lwip_htons>
 8014080:	4603      	mov	r3, r0
 8014082:	461a      	mov	r2, r3
 8014084:	4b0b      	ldr	r3, [pc, #44]	; (80140b4 <tcp_receive+0x968>)
 8014086:	68db      	ldr	r3, [r3, #12]
 8014088:	4322      	orrs	r2, r4
 801408a:	b292      	uxth	r2, r2
 801408c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801408e:	4b09      	ldr	r3, [pc, #36]	; (80140b4 <tcp_receive+0x968>)
 8014090:	891c      	ldrh	r4, [r3, #8]
 8014092:	4b08      	ldr	r3, [pc, #32]	; (80140b4 <tcp_receive+0x968>)
 8014094:	68db      	ldr	r3, [r3, #12]
 8014096:	899b      	ldrh	r3, [r3, #12]
 8014098:	b29b      	uxth	r3, r3
 801409a:	4618      	mov	r0, r3
 801409c:	f7fb f902 	bl	800f2a4 <lwip_htons>
 80140a0:	4603      	mov	r3, r0
 80140a2:	f003 0303 	and.w	r3, r3, #3
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d00e      	beq.n	80140c8 <tcp_receive+0x97c>
 80140aa:	2301      	movs	r3, #1
 80140ac:	e00d      	b.n	80140ca <tcp_receive+0x97e>
 80140ae:	bf00      	nop
 80140b0:	2000c824 	.word	0x2000c824
 80140b4:	2000c804 	.word	0x2000c804
 80140b8:	2000c82e 	.word	0x2000c82e
 80140bc:	0801b7a4 	.word	0x0801b7a4
 80140c0:	0801ba94 	.word	0x0801ba94
 80140c4:	0801b80c 	.word	0x0801b80c
 80140c8:	2300      	movs	r3, #0
 80140ca:	4423      	add	r3, r4
 80140cc:	b29a      	uxth	r2, r3
 80140ce:	4b95      	ldr	r3, [pc, #596]	; (8014324 <tcp_receive+0xbd8>)
 80140d0:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 80140d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140d4:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 80140d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 80140dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80140de:	f7fd fe14 	bl	8011d0a <tcp_seg_free>
            while (next &&
 80140e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	d00e      	beq.n	8014106 <tcp_receive+0x9ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80140e8:	4b8e      	ldr	r3, [pc, #568]	; (8014324 <tcp_receive+0xbd8>)
 80140ea:	881b      	ldrh	r3, [r3, #0]
 80140ec:	461a      	mov	r2, r3
 80140ee:	4b8e      	ldr	r3, [pc, #568]	; (8014328 <tcp_receive+0xbdc>)
 80140f0:	681b      	ldr	r3, [r3, #0]
 80140f2:	441a      	add	r2, r3
 80140f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140f6:	68db      	ldr	r3, [r3, #12]
 80140f8:	685b      	ldr	r3, [r3, #4]
 80140fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80140fc:	8909      	ldrh	r1, [r1, #8]
 80140fe:	440b      	add	r3, r1
 8014100:	1ad3      	subs	r3, r2, r3
            while (next &&
 8014102:	2b00      	cmp	r3, #0
 8014104:	da9d      	bge.n	8014042 <tcp_receive+0x8f6>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8014106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014108:	2b00      	cmp	r3, #0
 801410a:	d057      	beq.n	80141bc <tcp_receive+0xa70>
                TCP_SEQ_GT(seqno + tcplen,
 801410c:	4b85      	ldr	r3, [pc, #532]	; (8014324 <tcp_receive+0xbd8>)
 801410e:	881b      	ldrh	r3, [r3, #0]
 8014110:	461a      	mov	r2, r3
 8014112:	4b85      	ldr	r3, [pc, #532]	; (8014328 <tcp_receive+0xbdc>)
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	441a      	add	r2, r3
 8014118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801411a:	68db      	ldr	r3, [r3, #12]
 801411c:	685b      	ldr	r3, [r3, #4]
 801411e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014120:	2b00      	cmp	r3, #0
 8014122:	dd4b      	ble.n	80141bc <tcp_receive+0xa70>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8014124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014126:	68db      	ldr	r3, [r3, #12]
 8014128:	685b      	ldr	r3, [r3, #4]
 801412a:	b29a      	uxth	r2, r3
 801412c:	4b7e      	ldr	r3, [pc, #504]	; (8014328 <tcp_receive+0xbdc>)
 801412e:	681b      	ldr	r3, [r3, #0]
 8014130:	b29b      	uxth	r3, r3
 8014132:	1ad3      	subs	r3, r2, r3
 8014134:	b29a      	uxth	r2, r3
 8014136:	4b7d      	ldr	r3, [pc, #500]	; (801432c <tcp_receive+0xbe0>)
 8014138:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801413a:	4b7c      	ldr	r3, [pc, #496]	; (801432c <tcp_receive+0xbe0>)
 801413c:	68db      	ldr	r3, [r3, #12]
 801413e:	899b      	ldrh	r3, [r3, #12]
 8014140:	b29b      	uxth	r3, r3
 8014142:	4618      	mov	r0, r3
 8014144:	f7fb f8ae 	bl	800f2a4 <lwip_htons>
 8014148:	4603      	mov	r3, r0
 801414a:	f003 0302 	and.w	r3, r3, #2
 801414e:	2b00      	cmp	r3, #0
 8014150:	d005      	beq.n	801415e <tcp_receive+0xa12>
                inseg.len -= 1;
 8014152:	4b76      	ldr	r3, [pc, #472]	; (801432c <tcp_receive+0xbe0>)
 8014154:	891b      	ldrh	r3, [r3, #8]
 8014156:	3b01      	subs	r3, #1
 8014158:	b29a      	uxth	r2, r3
 801415a:	4b74      	ldr	r3, [pc, #464]	; (801432c <tcp_receive+0xbe0>)
 801415c:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801415e:	4b73      	ldr	r3, [pc, #460]	; (801432c <tcp_receive+0xbe0>)
 8014160:	685a      	ldr	r2, [r3, #4]
 8014162:	4b72      	ldr	r3, [pc, #456]	; (801432c <tcp_receive+0xbe0>)
 8014164:	891b      	ldrh	r3, [r3, #8]
 8014166:	4619      	mov	r1, r3
 8014168:	4610      	mov	r0, r2
 801416a:	f7fc f941 	bl	80103f0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801416e:	4b6f      	ldr	r3, [pc, #444]	; (801432c <tcp_receive+0xbe0>)
 8014170:	891c      	ldrh	r4, [r3, #8]
 8014172:	4b6e      	ldr	r3, [pc, #440]	; (801432c <tcp_receive+0xbe0>)
 8014174:	68db      	ldr	r3, [r3, #12]
 8014176:	899b      	ldrh	r3, [r3, #12]
 8014178:	b29b      	uxth	r3, r3
 801417a:	4618      	mov	r0, r3
 801417c:	f7fb f892 	bl	800f2a4 <lwip_htons>
 8014180:	4603      	mov	r3, r0
 8014182:	f003 0303 	and.w	r3, r3, #3
 8014186:	2b00      	cmp	r3, #0
 8014188:	d001      	beq.n	801418e <tcp_receive+0xa42>
 801418a:	2301      	movs	r3, #1
 801418c:	e000      	b.n	8014190 <tcp_receive+0xa44>
 801418e:	2300      	movs	r3, #0
 8014190:	4423      	add	r3, r4
 8014192:	b29a      	uxth	r2, r3
 8014194:	4b63      	ldr	r3, [pc, #396]	; (8014324 <tcp_receive+0xbd8>)
 8014196:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014198:	4b62      	ldr	r3, [pc, #392]	; (8014324 <tcp_receive+0xbd8>)
 801419a:	881b      	ldrh	r3, [r3, #0]
 801419c:	461a      	mov	r2, r3
 801419e:	4b62      	ldr	r3, [pc, #392]	; (8014328 <tcp_receive+0xbdc>)
 80141a0:	681b      	ldr	r3, [r3, #0]
 80141a2:	441a      	add	r2, r3
 80141a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141a6:	68db      	ldr	r3, [r3, #12]
 80141a8:	685b      	ldr	r3, [r3, #4]
 80141aa:	429a      	cmp	r2, r3
 80141ac:	d006      	beq.n	80141bc <tcp_receive+0xa70>
 80141ae:	4b60      	ldr	r3, [pc, #384]	; (8014330 <tcp_receive+0xbe4>)
 80141b0:	f240 52af 	movw	r2, #1455	; 0x5af
 80141b4:	495f      	ldr	r1, [pc, #380]	; (8014334 <tcp_receive+0xbe8>)
 80141b6:	4860      	ldr	r0, [pc, #384]	; (8014338 <tcp_receive+0xbec>)
 80141b8:	f004 ff6a 	bl	8019090 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80141c0:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80141c2:	4b58      	ldr	r3, [pc, #352]	; (8014324 <tcp_receive+0xbd8>)
 80141c4:	881b      	ldrh	r3, [r3, #0]
 80141c6:	461a      	mov	r2, r3
 80141c8:	4b57      	ldr	r3, [pc, #348]	; (8014328 <tcp_receive+0xbdc>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	441a      	add	r2, r3
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80141d6:	4b53      	ldr	r3, [pc, #332]	; (8014324 <tcp_receive+0xbd8>)
 80141d8:	881b      	ldrh	r3, [r3, #0]
 80141da:	429a      	cmp	r2, r3
 80141dc:	d206      	bcs.n	80141ec <tcp_receive+0xaa0>
 80141de:	4b54      	ldr	r3, [pc, #336]	; (8014330 <tcp_receive+0xbe4>)
 80141e0:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80141e4:	4955      	ldr	r1, [pc, #340]	; (801433c <tcp_receive+0xbf0>)
 80141e6:	4854      	ldr	r0, [pc, #336]	; (8014338 <tcp_receive+0xbec>)
 80141e8:	f004 ff52 	bl	8019090 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80141f0:	4b4c      	ldr	r3, [pc, #304]	; (8014324 <tcp_receive+0xbd8>)
 80141f2:	881b      	ldrh	r3, [r3, #0]
 80141f4:	1ad3      	subs	r3, r2, r3
 80141f6:	b29a      	uxth	r2, r3
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80141fc:	6878      	ldr	r0, [r7, #4]
 80141fe:	f7fd f8f7 	bl	80113f0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8014202:	4b4a      	ldr	r3, [pc, #296]	; (801432c <tcp_receive+0xbe0>)
 8014204:	685b      	ldr	r3, [r3, #4]
 8014206:	891b      	ldrh	r3, [r3, #8]
 8014208:	2b00      	cmp	r3, #0
 801420a:	d006      	beq.n	801421a <tcp_receive+0xace>
          recv_data = inseg.p;
 801420c:	4b47      	ldr	r3, [pc, #284]	; (801432c <tcp_receive+0xbe0>)
 801420e:	685b      	ldr	r3, [r3, #4]
 8014210:	4a4b      	ldr	r2, [pc, #300]	; (8014340 <tcp_receive+0xbf4>)
 8014212:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014214:	4b45      	ldr	r3, [pc, #276]	; (801432c <tcp_receive+0xbe0>)
 8014216:	2200      	movs	r2, #0
 8014218:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801421a:	4b44      	ldr	r3, [pc, #272]	; (801432c <tcp_receive+0xbe0>)
 801421c:	68db      	ldr	r3, [r3, #12]
 801421e:	899b      	ldrh	r3, [r3, #12]
 8014220:	b29b      	uxth	r3, r3
 8014222:	4618      	mov	r0, r3
 8014224:	f7fb f83e 	bl	800f2a4 <lwip_htons>
 8014228:	4603      	mov	r3, r0
 801422a:	f003 0301 	and.w	r3, r3, #1
 801422e:	2b00      	cmp	r3, #0
 8014230:	f000 80b4 	beq.w	801439c <tcp_receive+0xc50>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014234:	4b43      	ldr	r3, [pc, #268]	; (8014344 <tcp_receive+0xbf8>)
 8014236:	781b      	ldrb	r3, [r3, #0]
 8014238:	f043 0320 	orr.w	r3, r3, #32
 801423c:	b2da      	uxtb	r2, r3
 801423e:	4b41      	ldr	r3, [pc, #260]	; (8014344 <tcp_receive+0xbf8>)
 8014240:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014242:	e0ab      	b.n	801439c <tcp_receive+0xc50>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014248:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801424e:	68db      	ldr	r3, [r3, #12]
 8014250:	685b      	ldr	r3, [r3, #4]
 8014252:	4a35      	ldr	r2, [pc, #212]	; (8014328 <tcp_receive+0xbdc>)
 8014254:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	891b      	ldrh	r3, [r3, #8]
 801425a:	461c      	mov	r4, r3
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	68db      	ldr	r3, [r3, #12]
 8014260:	899b      	ldrh	r3, [r3, #12]
 8014262:	b29b      	uxth	r3, r3
 8014264:	4618      	mov	r0, r3
 8014266:	f7fb f81d 	bl	800f2a4 <lwip_htons>
 801426a:	4603      	mov	r3, r0
 801426c:	f003 0303 	and.w	r3, r3, #3
 8014270:	2b00      	cmp	r3, #0
 8014272:	d001      	beq.n	8014278 <tcp_receive+0xb2c>
 8014274:	2301      	movs	r3, #1
 8014276:	e000      	b.n	801427a <tcp_receive+0xb2e>
 8014278:	2300      	movs	r3, #0
 801427a:	191a      	adds	r2, r3, r4
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014280:	441a      	add	r2, r3
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801428a:	461c      	mov	r4, r3
 801428c:	68fb      	ldr	r3, [r7, #12]
 801428e:	891b      	ldrh	r3, [r3, #8]
 8014290:	461d      	mov	r5, r3
 8014292:	68fb      	ldr	r3, [r7, #12]
 8014294:	68db      	ldr	r3, [r3, #12]
 8014296:	899b      	ldrh	r3, [r3, #12]
 8014298:	b29b      	uxth	r3, r3
 801429a:	4618      	mov	r0, r3
 801429c:	f7fb f802 	bl	800f2a4 <lwip_htons>
 80142a0:	4603      	mov	r3, r0
 80142a2:	f003 0303 	and.w	r3, r3, #3
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d001      	beq.n	80142ae <tcp_receive+0xb62>
 80142aa:	2301      	movs	r3, #1
 80142ac:	e000      	b.n	80142b0 <tcp_receive+0xb64>
 80142ae:	2300      	movs	r3, #0
 80142b0:	442b      	add	r3, r5
 80142b2:	429c      	cmp	r4, r3
 80142b4:	d206      	bcs.n	80142c4 <tcp_receive+0xb78>
 80142b6:	4b1e      	ldr	r3, [pc, #120]	; (8014330 <tcp_receive+0xbe4>)
 80142b8:	f240 52de 	movw	r2, #1502	; 0x5de
 80142bc:	4922      	ldr	r1, [pc, #136]	; (8014348 <tcp_receive+0xbfc>)
 80142be:	481e      	ldr	r0, [pc, #120]	; (8014338 <tcp_receive+0xbec>)
 80142c0:	f004 fee6 	bl	8019090 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	891b      	ldrh	r3, [r3, #8]
 80142c8:	461c      	mov	r4, r3
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	68db      	ldr	r3, [r3, #12]
 80142ce:	899b      	ldrh	r3, [r3, #12]
 80142d0:	b29b      	uxth	r3, r3
 80142d2:	4618      	mov	r0, r3
 80142d4:	f7fa ffe6 	bl	800f2a4 <lwip_htons>
 80142d8:	4603      	mov	r3, r0
 80142da:	f003 0303 	and.w	r3, r3, #3
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d001      	beq.n	80142e6 <tcp_receive+0xb9a>
 80142e2:	2301      	movs	r3, #1
 80142e4:	e000      	b.n	80142e8 <tcp_receive+0xb9c>
 80142e6:	2300      	movs	r3, #0
 80142e8:	1919      	adds	r1, r3, r4
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80142ee:	b28b      	uxth	r3, r1
 80142f0:	1ad3      	subs	r3, r2, r3
 80142f2:	b29a      	uxth	r2, r3
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80142f8:	6878      	ldr	r0, [r7, #4]
 80142fa:	f7fd f879 	bl	80113f0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	685b      	ldr	r3, [r3, #4]
 8014302:	891b      	ldrh	r3, [r3, #8]
 8014304:	2b00      	cmp	r3, #0
 8014306:	d028      	beq.n	801435a <tcp_receive+0xc0e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8014308:	4b0d      	ldr	r3, [pc, #52]	; (8014340 <tcp_receive+0xbf4>)
 801430a:	681b      	ldr	r3, [r3, #0]
 801430c:	2b00      	cmp	r3, #0
 801430e:	d01d      	beq.n	801434c <tcp_receive+0xc00>
              pbuf_cat(recv_data, cseg->p);
 8014310:	4b0b      	ldr	r3, [pc, #44]	; (8014340 <tcp_receive+0xbf4>)
 8014312:	681a      	ldr	r2, [r3, #0]
 8014314:	68fb      	ldr	r3, [r7, #12]
 8014316:	685b      	ldr	r3, [r3, #4]
 8014318:	4619      	mov	r1, r3
 801431a:	4610      	mov	r0, r2
 801431c:	f7fc fab6 	bl	801088c <pbuf_cat>
 8014320:	e018      	b.n	8014354 <tcp_receive+0xc08>
 8014322:	bf00      	nop
 8014324:	2000c82e 	.word	0x2000c82e
 8014328:	2000c824 	.word	0x2000c824
 801432c:	2000c804 	.word	0x2000c804
 8014330:	0801b7a4 	.word	0x0801b7a4
 8014334:	0801bacc 	.word	0x0801bacc
 8014338:	0801b80c 	.word	0x0801b80c
 801433c:	0801bb08 	.word	0x0801bb08
 8014340:	2000c834 	.word	0x2000c834
 8014344:	2000c831 	.word	0x2000c831
 8014348:	0801bb28 	.word	0x0801bb28
            } else {
              recv_data = cseg->p;
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	685b      	ldr	r3, [r3, #4]
 8014350:	4a71      	ldr	r2, [pc, #452]	; (8014518 <tcp_receive+0xdcc>)
 8014352:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	2200      	movs	r2, #0
 8014358:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801435a:	68fb      	ldr	r3, [r7, #12]
 801435c:	68db      	ldr	r3, [r3, #12]
 801435e:	899b      	ldrh	r3, [r3, #12]
 8014360:	b29b      	uxth	r3, r3
 8014362:	4618      	mov	r0, r3
 8014364:	f7fa ff9e 	bl	800f2a4 <lwip_htons>
 8014368:	4603      	mov	r3, r0
 801436a:	f003 0301 	and.w	r3, r3, #1
 801436e:	2b00      	cmp	r3, #0
 8014370:	d00d      	beq.n	801438e <tcp_receive+0xc42>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014372:	4b6a      	ldr	r3, [pc, #424]	; (801451c <tcp_receive+0xdd0>)
 8014374:	781b      	ldrb	r3, [r3, #0]
 8014376:	f043 0320 	orr.w	r3, r3, #32
 801437a:	b2da      	uxtb	r2, r3
 801437c:	4b67      	ldr	r3, [pc, #412]	; (801451c <tcp_receive+0xdd0>)
 801437e:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	7d1b      	ldrb	r3, [r3, #20]
 8014384:	2b04      	cmp	r3, #4
 8014386:	d102      	bne.n	801438e <tcp_receive+0xc42>
              pcb->state = CLOSE_WAIT;
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	2207      	movs	r2, #7
 801438c:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	681a      	ldr	r2, [r3, #0]
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 8014396:	68f8      	ldr	r0, [r7, #12]
 8014398:	f7fd fcb7 	bl	8011d0a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d008      	beq.n	80143b6 <tcp_receive+0xc6a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143a8:	68db      	ldr	r3, [r3, #12]
 80143aa:	685a      	ldr	r2, [r3, #4]
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80143b0:	429a      	cmp	r2, r3
 80143b2:	f43f af47 	beq.w	8014244 <tcp_receive+0xaf8>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	7e9b      	ldrb	r3, [r3, #26]
 80143ba:	f003 0301 	and.w	r3, r3, #1
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d00e      	beq.n	80143e0 <tcp_receive+0xc94>
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	7e9b      	ldrb	r3, [r3, #26]
 80143c6:	f023 0301 	bic.w	r3, r3, #1
 80143ca:	b2da      	uxtb	r2, r3
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	769a      	strb	r2, [r3, #26]
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	7e9b      	ldrb	r3, [r3, #26]
 80143d4:	f043 0302 	orr.w	r3, r3, #2
 80143d8:	b2da      	uxtb	r2, r3
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80143de:	e181      	b.n	80146e4 <tcp_receive+0xf98>
        tcp_ack(pcb);
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	7e9b      	ldrb	r3, [r3, #26]
 80143e4:	f043 0301 	orr.w	r3, r3, #1
 80143e8:	b2da      	uxtb	r2, r3
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80143ee:	e179      	b.n	80146e4 <tcp_receive+0xf98>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 80143f0:	6878      	ldr	r0, [r7, #4]
 80143f2:	f001 f8c5 	bl	8015580 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d106      	bne.n	801440c <tcp_receive+0xcc0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80143fe:	4848      	ldr	r0, [pc, #288]	; (8014520 <tcp_receive+0xdd4>)
 8014400:	f7fd fc9b 	bl	8011d3a <tcp_seg_copy>
 8014404:	4602      	mov	r2, r0
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 801440a:	e16b      	b.n	80146e4 <tcp_receive+0xf98>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 801440c:	2300      	movs	r3, #0
 801440e:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014414:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014416:	e150      	b.n	80146ba <tcp_receive+0xf6e>
            if (seqno == next->tcphdr->seqno) {
 8014418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801441a:	68db      	ldr	r3, [r3, #12]
 801441c:	685a      	ldr	r2, [r3, #4]
 801441e:	4b41      	ldr	r3, [pc, #260]	; (8014524 <tcp_receive+0xdd8>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	429a      	cmp	r2, r3
 8014424:	d11d      	bne.n	8014462 <tcp_receive+0xd16>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014426:	4b3e      	ldr	r3, [pc, #248]	; (8014520 <tcp_receive+0xdd4>)
 8014428:	891a      	ldrh	r2, [r3, #8]
 801442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801442c:	891b      	ldrh	r3, [r3, #8]
 801442e:	429a      	cmp	r2, r3
 8014430:	f240 8148 	bls.w	80146c4 <tcp_receive+0xf78>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 8014434:	483a      	ldr	r0, [pc, #232]	; (8014520 <tcp_receive+0xdd4>)
 8014436:	f7fd fc80 	bl	8011d3a <tcp_seg_copy>
 801443a:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	2b00      	cmp	r3, #0
 8014440:	f000 8142 	beq.w	80146c8 <tcp_receive+0xf7c>
                  if (prev != NULL) {
 8014444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014446:	2b00      	cmp	r3, #0
 8014448:	d003      	beq.n	8014452 <tcp_receive+0xd06>
                    prev->next = cseg;
 801444a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801444c:	68fa      	ldr	r2, [r7, #12]
 801444e:	601a      	str	r2, [r3, #0]
 8014450:	e002      	b.n	8014458 <tcp_receive+0xd0c>
                  } else {
                    pcb->ooseq = cseg;
 8014452:	687b      	ldr	r3, [r7, #4]
 8014454:	68fa      	ldr	r2, [r7, #12]
 8014456:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014458:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801445a:	68f8      	ldr	r0, [r7, #12]
 801445c:	f7ff f900 	bl	8013660 <tcp_oos_insert_segment>
                }
                break;
 8014460:	e132      	b.n	80146c8 <tcp_receive+0xf7c>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014464:	2b00      	cmp	r3, #0
 8014466:	d117      	bne.n	8014498 <tcp_receive+0xd4c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014468:	4b2e      	ldr	r3, [pc, #184]	; (8014524 <tcp_receive+0xdd8>)
 801446a:	681a      	ldr	r2, [r3, #0]
 801446c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801446e:	68db      	ldr	r3, [r3, #12]
 8014470:	685b      	ldr	r3, [r3, #4]
 8014472:	1ad3      	subs	r3, r2, r3
 8014474:	2b00      	cmp	r3, #0
 8014476:	da57      	bge.n	8014528 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 8014478:	4829      	ldr	r0, [pc, #164]	; (8014520 <tcp_receive+0xdd4>)
 801447a:	f7fd fc5e 	bl	8011d3a <tcp_seg_copy>
 801447e:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	2b00      	cmp	r3, #0
 8014484:	f000 8122 	beq.w	80146cc <tcp_receive+0xf80>
                    pcb->ooseq = cseg;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	68fa      	ldr	r2, [r7, #12]
 801448c:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 801448e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014490:	68f8      	ldr	r0, [r7, #12]
 8014492:	f7ff f8e5 	bl	8013660 <tcp_oos_insert_segment>
                  }
                  break;
 8014496:	e119      	b.n	80146cc <tcp_receive+0xf80>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8014498:	4b22      	ldr	r3, [pc, #136]	; (8014524 <tcp_receive+0xdd8>)
 801449a:	681a      	ldr	r2, [r3, #0]
 801449c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801449e:	68db      	ldr	r3, [r3, #12]
 80144a0:	685b      	ldr	r3, [r3, #4]
 80144a2:	1ad3      	subs	r3, r2, r3
 80144a4:	3b01      	subs	r3, #1
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	db3e      	blt.n	8014528 <tcp_receive+0xddc>
 80144aa:	4b1e      	ldr	r3, [pc, #120]	; (8014524 <tcp_receive+0xdd8>)
 80144ac:	681a      	ldr	r2, [r3, #0]
 80144ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144b0:	68db      	ldr	r3, [r3, #12]
 80144b2:	685b      	ldr	r3, [r3, #4]
 80144b4:	1ad3      	subs	r3, r2, r3
 80144b6:	3301      	adds	r3, #1
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	dc35      	bgt.n	8014528 <tcp_receive+0xddc>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 80144bc:	4818      	ldr	r0, [pc, #96]	; (8014520 <tcp_receive+0xdd4>)
 80144be:	f7fd fc3c 	bl	8011d3a <tcp_seg_copy>
 80144c2:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 80144c4:	68fb      	ldr	r3, [r7, #12]
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	f000 8102 	beq.w	80146d0 <tcp_receive+0xf84>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80144cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144ce:	68db      	ldr	r3, [r3, #12]
 80144d0:	685b      	ldr	r3, [r3, #4]
 80144d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80144d4:	8912      	ldrh	r2, [r2, #8]
 80144d6:	441a      	add	r2, r3
 80144d8:	4b12      	ldr	r3, [pc, #72]	; (8014524 <tcp_receive+0xdd8>)
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	1ad3      	subs	r3, r2, r3
 80144de:	2b00      	cmp	r3, #0
 80144e0:	dd12      	ble.n	8014508 <tcp_receive+0xdbc>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80144e2:	4b10      	ldr	r3, [pc, #64]	; (8014524 <tcp_receive+0xdd8>)
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	b29a      	uxth	r2, r3
 80144e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144ea:	68db      	ldr	r3, [r3, #12]
 80144ec:	685b      	ldr	r3, [r3, #4]
 80144ee:	b29b      	uxth	r3, r3
 80144f0:	1ad3      	subs	r3, r2, r3
 80144f2:	b29a      	uxth	r2, r3
 80144f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144f6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80144f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144fa:	685a      	ldr	r2, [r3, #4]
 80144fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144fe:	891b      	ldrh	r3, [r3, #8]
 8014500:	4619      	mov	r1, r3
 8014502:	4610      	mov	r0, r2
 8014504:	f7fb ff74 	bl	80103f0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801450a:	68fa      	ldr	r2, [r7, #12]
 801450c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801450e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014510:	68f8      	ldr	r0, [r7, #12]
 8014512:	f7ff f8a5 	bl	8013660 <tcp_oos_insert_segment>
                  }
                  break;
 8014516:	e0db      	b.n	80146d0 <tcp_receive+0xf84>
 8014518:	2000c834 	.word	0x2000c834
 801451c:	2000c831 	.word	0x2000c831
 8014520:	2000c804 	.word	0x2000c804
 8014524:	2000c824 	.word	0x2000c824
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801452a:	681b      	ldr	r3, [r3, #0]
 801452c:	2b00      	cmp	r3, #0
 801452e:	f040 80bf 	bne.w	80146b0 <tcp_receive+0xf64>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014532:	4b7c      	ldr	r3, [pc, #496]	; (8014724 <tcp_receive+0xfd8>)
 8014534:	681a      	ldr	r2, [r3, #0]
 8014536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014538:	68db      	ldr	r3, [r3, #12]
 801453a:	685b      	ldr	r3, [r3, #4]
 801453c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801453e:	2b00      	cmp	r3, #0
 8014540:	f340 80b6 	ble.w	80146b0 <tcp_receive+0xf64>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014546:	68db      	ldr	r3, [r3, #12]
 8014548:	899b      	ldrh	r3, [r3, #12]
 801454a:	b29b      	uxth	r3, r3
 801454c:	4618      	mov	r0, r3
 801454e:	f7fa fea9 	bl	800f2a4 <lwip_htons>
 8014552:	4603      	mov	r3, r0
 8014554:	f003 0301 	and.w	r3, r3, #1
 8014558:	2b00      	cmp	r3, #0
 801455a:	f040 80bb 	bne.w	80146d4 <tcp_receive+0xf88>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801455e:	4872      	ldr	r0, [pc, #456]	; (8014728 <tcp_receive+0xfdc>)
 8014560:	f7fd fbeb 	bl	8011d3a <tcp_seg_copy>
 8014564:	4602      	mov	r2, r0
 8014566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014568:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801456a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	2b00      	cmp	r3, #0
 8014570:	f000 80b2 	beq.w	80146d8 <tcp_receive+0xf8c>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014576:	68db      	ldr	r3, [r3, #12]
 8014578:	685b      	ldr	r3, [r3, #4]
 801457a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801457c:	8912      	ldrh	r2, [r2, #8]
 801457e:	441a      	add	r2, r3
 8014580:	4b68      	ldr	r3, [pc, #416]	; (8014724 <tcp_receive+0xfd8>)
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	1ad3      	subs	r3, r2, r3
 8014586:	2b00      	cmp	r3, #0
 8014588:	dd12      	ble.n	80145b0 <tcp_receive+0xe64>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801458a:	4b66      	ldr	r3, [pc, #408]	; (8014724 <tcp_receive+0xfd8>)
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	b29a      	uxth	r2, r3
 8014590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014592:	68db      	ldr	r3, [r3, #12]
 8014594:	685b      	ldr	r3, [r3, #4]
 8014596:	b29b      	uxth	r3, r3
 8014598:	1ad3      	subs	r3, r2, r3
 801459a:	b29a      	uxth	r2, r3
 801459c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801459e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80145a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145a2:	685a      	ldr	r2, [r3, #4]
 80145a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145a6:	891b      	ldrh	r3, [r3, #8]
 80145a8:	4619      	mov	r1, r3
 80145aa:	4610      	mov	r0, r2
 80145ac:	f7fb ff20 	bl	80103f0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80145b0:	4b5e      	ldr	r3, [pc, #376]	; (801472c <tcp_receive+0xfe0>)
 80145b2:	881b      	ldrh	r3, [r3, #0]
 80145b4:	461a      	mov	r2, r3
 80145b6:	4b5b      	ldr	r3, [pc, #364]	; (8014724 <tcp_receive+0xfd8>)
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	441a      	add	r2, r3
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145c0:	6879      	ldr	r1, [r7, #4]
 80145c2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80145c4:	440b      	add	r3, r1
 80145c6:	1ad3      	subs	r3, r2, r3
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	f340 8085 	ble.w	80146d8 <tcp_receive+0xf8c>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80145ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	68db      	ldr	r3, [r3, #12]
 80145d4:	899b      	ldrh	r3, [r3, #12]
 80145d6:	b29b      	uxth	r3, r3
 80145d8:	4618      	mov	r0, r3
 80145da:	f7fa fe63 	bl	800f2a4 <lwip_htons>
 80145de:	4603      	mov	r3, r0
 80145e0:	f003 0301 	and.w	r3, r3, #1
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d01e      	beq.n	8014626 <tcp_receive+0xeda>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80145e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	68db      	ldr	r3, [r3, #12]
 80145ee:	899b      	ldrh	r3, [r3, #12]
 80145f0:	b29b      	uxth	r3, r3
 80145f2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80145f6:	b29c      	uxth	r4, r3
 80145f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	68db      	ldr	r3, [r3, #12]
 80145fe:	899b      	ldrh	r3, [r3, #12]
 8014600:	b29b      	uxth	r3, r3
 8014602:	4618      	mov	r0, r3
 8014604:	f7fa fe4e 	bl	800f2a4 <lwip_htons>
 8014608:	4603      	mov	r3, r0
 801460a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801460e:	b29b      	uxth	r3, r3
 8014610:	4618      	mov	r0, r3
 8014612:	f7fa fe47 	bl	800f2a4 <lwip_htons>
 8014616:	4603      	mov	r3, r0
 8014618:	461a      	mov	r2, r3
 801461a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	68db      	ldr	r3, [r3, #12]
 8014620:	4322      	orrs	r2, r4
 8014622:	b292      	uxth	r2, r2
 8014624:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801462a:	b29a      	uxth	r2, r3
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014630:	4413      	add	r3, r2
 8014632:	b299      	uxth	r1, r3
 8014634:	4b3b      	ldr	r3, [pc, #236]	; (8014724 <tcp_receive+0xfd8>)
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	b29a      	uxth	r2, r3
 801463a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	1a8a      	subs	r2, r1, r2
 8014640:	b292      	uxth	r2, r2
 8014642:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014646:	681b      	ldr	r3, [r3, #0]
 8014648:	685a      	ldr	r2, [r3, #4]
 801464a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	891b      	ldrh	r3, [r3, #8]
 8014650:	4619      	mov	r1, r3
 8014652:	4610      	mov	r0, r2
 8014654:	f7fb fecc 	bl	80103f0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	891c      	ldrh	r4, [r3, #8]
 801465e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	68db      	ldr	r3, [r3, #12]
 8014664:	899b      	ldrh	r3, [r3, #12]
 8014666:	b29b      	uxth	r3, r3
 8014668:	4618      	mov	r0, r3
 801466a:	f7fa fe1b 	bl	800f2a4 <lwip_htons>
 801466e:	4603      	mov	r3, r0
 8014670:	f003 0303 	and.w	r3, r3, #3
 8014674:	2b00      	cmp	r3, #0
 8014676:	d001      	beq.n	801467c <tcp_receive+0xf30>
 8014678:	2301      	movs	r3, #1
 801467a:	e000      	b.n	801467e <tcp_receive+0xf32>
 801467c:	2300      	movs	r3, #0
 801467e:	4423      	add	r3, r4
 8014680:	b29a      	uxth	r2, r3
 8014682:	4b2a      	ldr	r3, [pc, #168]	; (801472c <tcp_receive+0xfe0>)
 8014684:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014686:	4b29      	ldr	r3, [pc, #164]	; (801472c <tcp_receive+0xfe0>)
 8014688:	881b      	ldrh	r3, [r3, #0]
 801468a:	461a      	mov	r2, r3
 801468c:	4b25      	ldr	r3, [pc, #148]	; (8014724 <tcp_receive+0xfd8>)
 801468e:	681b      	ldr	r3, [r3, #0]
 8014690:	441a      	add	r2, r3
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014696:	6879      	ldr	r1, [r7, #4]
 8014698:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801469a:	440b      	add	r3, r1
 801469c:	429a      	cmp	r2, r3
 801469e:	d01b      	beq.n	80146d8 <tcp_receive+0xf8c>
 80146a0:	4b23      	ldr	r3, [pc, #140]	; (8014730 <tcp_receive+0xfe4>)
 80146a2:	f240 627b 	movw	r2, #1659	; 0x67b
 80146a6:	4923      	ldr	r1, [pc, #140]	; (8014734 <tcp_receive+0xfe8>)
 80146a8:	4823      	ldr	r0, [pc, #140]	; (8014738 <tcp_receive+0xfec>)
 80146aa:	f004 fcf1 	bl	8019090 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80146ae:	e013      	b.n	80146d8 <tcp_receive+0xf8c>
              }
            }
            prev = next;
 80146b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146b2:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80146b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80146ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146bc:	2b00      	cmp	r3, #0
 80146be:	f47f aeab 	bne.w	8014418 <tcp_receive+0xccc>
      if (pcb->rcv_nxt == seqno) {
 80146c2:	e00f      	b.n	80146e4 <tcp_receive+0xf98>
                break;
 80146c4:	bf00      	nop
 80146c6:	e00d      	b.n	80146e4 <tcp_receive+0xf98>
                break;
 80146c8:	bf00      	nop
 80146ca:	e00b      	b.n	80146e4 <tcp_receive+0xf98>
                  break;
 80146cc:	bf00      	nop
 80146ce:	e009      	b.n	80146e4 <tcp_receive+0xf98>
                  break;
 80146d0:	bf00      	nop
 80146d2:	e007      	b.n	80146e4 <tcp_receive+0xf98>
                  break;
 80146d4:	bf00      	nop
 80146d6:	e005      	b.n	80146e4 <tcp_receive+0xf98>
                break;
 80146d8:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 80146da:	e003      	b.n	80146e4 <tcp_receive+0xf98>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80146dc:	6878      	ldr	r0, [r7, #4]
 80146de:	f000 ff4f 	bl	8015580 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80146e2:	e01a      	b.n	801471a <tcp_receive+0xfce>
 80146e4:	e019      	b.n	801471a <tcp_receive+0xfce>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80146e6:	4b0f      	ldr	r3, [pc, #60]	; (8014724 <tcp_receive+0xfd8>)
 80146e8:	681a      	ldr	r2, [r3, #0]
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146ee:	1ad3      	subs	r3, r2, r3
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	db0a      	blt.n	801470a <tcp_receive+0xfbe>
 80146f4:	4b0b      	ldr	r3, [pc, #44]	; (8014724 <tcp_receive+0xfd8>)
 80146f6:	681a      	ldr	r2, [r3, #0]
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146fc:	6879      	ldr	r1, [r7, #4]
 80146fe:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014700:	440b      	add	r3, r1
 8014702:	1ad3      	subs	r3, r2, r3
 8014704:	3301      	adds	r3, #1
 8014706:	2b00      	cmp	r3, #0
 8014708:	dd07      	ble.n	801471a <tcp_receive+0xfce>
      tcp_ack_now(pcb);
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	7e9b      	ldrb	r3, [r3, #26]
 801470e:	f043 0302 	orr.w	r3, r3, #2
 8014712:	b2da      	uxtb	r2, r3
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	769a      	strb	r2, [r3, #26]
    }
  }
}
 8014718:	e7ff      	b.n	801471a <tcp_receive+0xfce>
 801471a:	bf00      	nop
 801471c:	3734      	adds	r7, #52	; 0x34
 801471e:	46bd      	mov	sp, r7
 8014720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014722:	bf00      	nop
 8014724:	2000c824 	.word	0x2000c824
 8014728:	2000c804 	.word	0x2000c804
 801472c:	2000c82e 	.word	0x2000c82e
 8014730:	0801b7a4 	.word	0x0801b7a4
 8014734:	0801ba94 	.word	0x0801ba94
 8014738:	0801b80c 	.word	0x0801b80c

0801473c <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 801473c:	b480      	push	{r7}
 801473e:	b083      	sub	sp, #12
 8014740:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8014742:	4b18      	ldr	r3, [pc, #96]	; (80147a4 <tcp_getoptbyte+0x68>)
 8014744:	681b      	ldr	r3, [r3, #0]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d005      	beq.n	8014756 <tcp_getoptbyte+0x1a>
 801474a:	4b17      	ldr	r3, [pc, #92]	; (80147a8 <tcp_getoptbyte+0x6c>)
 801474c:	881a      	ldrh	r2, [r3, #0]
 801474e:	4b17      	ldr	r3, [pc, #92]	; (80147ac <tcp_getoptbyte+0x70>)
 8014750:	881b      	ldrh	r3, [r3, #0]
 8014752:	429a      	cmp	r2, r3
 8014754:	d20e      	bcs.n	8014774 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8014756:	4b16      	ldr	r3, [pc, #88]	; (80147b0 <tcp_getoptbyte+0x74>)
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	3314      	adds	r3, #20
 801475c:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 801475e:	4b12      	ldr	r3, [pc, #72]	; (80147a8 <tcp_getoptbyte+0x6c>)
 8014760:	881b      	ldrh	r3, [r3, #0]
 8014762:	1c5a      	adds	r2, r3, #1
 8014764:	b291      	uxth	r1, r2
 8014766:	4a10      	ldr	r2, [pc, #64]	; (80147a8 <tcp_getoptbyte+0x6c>)
 8014768:	8011      	strh	r1, [r2, #0]
 801476a:	461a      	mov	r2, r3
 801476c:	683b      	ldr	r3, [r7, #0]
 801476e:	4413      	add	r3, r2
 8014770:	781b      	ldrb	r3, [r3, #0]
 8014772:	e010      	b.n	8014796 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8014774:	4b0c      	ldr	r3, [pc, #48]	; (80147a8 <tcp_getoptbyte+0x6c>)
 8014776:	881b      	ldrh	r3, [r3, #0]
 8014778:	1c5a      	adds	r2, r3, #1
 801477a:	b291      	uxth	r1, r2
 801477c:	4a0a      	ldr	r2, [pc, #40]	; (80147a8 <tcp_getoptbyte+0x6c>)
 801477e:	8011      	strh	r1, [r2, #0]
 8014780:	b2da      	uxtb	r2, r3
 8014782:	4b0a      	ldr	r3, [pc, #40]	; (80147ac <tcp_getoptbyte+0x70>)
 8014784:	881b      	ldrh	r3, [r3, #0]
 8014786:	b2db      	uxtb	r3, r3
 8014788:	1ad3      	subs	r3, r2, r3
 801478a:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 801478c:	4b05      	ldr	r3, [pc, #20]	; (80147a4 <tcp_getoptbyte+0x68>)
 801478e:	681a      	ldr	r2, [r3, #0]
 8014790:	79fb      	ldrb	r3, [r7, #7]
 8014792:	4413      	add	r3, r2
 8014794:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014796:	4618      	mov	r0, r3
 8014798:	370c      	adds	r7, #12
 801479a:	46bd      	mov	sp, r7
 801479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a0:	4770      	bx	lr
 80147a2:	bf00      	nop
 80147a4:	2000c81c 	.word	0x2000c81c
 80147a8:	2000c820 	.word	0x2000c820
 80147ac:	2000c81a 	.word	0x2000c81a
 80147b0:	2000c814 	.word	0x2000c814

080147b4 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b084      	sub	sp, #16
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80147bc:	4b2d      	ldr	r3, [pc, #180]	; (8014874 <tcp_parseopt+0xc0>)
 80147be:	881b      	ldrh	r3, [r3, #0]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d053      	beq.n	801486c <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80147c4:	4b2c      	ldr	r3, [pc, #176]	; (8014878 <tcp_parseopt+0xc4>)
 80147c6:	2200      	movs	r2, #0
 80147c8:	801a      	strh	r2, [r3, #0]
 80147ca:	e043      	b.n	8014854 <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 80147cc:	f7ff ffb6 	bl	801473c <tcp_getoptbyte>
 80147d0:	4603      	mov	r3, r0
 80147d2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80147d4:	7bfb      	ldrb	r3, [r7, #15]
 80147d6:	2b01      	cmp	r3, #1
 80147d8:	d03c      	beq.n	8014854 <tcp_parseopt+0xa0>
 80147da:	2b02      	cmp	r3, #2
 80147dc:	d002      	beq.n	80147e4 <tcp_parseopt+0x30>
 80147de:	2b00      	cmp	r3, #0
 80147e0:	d03f      	beq.n	8014862 <tcp_parseopt+0xae>
 80147e2:	e026      	b.n	8014832 <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80147e4:	f7ff ffaa 	bl	801473c <tcp_getoptbyte>
 80147e8:	4603      	mov	r3, r0
 80147ea:	2b04      	cmp	r3, #4
 80147ec:	d13b      	bne.n	8014866 <tcp_parseopt+0xb2>
 80147ee:	4b22      	ldr	r3, [pc, #136]	; (8014878 <tcp_parseopt+0xc4>)
 80147f0:	881b      	ldrh	r3, [r3, #0]
 80147f2:	3302      	adds	r3, #2
 80147f4:	4a1f      	ldr	r2, [pc, #124]	; (8014874 <tcp_parseopt+0xc0>)
 80147f6:	8812      	ldrh	r2, [r2, #0]
 80147f8:	4293      	cmp	r3, r2
 80147fa:	dc34      	bgt.n	8014866 <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 80147fc:	f7ff ff9e 	bl	801473c <tcp_getoptbyte>
 8014800:	4603      	mov	r3, r0
 8014802:	b29b      	uxth	r3, r3
 8014804:	021b      	lsls	r3, r3, #8
 8014806:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 8014808:	f7ff ff98 	bl	801473c <tcp_getoptbyte>
 801480c:	4603      	mov	r3, r0
 801480e:	b29a      	uxth	r2, r3
 8014810:	89bb      	ldrh	r3, [r7, #12]
 8014812:	4313      	orrs	r3, r2
 8014814:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014816:	89bb      	ldrh	r3, [r7, #12]
 8014818:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801481c:	d804      	bhi.n	8014828 <tcp_parseopt+0x74>
 801481e:	89bb      	ldrh	r3, [r7, #12]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d001      	beq.n	8014828 <tcp_parseopt+0x74>
 8014824:	89ba      	ldrh	r2, [r7, #12]
 8014826:	e001      	b.n	801482c <tcp_parseopt+0x78>
 8014828:	f44f 7206 	mov.w	r2, #536	; 0x218
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 8014830:	e010      	b.n	8014854 <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8014832:	f7ff ff83 	bl	801473c <tcp_getoptbyte>
 8014836:	4603      	mov	r3, r0
 8014838:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 801483a:	7afb      	ldrb	r3, [r7, #11]
 801483c:	2b01      	cmp	r3, #1
 801483e:	d914      	bls.n	801486a <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8014840:	7afb      	ldrb	r3, [r7, #11]
 8014842:	b29a      	uxth	r2, r3
 8014844:	4b0c      	ldr	r3, [pc, #48]	; (8014878 <tcp_parseopt+0xc4>)
 8014846:	881b      	ldrh	r3, [r3, #0]
 8014848:	4413      	add	r3, r2
 801484a:	b29b      	uxth	r3, r3
 801484c:	3b02      	subs	r3, #2
 801484e:	b29a      	uxth	r2, r3
 8014850:	4b09      	ldr	r3, [pc, #36]	; (8014878 <tcp_parseopt+0xc4>)
 8014852:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014854:	4b08      	ldr	r3, [pc, #32]	; (8014878 <tcp_parseopt+0xc4>)
 8014856:	881a      	ldrh	r2, [r3, #0]
 8014858:	4b06      	ldr	r3, [pc, #24]	; (8014874 <tcp_parseopt+0xc0>)
 801485a:	881b      	ldrh	r3, [r3, #0]
 801485c:	429a      	cmp	r2, r3
 801485e:	d3b5      	bcc.n	80147cc <tcp_parseopt+0x18>
 8014860:	e004      	b.n	801486c <tcp_parseopt+0xb8>
        return;
 8014862:	bf00      	nop
 8014864:	e002      	b.n	801486c <tcp_parseopt+0xb8>
          return;
 8014866:	bf00      	nop
 8014868:	e000      	b.n	801486c <tcp_parseopt+0xb8>
          return;
 801486a:	bf00      	nop
      }
    }
  }
}
 801486c:	3710      	adds	r7, #16
 801486e:	46bd      	mov	sp, r7
 8014870:	bd80      	pop	{r7, pc}
 8014872:	bf00      	nop
 8014874:	2000c818 	.word	0x2000c818
 8014878:	2000c820 	.word	0x2000c820

0801487c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801487c:	b480      	push	{r7}
 801487e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014880:	4b05      	ldr	r3, [pc, #20]	; (8014898 <tcp_trigger_input_pcb_close+0x1c>)
 8014882:	781b      	ldrb	r3, [r3, #0]
 8014884:	f043 0310 	orr.w	r3, r3, #16
 8014888:	b2da      	uxtb	r2, r3
 801488a:	4b03      	ldr	r3, [pc, #12]	; (8014898 <tcp_trigger_input_pcb_close+0x1c>)
 801488c:	701a      	strb	r2, [r3, #0]
}
 801488e:	bf00      	nop
 8014890:	46bd      	mov	sp, r7
 8014892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014896:	4770      	bx	lr
 8014898:	2000c831 	.word	0x2000c831

0801489c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b086      	sub	sp, #24
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	60f8      	str	r0, [r7, #12]
 80148a4:	607b      	str	r3, [r7, #4]
 80148a6:	460b      	mov	r3, r1
 80148a8:	817b      	strh	r3, [r7, #10]
 80148aa:	4613      	mov	r3, r2
 80148ac:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80148ae:	897a      	ldrh	r2, [r7, #10]
 80148b0:	893b      	ldrh	r3, [r7, #8]
 80148b2:	4413      	add	r3, r2
 80148b4:	b29b      	uxth	r3, r3
 80148b6:	3314      	adds	r3, #20
 80148b8:	b29b      	uxth	r3, r3
 80148ba:	2200      	movs	r2, #0
 80148bc:	4619      	mov	r1, r3
 80148be:	2001      	movs	r0, #1
 80148c0:	f7fb fb98 	bl	800fff4 <pbuf_alloc>
 80148c4:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80148c6:	697b      	ldr	r3, [r7, #20]
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d057      	beq.n	801497c <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80148cc:	697b      	ldr	r3, [r7, #20]
 80148ce:	895b      	ldrh	r3, [r3, #10]
 80148d0:	461a      	mov	r2, r3
 80148d2:	897b      	ldrh	r3, [r7, #10]
 80148d4:	3314      	adds	r3, #20
 80148d6:	429a      	cmp	r2, r3
 80148d8:	da05      	bge.n	80148e6 <tcp_output_alloc_header+0x4a>
 80148da:	4b2b      	ldr	r3, [pc, #172]	; (8014988 <tcp_output_alloc_header+0xec>)
 80148dc:	2273      	movs	r2, #115	; 0x73
 80148de:	492b      	ldr	r1, [pc, #172]	; (801498c <tcp_output_alloc_header+0xf0>)
 80148e0:	482b      	ldr	r0, [pc, #172]	; (8014990 <tcp_output_alloc_header+0xf4>)
 80148e2:	f004 fbd5 	bl	8019090 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80148e6:	697b      	ldr	r3, [r7, #20]
 80148e8:	685b      	ldr	r3, [r3, #4]
 80148ea:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	8adb      	ldrh	r3, [r3, #22]
 80148f0:	4618      	mov	r0, r3
 80148f2:	f7fa fcd7 	bl	800f2a4 <lwip_htons>
 80148f6:	4603      	mov	r3, r0
 80148f8:	461a      	mov	r2, r3
 80148fa:	693b      	ldr	r3, [r7, #16]
 80148fc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	8b1b      	ldrh	r3, [r3, #24]
 8014902:	4618      	mov	r0, r3
 8014904:	f7fa fcce 	bl	800f2a4 <lwip_htons>
 8014908:	4603      	mov	r3, r0
 801490a:	461a      	mov	r2, r3
 801490c:	693b      	ldr	r3, [r7, #16]
 801490e:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8014910:	693b      	ldr	r3, [r7, #16]
 8014912:	687a      	ldr	r2, [r7, #4]
 8014914:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801491a:	4618      	mov	r0, r3
 801491c:	f7fa fcd0 	bl	800f2c0 <lwip_htonl>
 8014920:	4602      	mov	r2, r0
 8014922:	693b      	ldr	r3, [r7, #16]
 8014924:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 8014926:	897b      	ldrh	r3, [r7, #10]
 8014928:	089b      	lsrs	r3, r3, #2
 801492a:	b29b      	uxth	r3, r3
 801492c:	3305      	adds	r3, #5
 801492e:	b29b      	uxth	r3, r3
 8014930:	031b      	lsls	r3, r3, #12
 8014932:	b29b      	uxth	r3, r3
 8014934:	f043 0310 	orr.w	r3, r3, #16
 8014938:	b29b      	uxth	r3, r3
 801493a:	4618      	mov	r0, r3
 801493c:	f7fa fcb2 	bl	800f2a4 <lwip_htons>
 8014940:	4603      	mov	r3, r0
 8014942:	461a      	mov	r2, r3
 8014944:	693b      	ldr	r3, [r7, #16]
 8014946:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8014948:	68fb      	ldr	r3, [r7, #12]
 801494a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801494c:	4618      	mov	r0, r3
 801494e:	f7fa fca9 	bl	800f2a4 <lwip_htons>
 8014952:	4603      	mov	r3, r0
 8014954:	461a      	mov	r2, r3
 8014956:	693b      	ldr	r3, [r7, #16]
 8014958:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801495a:	693b      	ldr	r3, [r7, #16]
 801495c:	2200      	movs	r2, #0
 801495e:	741a      	strb	r2, [r3, #16]
 8014960:	2200      	movs	r2, #0
 8014962:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8014964:	693b      	ldr	r3, [r7, #16]
 8014966:	2200      	movs	r2, #0
 8014968:	749a      	strb	r2, [r3, #18]
 801496a:	2200      	movs	r2, #0
 801496c:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014972:	68fa      	ldr	r2, [r7, #12]
 8014974:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8014976:	441a      	add	r2, r3
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801497c:	697b      	ldr	r3, [r7, #20]
}
 801497e:	4618      	mov	r0, r3
 8014980:	3718      	adds	r7, #24
 8014982:	46bd      	mov	sp, r7
 8014984:	bd80      	pop	{r7, pc}
 8014986:	bf00      	nop
 8014988:	0801bb50 	.word	0x0801bb50
 801498c:	0801bba8 	.word	0x0801bba8
 8014990:	0801bbd8 	.word	0x0801bbd8

08014994 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8014994:	b590      	push	{r4, r7, lr}
 8014996:	b085      	sub	sp, #20
 8014998:	af00      	add	r7, sp, #0
 801499a:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d02d      	beq.n	8014a00 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80149a8:	60fb      	str	r3, [r7, #12]
 80149aa:	e002      	b.n	80149b2 <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	681b      	ldr	r3, [r3, #0]
 80149b0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d1f8      	bne.n	80149ac <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	68db      	ldr	r3, [r3, #12]
 80149be:	899b      	ldrh	r3, [r3, #12]
 80149c0:	b29b      	uxth	r3, r3
 80149c2:	4618      	mov	r0, r3
 80149c4:	f7fa fc6e 	bl	800f2a4 <lwip_htons>
 80149c8:	4603      	mov	r3, r0
 80149ca:	f003 0307 	and.w	r3, r3, #7
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d116      	bne.n	8014a00 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	68db      	ldr	r3, [r3, #12]
 80149d6:	899b      	ldrh	r3, [r3, #12]
 80149d8:	b29c      	uxth	r4, r3
 80149da:	2001      	movs	r0, #1
 80149dc:	f7fa fc62 	bl	800f2a4 <lwip_htons>
 80149e0:	4603      	mov	r3, r0
 80149e2:	461a      	mov	r2, r3
 80149e4:	68fb      	ldr	r3, [r7, #12]
 80149e6:	68db      	ldr	r3, [r3, #12]
 80149e8:	4322      	orrs	r2, r4
 80149ea:	b292      	uxth	r2, r2
 80149ec:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	7e9b      	ldrb	r3, [r3, #26]
 80149f2:	f043 0320 	orr.w	r3, r3, #32
 80149f6:	b2da      	uxtb	r2, r3
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 80149fc:	2300      	movs	r3, #0
 80149fe:	e004      	b.n	8014a0a <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8014a00:	2101      	movs	r1, #1
 8014a02:	6878      	ldr	r0, [r7, #4]
 8014a04:	f000 fcc0 	bl	8015388 <tcp_enqueue_flags>
 8014a08:	4603      	mov	r3, r0
}
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	3714      	adds	r7, #20
 8014a0e:	46bd      	mov	sp, r7
 8014a10:	bd90      	pop	{r4, r7, pc}
	...

08014a14 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 8014a14:	b590      	push	{r4, r7, lr}
 8014a16:	b087      	sub	sp, #28
 8014a18:	af00      	add	r7, sp, #0
 8014a1a:	60f8      	str	r0, [r7, #12]
 8014a1c:	60b9      	str	r1, [r7, #8]
 8014a1e:	603b      	str	r3, [r7, #0]
 8014a20:	4613      	mov	r3, r2
 8014a22:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014a24:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014a28:	009b      	lsls	r3, r3, #2
 8014a2a:	b2db      	uxtb	r3, r3
 8014a2c:	f003 0304 	and.w	r3, r3, #4
 8014a30:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014a32:	2003      	movs	r0, #3
 8014a34:	f7fb f842 	bl	800fabc <memp_malloc>
 8014a38:	6138      	str	r0, [r7, #16]
 8014a3a:	693b      	ldr	r3, [r7, #16]
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d104      	bne.n	8014a4a <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014a40:	68b8      	ldr	r0, [r7, #8]
 8014a42:	f7fb fe49 	bl	80106d8 <pbuf_free>
    return NULL;
 8014a46:	2300      	movs	r3, #0
 8014a48:	e061      	b.n	8014b0e <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 8014a4a:	693b      	ldr	r3, [r7, #16]
 8014a4c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014a50:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014a52:	693b      	ldr	r3, [r7, #16]
 8014a54:	2200      	movs	r2, #0
 8014a56:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014a58:	693b      	ldr	r3, [r7, #16]
 8014a5a:	68ba      	ldr	r2, [r7, #8]
 8014a5c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014a5e:	68bb      	ldr	r3, [r7, #8]
 8014a60:	891a      	ldrh	r2, [r3, #8]
 8014a62:	7dfb      	ldrb	r3, [r7, #23]
 8014a64:	b29b      	uxth	r3, r3
 8014a66:	429a      	cmp	r2, r3
 8014a68:	d205      	bcs.n	8014a76 <tcp_create_segment+0x62>
 8014a6a:	4b2b      	ldr	r3, [pc, #172]	; (8014b18 <tcp_create_segment+0x104>)
 8014a6c:	22ba      	movs	r2, #186	; 0xba
 8014a6e:	492b      	ldr	r1, [pc, #172]	; (8014b1c <tcp_create_segment+0x108>)
 8014a70:	482b      	ldr	r0, [pc, #172]	; (8014b20 <tcp_create_segment+0x10c>)
 8014a72:	f004 fb0d 	bl	8019090 <iprintf>
  seg->len = p->tot_len - optlen;
 8014a76:	68bb      	ldr	r3, [r7, #8]
 8014a78:	891a      	ldrh	r2, [r3, #8]
 8014a7a:	7dfb      	ldrb	r3, [r7, #23]
 8014a7c:	b29b      	uxth	r3, r3
 8014a7e:	1ad3      	subs	r3, r2, r3
 8014a80:	b29a      	uxth	r2, r3
 8014a82:	693b      	ldr	r3, [r7, #16]
 8014a84:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 8014a86:	2114      	movs	r1, #20
 8014a88:	68b8      	ldr	r0, [r7, #8]
 8014a8a:	f7fb fe01 	bl	8010690 <pbuf_header>
 8014a8e:	4603      	mov	r3, r0
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d004      	beq.n	8014a9e <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014a94:	6938      	ldr	r0, [r7, #16]
 8014a96:	f7fd f938 	bl	8011d0a <tcp_seg_free>
    return NULL;
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	e037      	b.n	8014b0e <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014a9e:	693b      	ldr	r3, [r7, #16]
 8014aa0:	685b      	ldr	r3, [r3, #4]
 8014aa2:	685a      	ldr	r2, [r3, #4]
 8014aa4:	693b      	ldr	r3, [r7, #16]
 8014aa6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	8ada      	ldrh	r2, [r3, #22]
 8014aac:	693b      	ldr	r3, [r7, #16]
 8014aae:	68dc      	ldr	r4, [r3, #12]
 8014ab0:	4610      	mov	r0, r2
 8014ab2:	f7fa fbf7 	bl	800f2a4 <lwip_htons>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	8b1a      	ldrh	r2, [r3, #24]
 8014abe:	693b      	ldr	r3, [r7, #16]
 8014ac0:	68dc      	ldr	r4, [r3, #12]
 8014ac2:	4610      	mov	r0, r2
 8014ac4:	f7fa fbee 	bl	800f2a4 <lwip_htons>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014acc:	693b      	ldr	r3, [r7, #16]
 8014ace:	68dc      	ldr	r4, [r3, #12]
 8014ad0:	6838      	ldr	r0, [r7, #0]
 8014ad2:	f7fa fbf5 	bl	800f2c0 <lwip_htonl>
 8014ad6:	4603      	mov	r3, r0
 8014ad8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8014ada:	7dfb      	ldrb	r3, [r7, #23]
 8014adc:	089b      	lsrs	r3, r3, #2
 8014ade:	b2db      	uxtb	r3, r3
 8014ae0:	b29b      	uxth	r3, r3
 8014ae2:	3305      	adds	r3, #5
 8014ae4:	b29b      	uxth	r3, r3
 8014ae6:	031b      	lsls	r3, r3, #12
 8014ae8:	b29a      	uxth	r2, r3
 8014aea:	79fb      	ldrb	r3, [r7, #7]
 8014aec:	b29b      	uxth	r3, r3
 8014aee:	4313      	orrs	r3, r2
 8014af0:	b29a      	uxth	r2, r3
 8014af2:	693b      	ldr	r3, [r7, #16]
 8014af4:	68dc      	ldr	r4, [r3, #12]
 8014af6:	4610      	mov	r0, r2
 8014af8:	f7fa fbd4 	bl	800f2a4 <lwip_htons>
 8014afc:	4603      	mov	r3, r0
 8014afe:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8014b00:	693b      	ldr	r3, [r7, #16]
 8014b02:	68db      	ldr	r3, [r3, #12]
 8014b04:	2200      	movs	r2, #0
 8014b06:	749a      	strb	r2, [r3, #18]
 8014b08:	2200      	movs	r2, #0
 8014b0a:	74da      	strb	r2, [r3, #19]
  return seg;
 8014b0c:	693b      	ldr	r3, [r7, #16]
}
 8014b0e:	4618      	mov	r0, r3
 8014b10:	371c      	adds	r7, #28
 8014b12:	46bd      	mov	sp, r7
 8014b14:	bd90      	pop	{r4, r7, pc}
 8014b16:	bf00      	nop
 8014b18:	0801bb50 	.word	0x0801bb50
 8014b1c:	0801bc00 	.word	0x0801bc00
 8014b20:	0801bbd8 	.word	0x0801bbd8

08014b24 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8014b24:	b580      	push	{r7, lr}
 8014b26:	b086      	sub	sp, #24
 8014b28:	af00      	add	r7, sp, #0
 8014b2a:	607b      	str	r3, [r7, #4]
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	73fb      	strb	r3, [r7, #15]
 8014b30:	460b      	mov	r3, r1
 8014b32:	81bb      	strh	r3, [r7, #12]
 8014b34:	4613      	mov	r3, r2
 8014b36:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8014b38:	89bb      	ldrh	r3, [r7, #12]
 8014b3a:	82fb      	strh	r3, [r7, #22]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8014b3c:	89ba      	ldrh	r2, [r7, #12]
 8014b3e:	897b      	ldrh	r3, [r7, #10]
 8014b40:	429a      	cmp	r2, r3
 8014b42:	d221      	bcs.n	8014b88 <tcp_pbuf_prealloc+0x64>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014b44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014b48:	f003 0302 	and.w	r3, r3, #2
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d111      	bne.n	8014b74 <tcp_pbuf_prealloc+0x50>
        (!(pcb->flags & TF_NODELAY) &&
 8014b50:	6a3b      	ldr	r3, [r7, #32]
 8014b52:	7e9b      	ldrb	r3, [r3, #26]
 8014b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d115      	bne.n	8014b88 <tcp_pbuf_prealloc+0x64>
        (!(pcb->flags & TF_NODELAY) &&
 8014b5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d007      	beq.n	8014b74 <tcp_pbuf_prealloc+0x50>
         (!first_seg ||
          pcb->unsent != NULL ||
 8014b64:	6a3b      	ldr	r3, [r7, #32]
 8014b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
         (!first_seg ||
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d103      	bne.n	8014b74 <tcp_pbuf_prealloc+0x50>
          pcb->unacked != NULL))) {
 8014b6c:	6a3b      	ldr	r3, [r7, #32]
 8014b6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
          pcb->unsent != NULL ||
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d009      	beq.n	8014b88 <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8014b74:	89bb      	ldrh	r3, [r7, #12]
 8014b76:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8014b7a:	f023 0203 	bic.w	r2, r3, #3
 8014b7e:	897b      	ldrh	r3, [r7, #10]
 8014b80:	4293      	cmp	r3, r2
 8014b82:	bf28      	it	cs
 8014b84:	4613      	movcs	r3, r2
 8014b86:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8014b88:	8af9      	ldrh	r1, [r7, #22]
 8014b8a:	7bfb      	ldrb	r3, [r7, #15]
 8014b8c:	2200      	movs	r2, #0
 8014b8e:	4618      	mov	r0, r3
 8014b90:	f7fb fa30 	bl	800fff4 <pbuf_alloc>
 8014b94:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014b96:	693b      	ldr	r3, [r7, #16]
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d101      	bne.n	8014ba0 <tcp_pbuf_prealloc+0x7c>
    return NULL;
 8014b9c:	2300      	movs	r3, #0
 8014b9e:	e019      	b.n	8014bd4 <tcp_pbuf_prealloc+0xb0>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8014ba0:	693b      	ldr	r3, [r7, #16]
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d006      	beq.n	8014bb6 <tcp_pbuf_prealloc+0x92>
 8014ba8:	4b0c      	ldr	r3, [pc, #48]	; (8014bdc <tcp_pbuf_prealloc+0xb8>)
 8014baa:	f44f 7288 	mov.w	r2, #272	; 0x110
 8014bae:	490c      	ldr	r1, [pc, #48]	; (8014be0 <tcp_pbuf_prealloc+0xbc>)
 8014bb0:	480c      	ldr	r0, [pc, #48]	; (8014be4 <tcp_pbuf_prealloc+0xc0>)
 8014bb2:	f004 fa6d 	bl	8019090 <iprintf>
  *oversize = p->len - length;
 8014bb6:	693b      	ldr	r3, [r7, #16]
 8014bb8:	895a      	ldrh	r2, [r3, #10]
 8014bba:	89bb      	ldrh	r3, [r7, #12]
 8014bbc:	1ad3      	subs	r3, r2, r3
 8014bbe:	b29a      	uxth	r2, r3
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8014bc4:	693b      	ldr	r3, [r7, #16]
 8014bc6:	89ba      	ldrh	r2, [r7, #12]
 8014bc8:	811a      	strh	r2, [r3, #8]
 8014bca:	693b      	ldr	r3, [r7, #16]
 8014bcc:	891a      	ldrh	r2, [r3, #8]
 8014bce:	693b      	ldr	r3, [r7, #16]
 8014bd0:	815a      	strh	r2, [r3, #10]
  return p;
 8014bd2:	693b      	ldr	r3, [r7, #16]
}
 8014bd4:	4618      	mov	r0, r3
 8014bd6:	3718      	adds	r7, #24
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	bd80      	pop	{r7, pc}
 8014bdc:	0801bb50 	.word	0x0801bb50
 8014be0:	0801bc18 	.word	0x0801bc18
 8014be4:	0801bbd8 	.word	0x0801bbd8

08014be8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8014be8:	b580      	push	{r7, lr}
 8014bea:	b082      	sub	sp, #8
 8014bec:	af00      	add	r7, sp, #0
 8014bee:	6078      	str	r0, [r7, #4]
 8014bf0:	460b      	mov	r3, r1
 8014bf2:	807b      	strh	r3, [r7, #2]
  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	7d1b      	ldrb	r3, [r3, #20]
 8014bf8:	2b04      	cmp	r3, #4
 8014bfa:	d00e      	beq.n	8014c1a <tcp_write_checks+0x32>
      (pcb->state != CLOSE_WAIT) &&
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8014c00:	2b07      	cmp	r3, #7
 8014c02:	d00a      	beq.n	8014c1a <tcp_write_checks+0x32>
      (pcb->state != SYN_SENT) &&
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8014c08:	2b02      	cmp	r3, #2
 8014c0a:	d006      	beq.n	8014c1a <tcp_write_checks+0x32>
      (pcb->state != SYN_RCVD)) {
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8014c10:	2b03      	cmp	r3, #3
 8014c12:	d002      	beq.n	8014c1a <tcp_write_checks+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8014c14:	f06f 030a 	mvn.w	r3, #10
 8014c18:	e04f      	b.n	8014cba <tcp_write_checks+0xd2>
  } else if (len == 0) {
 8014c1a:	887b      	ldrh	r3, [r7, #2]
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d101      	bne.n	8014c24 <tcp_write_checks+0x3c>
    return ERR_OK;
 8014c20:	2300      	movs	r3, #0
 8014c22:	e04a      	b.n	8014cba <tcp_write_checks+0xd2>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014c2a:	887a      	ldrh	r2, [r7, #2]
 8014c2c:	429a      	cmp	r2, r3
 8014c2e:	d909      	bls.n	8014c44 <tcp_write_checks+0x5c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
      len, pcb->snd_buf));
    pcb->flags |= TF_NAGLEMEMERR;
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	7e9b      	ldrb	r3, [r3, #26]
 8014c34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014c38:	b2da      	uxtb	r2, r3
 8014c3a:	687b      	ldr	r3, [r7, #4]
 8014c3c:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8014c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8014c42:	e03a      	b.n	8014cba <tcp_write_checks+0xd2>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014c4a:	2b08      	cmp	r3, #8
 8014c4c:	d806      	bhi.n	8014c5c <tcp_write_checks+0x74>
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014c54:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8014c58:	4293      	cmp	r3, r2
 8014c5a:	d909      	bls.n	8014c70 <tcp_write_checks+0x88>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
      pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	7e9b      	ldrb	r3, [r3, #26]
 8014c60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014c64:	b2da      	uxtb	r2, r3
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8014c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8014c6e:	e024      	b.n	8014cba <tcp_write_checks+0xd2>
  }
  if (pcb->snd_queuelen != 0) {
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d00f      	beq.n	8014c9a <tcp_write_checks+0xb2>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d11a      	bne.n	8014cb8 <tcp_write_checks+0xd0>
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d116      	bne.n	8014cb8 <tcp_write_checks+0xd0>
 8014c8a:	4b0e      	ldr	r3, [pc, #56]	; (8014cc4 <tcp_write_checks+0xdc>)
 8014c8c:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8014c90:	490d      	ldr	r1, [pc, #52]	; (8014cc8 <tcp_write_checks+0xe0>)
 8014c92:	480e      	ldr	r0, [pc, #56]	; (8014ccc <tcp_write_checks+0xe4>)
 8014c94:	f004 f9fc 	bl	8019090 <iprintf>
 8014c98:	e00e      	b.n	8014cb8 <tcp_write_checks+0xd0>
      pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d103      	bne.n	8014caa <tcp_write_checks+0xc2>
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d006      	beq.n	8014cb8 <tcp_write_checks+0xd0>
 8014caa:	4b06      	ldr	r3, [pc, #24]	; (8014cc4 <tcp_write_checks+0xdc>)
 8014cac:	f240 1259 	movw	r2, #345	; 0x159
 8014cb0:	4907      	ldr	r1, [pc, #28]	; (8014cd0 <tcp_write_checks+0xe8>)
 8014cb2:	4806      	ldr	r0, [pc, #24]	; (8014ccc <tcp_write_checks+0xe4>)
 8014cb4:	f004 f9ec 	bl	8019090 <iprintf>
      pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8014cb8:	2300      	movs	r3, #0
}
 8014cba:	4618      	mov	r0, r3
 8014cbc:	3708      	adds	r7, #8
 8014cbe:	46bd      	mov	sp, r7
 8014cc0:	bd80      	pop	{r7, pc}
 8014cc2:	bf00      	nop
 8014cc4:	0801bb50 	.word	0x0801bb50
 8014cc8:	0801bc2c 	.word	0x0801bc2c
 8014ccc:	0801bbd8 	.word	0x0801bbd8
 8014cd0:	0801bc68 	.word	0x0801bc68

08014cd4 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8014cd4:	b590      	push	{r4, r7, lr}
 8014cd6:	b09b      	sub	sp, #108	; 0x6c
 8014cd8:	af04      	add	r7, sp, #16
 8014cda:	60f8      	str	r0, [r7, #12]
 8014cdc:	60b9      	str	r1, [r7, #8]
 8014cde:	4611      	mov	r1, r2
 8014ce0:	461a      	mov	r2, r3
 8014ce2:	460b      	mov	r3, r1
 8014ce4:	80fb      	strh	r3, [r7, #6]
 8014ce6:	4613      	mov	r3, r2
 8014ce8:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8014cea:	2300      	movs	r3, #0
 8014cec:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8014cee:	2300      	movs	r3, #0
 8014cf0:	653b      	str	r3, [r7, #80]	; 0x50
 8014cf2:	2300      	movs	r3, #0
 8014cf4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014cf6:	2300      	movs	r3, #0
 8014cf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8014cfa:	2300      	movs	r3, #0
 8014cfc:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8014cfe:	2300      	movs	r3, #0
 8014d00:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen = 0;
 8014d04:	2300      	movs	r3, #0
 8014d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u8_t optflags = 0;
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8014d10:	2300      	movs	r3, #0
 8014d12:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8014d14:	2300      	movs	r3, #0
 8014d16:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8014d18:	2300      	movs	r3, #0
 8014d1a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014d22:	085b      	lsrs	r3, r3, #1
 8014d24:	b29a      	uxth	r2, r3
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014d2a:	4293      	cmp	r3, r2
 8014d2c:	bf28      	it	cs
 8014d2e:	4613      	movcs	r3, r2
 8014d30:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8014d32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d102      	bne.n	8014d3e <tcp_write+0x6a>
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014d3c:	e000      	b.n	8014d40 <tcp_write+0x6c>
 8014d3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014d40:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8014d42:	68bb      	ldr	r3, [r7, #8]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d109      	bne.n	8014d5c <tcp_write+0x88>
 8014d48:	4b92      	ldr	r3, [pc, #584]	; (8014f94 <tcp_write+0x2c0>)
 8014d4a:	f44f 72c9 	mov.w	r2, #402	; 0x192
 8014d4e:	4992      	ldr	r1, [pc, #584]	; (8014f98 <tcp_write+0x2c4>)
 8014d50:	4892      	ldr	r0, [pc, #584]	; (8014f9c <tcp_write+0x2c8>)
 8014d52:	f004 f99d 	bl	8019090 <iprintf>
 8014d56:	f06f 030f 	mvn.w	r3, #15
 8014d5a:	e30a      	b.n	8015372 <tcp_write+0x69e>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8014d5c:	88fb      	ldrh	r3, [r7, #6]
 8014d5e:	4619      	mov	r1, r3
 8014d60:	68f8      	ldr	r0, [r7, #12]
 8014d62:	f7ff ff41 	bl	8014be8 <tcp_write_checks>
 8014d66:	4603      	mov	r3, r0
 8014d68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8014d6c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d002      	beq.n	8014d7a <tcp_write+0xa6>
    return err;
 8014d74:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014d78:	e2fb      	b.n	8015372 <tcp_write+0x69e>
  }
  queuelen = pcb->snd_queuelen;
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014d80:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8014d84:	68fb      	ldr	r3, [r7, #12]
 8014d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	f000 80f5 	beq.w	8014f78 <tcp_write+0x2a4>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014d92:	653b      	str	r3, [r7, #80]	; 0x50
 8014d94:	e002      	b.n	8014d9c <tcp_write+0xc8>
         last_unsent = last_unsent->next);
 8014d96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d98:	681b      	ldr	r3, [r3, #0]
 8014d9a:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014d9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d9e:	681b      	ldr	r3, [r3, #0]
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d1f8      	bne.n	8014d96 <tcp_write+0xc2>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 8014da4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014da6:	7a9b      	ldrb	r3, [r3, #10]
 8014da8:	009b      	lsls	r3, r3, #2
 8014daa:	b29b      	uxth	r3, r3
 8014dac:	f003 0304 	and.w	r3, r3, #4
 8014db0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8014db2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014db4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014db6:	891b      	ldrh	r3, [r3, #8]
 8014db8:	4619      	mov	r1, r3
 8014dba:	8c3b      	ldrh	r3, [r7, #32]
 8014dbc:	440b      	add	r3, r1
 8014dbe:	429a      	cmp	r2, r3
 8014dc0:	da06      	bge.n	8014dd0 <tcp_write+0xfc>
 8014dc2:	4b74      	ldr	r3, [pc, #464]	; (8014f94 <tcp_write+0x2c0>)
 8014dc4:	f240 12c7 	movw	r2, #455	; 0x1c7
 8014dc8:	4975      	ldr	r1, [pc, #468]	; (8014fa0 <tcp_write+0x2cc>)
 8014dca:	4874      	ldr	r0, [pc, #464]	; (8014f9c <tcp_write+0x2c8>)
 8014dcc:	f004 f960 	bl	8019090 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8014dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014dd2:	891a      	ldrh	r2, [r3, #8]
 8014dd4:	8c3b      	ldrh	r3, [r7, #32]
 8014dd6:	4413      	add	r3, r2
 8014dd8:	b29b      	uxth	r3, r3
 8014dda:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014ddc:	1ad3      	subs	r3, r2, r3
 8014dde:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8014de0:	68fb      	ldr	r3, [r7, #12]
 8014de2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014de6:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8014de8:	8a7b      	ldrh	r3, [r7, #18]
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d027      	beq.n	8014e3e <tcp_write+0x16a>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8014dee:	8a7b      	ldrh	r3, [r7, #18]
 8014df0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014df2:	429a      	cmp	r2, r3
 8014df4:	d206      	bcs.n	8014e04 <tcp_write+0x130>
 8014df6:	4b67      	ldr	r3, [pc, #412]	; (8014f94 <tcp_write+0x2c0>)
 8014df8:	f240 12d9 	movw	r2, #473	; 0x1d9
 8014dfc:	4969      	ldr	r1, [pc, #420]	; (8014fa4 <tcp_write+0x2d0>)
 8014dfe:	4867      	ldr	r0, [pc, #412]	; (8014f9c <tcp_write+0x2c8>)
 8014e00:	f004 f946 	bl	8019090 <iprintf>
      seg = last_unsent;
 8014e04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014e06:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8014e08:	8a7b      	ldrh	r3, [r7, #18]
 8014e0a:	88fa      	ldrh	r2, [r7, #6]
 8014e0c:	429a      	cmp	r2, r3
 8014e0e:	d901      	bls.n	8014e14 <tcp_write+0x140>
 8014e10:	8a7b      	ldrh	r3, [r7, #18]
 8014e12:	e000      	b.n	8014e16 <tcp_write+0x142>
 8014e14:	88fb      	ldrh	r3, [r7, #6]
 8014e16:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014e18:	4293      	cmp	r3, r2
 8014e1a:	bfa8      	it	ge
 8014e1c:	4613      	movge	r3, r2
 8014e1e:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8014e20:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014e24:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014e26:	4413      	add	r3, r2
 8014e28:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8014e2c:	8a7a      	ldrh	r2, [r7, #18]
 8014e2e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014e30:	1ad3      	subs	r3, r2, r3
 8014e32:	b29b      	uxth	r3, r3
 8014e34:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8014e36:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014e38:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014e3a:	1ad3      	subs	r3, r2, r3
 8014e3c:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8014e3e:	8a7b      	ldrh	r3, [r7, #18]
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d00b      	beq.n	8014e5c <tcp_write+0x188>
 8014e44:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014e48:	88fb      	ldrh	r3, [r7, #6]
 8014e4a:	429a      	cmp	r2, r3
 8014e4c:	d006      	beq.n	8014e5c <tcp_write+0x188>
 8014e4e:	4b51      	ldr	r3, [pc, #324]	; (8014f94 <tcp_write+0x2c0>)
 8014e50:	f240 12e1 	movw	r2, #481	; 0x1e1
 8014e54:	4954      	ldr	r1, [pc, #336]	; (8014fa8 <tcp_write+0x2d4>)
 8014e56:	4851      	ldr	r0, [pc, #324]	; (8014f9c <tcp_write+0x2c8>)
 8014e58:	f004 f91a 	bl	8019090 <iprintf>
     *
     * We don't extend segments containing SYN/FIN flags or options
     * (len==0). The new pbuf is kept in concat_p and pbuf_cat'ed at
     * the end.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8014e5c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014e60:	88fb      	ldrh	r3, [r7, #6]
 8014e62:	429a      	cmp	r2, r3
 8014e64:	f080 8168 	bcs.w	8015138 <tcp_write+0x464>
 8014e68:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	f000 8164 	beq.w	8015138 <tcp_write+0x464>
 8014e70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014e72:	891b      	ldrh	r3, [r3, #8]
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	f000 815f 	beq.w	8015138 <tcp_write+0x464>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8014e7a:	88fa      	ldrh	r2, [r7, #6]
 8014e7c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014e80:	1ad2      	subs	r2, r2, r3
 8014e82:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014e84:	4293      	cmp	r3, r2
 8014e86:	bfa8      	it	ge
 8014e88:	4613      	movge	r3, r2
 8014e8a:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8014e8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014e8e:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014e90:	797b      	ldrb	r3, [r7, #5]
 8014e92:	f003 0301 	and.w	r3, r3, #1
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d027      	beq.n	8014eea <tcp_write+0x216>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8014e9a:	f107 0012 	add.w	r0, r7, #18
 8014e9e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014ea0:	8bf9      	ldrh	r1, [r7, #30]
 8014ea2:	2301      	movs	r3, #1
 8014ea4:	9302      	str	r3, [sp, #8]
 8014ea6:	797b      	ldrb	r3, [r7, #5]
 8014ea8:	9301      	str	r3, [sp, #4]
 8014eaa:	68fb      	ldr	r3, [r7, #12]
 8014eac:	9300      	str	r3, [sp, #0]
 8014eae:	4603      	mov	r3, r0
 8014eb0:	2004      	movs	r0, #4
 8014eb2:	f7ff fe37 	bl	8014b24 <tcp_pbuf_prealloc>
 8014eb6:	6578      	str	r0, [r7, #84]	; 0x54
 8014eb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	f000 8227 	beq.w	801530e <tcp_write+0x63a>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8014ec0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014ec2:	6858      	ldr	r0, [r3, #4]
 8014ec4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014ec8:	68ba      	ldr	r2, [r7, #8]
 8014eca:	4413      	add	r3, r2
 8014ecc:	8bfa      	ldrh	r2, [r7, #30]
 8014ece:	4619      	mov	r1, r3
 8014ed0:	f004 f8cb 	bl	801906a <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8014ed4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014ed6:	f7fb fc99 	bl	801080c <pbuf_clen>
 8014eda:	4603      	mov	r3, r0
 8014edc:	461a      	mov	r2, r3
 8014ede:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014ee2:	4413      	add	r3, r2
 8014ee4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8014ee8:	e03f      	b.n	8014f6a <tcp_write+0x296>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8014eea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014eec:	685b      	ldr	r3, [r3, #4]
 8014eee:	637b      	str	r3, [r7, #52]	; 0x34
 8014ef0:	e002      	b.n	8014ef8 <tcp_write+0x224>
 8014ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	637b      	str	r3, [r7, #52]	; 0x34
 8014ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d1f8      	bne.n	8014ef2 <tcp_write+0x21e>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8014f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f02:	7b1b      	ldrb	r3, [r3, #12]
 8014f04:	2b01      	cmp	r3, #1
 8014f06:	d115      	bne.n	8014f34 <tcp_write+0x260>
 8014f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f0a:	685b      	ldr	r3, [r3, #4]
 8014f0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014f0e:	8952      	ldrh	r2, [r2, #10]
 8014f10:	4413      	add	r3, r2
 8014f12:	68ba      	ldr	r2, [r7, #8]
 8014f14:	429a      	cmp	r2, r3
 8014f16:	d10d      	bne.n	8014f34 <tcp_write+0x260>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8014f18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d006      	beq.n	8014f2e <tcp_write+0x25a>
 8014f20:	4b1c      	ldr	r3, [pc, #112]	; (8014f94 <tcp_write+0x2c0>)
 8014f22:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8014f26:	4921      	ldr	r1, [pc, #132]	; (8014fac <tcp_write+0x2d8>)
 8014f28:	481c      	ldr	r0, [pc, #112]	; (8014f9c <tcp_write+0x2c8>)
 8014f2a:	f004 f8b1 	bl	8019090 <iprintf>
          extendlen = seglen;
 8014f2e:	8bfb      	ldrh	r3, [r7, #30]
 8014f30:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8014f32:	e01a      	b.n	8014f6a <tcp_write+0x296>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8014f34:	8bfb      	ldrh	r3, [r7, #30]
 8014f36:	2201      	movs	r2, #1
 8014f38:	4619      	mov	r1, r3
 8014f3a:	2004      	movs	r0, #4
 8014f3c:	f7fb f85a 	bl	800fff4 <pbuf_alloc>
 8014f40:	6578      	str	r0, [r7, #84]	; 0x54
 8014f42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	f000 81e4 	beq.w	8015312 <tcp_write+0x63e>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 8014f4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f4e:	68ba      	ldr	r2, [r7, #8]
 8014f50:	441a      	add	r2, r3
 8014f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014f54:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8014f56:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014f58:	f7fb fc58 	bl	801080c <pbuf_clen>
 8014f5c:	4603      	mov	r3, r0
 8014f5e:	461a      	mov	r2, r3
 8014f60:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014f64:	4413      	add	r3, r2
 8014f66:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
          &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8014f6a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014f6e:	8bfb      	ldrh	r3, [r7, #30]
 8014f70:	4413      	add	r3, r2
 8014f72:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8014f76:	e0df      	b.n	8015138 <tcp_write+0x464>
    }
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8014f78:	68fb      	ldr	r3, [r7, #12]
 8014f7a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	f000 80da 	beq.w	8015138 <tcp_write+0x464>
 8014f84:	4b03      	ldr	r3, [pc, #12]	; (8014f94 <tcp_write+0x2c0>)
 8014f86:	f240 2225 	movw	r2, #549	; 0x225
 8014f8a:	4909      	ldr	r1, [pc, #36]	; (8014fb0 <tcp_write+0x2dc>)
 8014f8c:	4803      	ldr	r0, [pc, #12]	; (8014f9c <tcp_write+0x2c8>)
 8014f8e:	f004 f87f 	bl	8019090 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8014f92:	e0d1      	b.n	8015138 <tcp_write+0x464>
 8014f94:	0801bb50 	.word	0x0801bb50
 8014f98:	0801bc9c 	.word	0x0801bc9c
 8014f9c:	0801bbd8 	.word	0x0801bbd8
 8014fa0:	0801bcd0 	.word	0x0801bcd0
 8014fa4:	0801bce8 	.word	0x0801bce8
 8014fa8:	0801bd08 	.word	0x0801bd08
 8014fac:	0801bd28 	.word	0x0801bd28
 8014fb0:	0801bd54 	.word	0x0801bd54
    struct pbuf *p;
    u16_t left = len - pos;
 8014fb4:	88fa      	ldrh	r2, [r7, #6]
 8014fb6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014fba:	1ad3      	subs	r3, r2, r3
 8014fbc:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8014fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014fc2:	b29b      	uxth	r3, r3
 8014fc4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014fc6:	1ad3      	subs	r3, r2, r3
 8014fc8:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014fca:	8b7a      	ldrh	r2, [r7, #26]
 8014fcc:	8bbb      	ldrh	r3, [r7, #28]
 8014fce:	4293      	cmp	r3, r2
 8014fd0:	bf28      	it	cs
 8014fd2:	4613      	movcs	r3, r2
 8014fd4:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014fd6:	797b      	ldrb	r3, [r7, #5]
 8014fd8:	f003 0301 	and.w	r3, r3, #1
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d036      	beq.n	801504e <tcp_write+0x37a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8014fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014fe4:	b29a      	uxth	r2, r3
 8014fe6:	8b3b      	ldrh	r3, [r7, #24]
 8014fe8:	4413      	add	r3, r2
 8014fea:	b299      	uxth	r1, r3
 8014fec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	bf0c      	ite	eq
 8014ff2:	2301      	moveq	r3, #1
 8014ff4:	2300      	movne	r3, #0
 8014ff6:	b2db      	uxtb	r3, r3
 8014ff8:	f107 0012 	add.w	r0, r7, #18
 8014ffc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014ffe:	9302      	str	r3, [sp, #8]
 8015000:	797b      	ldrb	r3, [r7, #5]
 8015002:	9301      	str	r3, [sp, #4]
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	9300      	str	r3, [sp, #0]
 8015008:	4603      	mov	r3, r0
 801500a:	2000      	movs	r0, #0
 801500c:	f7ff fd8a 	bl	8014b24 <tcp_pbuf_prealloc>
 8015010:	6338      	str	r0, [r7, #48]	; 0x30
 8015012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015014:	2b00      	cmp	r3, #0
 8015016:	f000 817e 	beq.w	8015316 <tcp_write+0x642>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801501a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801501c:	895b      	ldrh	r3, [r3, #10]
 801501e:	8b3a      	ldrh	r2, [r7, #24]
 8015020:	429a      	cmp	r2, r3
 8015022:	d906      	bls.n	8015032 <tcp_write+0x35e>
 8015024:	4b8f      	ldr	r3, [pc, #572]	; (8015264 <tcp_write+0x590>)
 8015026:	f240 2241 	movw	r2, #577	; 0x241
 801502a:	498f      	ldr	r1, [pc, #572]	; (8015268 <tcp_write+0x594>)
 801502c:	488f      	ldr	r0, [pc, #572]	; (801526c <tcp_write+0x598>)
 801502e:	f004 f82f 	bl	8019090 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 8015032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015034:	685a      	ldr	r2, [r3, #4]
 8015036:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801503a:	18d0      	adds	r0, r2, r3
 801503c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015040:	68ba      	ldr	r2, [r7, #8]
 8015042:	4413      	add	r3, r2
 8015044:	8b3a      	ldrh	r2, [r7, #24]
 8015046:	4619      	mov	r1, r3
 8015048:	f004 f80f 	bl	801906a <memcpy>
 801504c:	e02e      	b.n	80150ac <tcp_write+0x3d8>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801504e:	8a7b      	ldrh	r3, [r7, #18]
 8015050:	2b00      	cmp	r3, #0
 8015052:	d006      	beq.n	8015062 <tcp_write+0x38e>
 8015054:	4b83      	ldr	r3, [pc, #524]	; (8015264 <tcp_write+0x590>)
 8015056:	f240 224b 	movw	r2, #587	; 0x24b
 801505a:	4985      	ldr	r1, [pc, #532]	; (8015270 <tcp_write+0x59c>)
 801505c:	4883      	ldr	r0, [pc, #524]	; (801526c <tcp_write+0x598>)
 801505e:	f004 f817 	bl	8019090 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8015062:	8b3b      	ldrh	r3, [r7, #24]
 8015064:	2201      	movs	r2, #1
 8015066:	4619      	mov	r1, r3
 8015068:	2000      	movs	r0, #0
 801506a:	f7fa ffc3 	bl	800fff4 <pbuf_alloc>
 801506e:	6178      	str	r0, [r7, #20]
 8015070:	697b      	ldr	r3, [r7, #20]
 8015072:	2b00      	cmp	r3, #0
 8015074:	f000 8151 	beq.w	801531a <tcp_write+0x646>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 8015078:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801507c:	68ba      	ldr	r2, [r7, #8]
 801507e:	441a      	add	r2, r3
 8015080:	697b      	ldr	r3, [r7, #20]
 8015082:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015088:	b29b      	uxth	r3, r3
 801508a:	2200      	movs	r2, #0
 801508c:	4619      	mov	r1, r3
 801508e:	2000      	movs	r0, #0
 8015090:	f7fa ffb0 	bl	800fff4 <pbuf_alloc>
 8015094:	6338      	str	r0, [r7, #48]	; 0x30
 8015096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015098:	2b00      	cmp	r3, #0
 801509a:	d103      	bne.n	80150a4 <tcp_write+0x3d0>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801509c:	6978      	ldr	r0, [r7, #20]
 801509e:	f7fb fb1b 	bl	80106d8 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80150a2:	e13d      	b.n	8015320 <tcp_write+0x64c>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80150a4:	6979      	ldr	r1, [r7, #20]
 80150a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80150a8:	f7fb fbf0 	bl	801088c <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80150ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80150ae:	f7fb fbad 	bl	801080c <pbuf_clen>
 80150b2:	4603      	mov	r3, r0
 80150b4:	461a      	mov	r2, r3
 80150b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80150ba:	4413      	add	r3, r2
 80150bc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 80150c0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80150c4:	2b09      	cmp	r3, #9
 80150c6:	d805      	bhi.n	80150d4 <tcp_write+0x400>
 80150c8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80150cc:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80150d0:	4293      	cmp	r3, r2
 80150d2:	d903      	bls.n	80150dc <tcp_write+0x408>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
        queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80150d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80150d6:	f7fb faff 	bl	80106d8 <pbuf_free>
      goto memerr;
 80150da:	e121      	b.n	8015320 <tcp_write+0x64c>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80150e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80150e4:	441a      	add	r2, r3
 80150e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80150ea:	9300      	str	r3, [sp, #0]
 80150ec:	4613      	mov	r3, r2
 80150ee:	2200      	movs	r2, #0
 80150f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80150f2:	68f8      	ldr	r0, [r7, #12]
 80150f4:	f7ff fc8e 	bl	8014a14 <tcp_create_segment>
 80150f8:	64f8      	str	r0, [r7, #76]	; 0x4c
 80150fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	f000 810e 	beq.w	801531e <tcp_write+0x64a>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8015102:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015104:	2b00      	cmp	r3, #0
 8015106:	d102      	bne.n	801510e <tcp_write+0x43a>
      queue = seg;
 8015108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801510a:	647b      	str	r3, [r7, #68]	; 0x44
 801510c:	e00c      	b.n	8015128 <tcp_write+0x454>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801510e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015110:	2b00      	cmp	r3, #0
 8015112:	d106      	bne.n	8015122 <tcp_write+0x44e>
 8015114:	4b53      	ldr	r3, [pc, #332]	; (8015264 <tcp_write+0x590>)
 8015116:	f240 2285 	movw	r2, #645	; 0x285
 801511a:	4956      	ldr	r1, [pc, #344]	; (8015274 <tcp_write+0x5a0>)
 801511c:	4853      	ldr	r0, [pc, #332]	; (801526c <tcp_write+0x598>)
 801511e:	f003 ffb7 	bl	8019090 <iprintf>
      prev_seg->next = seg;
 8015122:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015124:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015126:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8015128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801512a:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
      lwip_ntohl(seg->tcphdr->seqno),
      lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801512c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015130:	8b3b      	ldrh	r3, [r7, #24]
 8015132:	4413      	add	r3, r2
 8015134:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8015138:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801513c:	88fb      	ldrh	r3, [r7, #6]
 801513e:	429a      	cmp	r2, r3
 8015140:	f4ff af38 	bcc.w	8014fb4 <tcp_write+0x2e0>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8015144:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015146:	2b00      	cmp	r3, #0
 8015148:	d02c      	beq.n	80151a4 <tcp_write+0x4d0>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801514a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801514c:	685b      	ldr	r3, [r3, #4]
 801514e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015150:	e01e      	b.n	8015190 <tcp_write+0x4bc>
      p->tot_len += oversize_used;
 8015152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015154:	891a      	ldrh	r2, [r3, #8]
 8015156:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015158:	4413      	add	r3, r2
 801515a:	b29a      	uxth	r2, r3
 801515c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801515e:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8015160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	2b00      	cmp	r3, #0
 8015166:	d110      	bne.n	801518a <tcp_write+0x4b6>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8015168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801516a:	685b      	ldr	r3, [r3, #4]
 801516c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801516e:	8952      	ldrh	r2, [r2, #10]
 8015170:	4413      	add	r3, r2
 8015172:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8015174:	68b9      	ldr	r1, [r7, #8]
 8015176:	4618      	mov	r0, r3
 8015178:	f003 ff77 	bl	801906a <memcpy>
        p->len += oversize_used;
 801517c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801517e:	895a      	ldrh	r2, [r3, #10]
 8015180:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015182:	4413      	add	r3, r2
 8015184:	b29a      	uxth	r2, r3
 8015186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015188:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801518a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015192:	2b00      	cmp	r3, #0
 8015194:	d1dd      	bne.n	8015152 <tcp_write+0x47e>
      }
    }
    last_unsent->len += oversize_used;
 8015196:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015198:	891a      	ldrh	r2, [r3, #8]
 801519a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801519c:	4413      	add	r3, r2
 801519e:	b29a      	uxth	r2, r3
 80151a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151a2:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80151a4:	8a7a      	ldrh	r2, [r7, #18]
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80151ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d018      	beq.n	80151e4 <tcp_write+0x510>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80151b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d106      	bne.n	80151c6 <tcp_write+0x4f2>
 80151b8:	4b2a      	ldr	r3, [pc, #168]	; (8015264 <tcp_write+0x590>)
 80151ba:	f240 22bb 	movw	r2, #699	; 0x2bb
 80151be:	492e      	ldr	r1, [pc, #184]	; (8015278 <tcp_write+0x5a4>)
 80151c0:	482a      	ldr	r0, [pc, #168]	; (801526c <tcp_write+0x598>)
 80151c2:	f003 ff65 	bl	8019090 <iprintf>
      (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80151c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151c8:	685b      	ldr	r3, [r3, #4]
 80151ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80151cc:	4618      	mov	r0, r3
 80151ce:	f7fb fb5d 	bl	801088c <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80151d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151d4:	891a      	ldrh	r2, [r3, #8]
 80151d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80151d8:	891b      	ldrh	r3, [r3, #8]
 80151da:	4413      	add	r3, r2
 80151dc:	b29a      	uxth	r2, r3
 80151de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151e0:	811a      	strh	r2, [r3, #8]
 80151e2:	e037      	b.n	8015254 <tcp_write+0x580>
  } else if (extendlen > 0) {
 80151e4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d034      	beq.n	8015254 <tcp_write+0x580>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80151ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d003      	beq.n	80151f8 <tcp_write+0x524>
 80151f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151f2:	685b      	ldr	r3, [r3, #4]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d106      	bne.n	8015206 <tcp_write+0x532>
 80151f8:	4b1a      	ldr	r3, [pc, #104]	; (8015264 <tcp_write+0x590>)
 80151fa:	f240 22c1 	movw	r2, #705	; 0x2c1
 80151fe:	491f      	ldr	r1, [pc, #124]	; (801527c <tcp_write+0x5a8>)
 8015200:	481a      	ldr	r0, [pc, #104]	; (801526c <tcp_write+0x598>)
 8015202:	f003 ff45 	bl	8019090 <iprintf>
      last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015206:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015208:	685b      	ldr	r3, [r3, #4]
 801520a:	62bb      	str	r3, [r7, #40]	; 0x28
 801520c:	e009      	b.n	8015222 <tcp_write+0x54e>
      p->tot_len += extendlen;
 801520e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015210:	891a      	ldrh	r2, [r3, #8]
 8015212:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015214:	4413      	add	r3, r2
 8015216:	b29a      	uxth	r2, r3
 8015218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801521a:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801521e:	681b      	ldr	r3, [r3, #0]
 8015220:	62bb      	str	r3, [r7, #40]	; 0x28
 8015222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015224:	681b      	ldr	r3, [r3, #0]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d1f1      	bne.n	801520e <tcp_write+0x53a>
    }
    p->tot_len += extendlen;
 801522a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801522c:	891a      	ldrh	r2, [r3, #8]
 801522e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015230:	4413      	add	r3, r2
 8015232:	b29a      	uxth	r2, r3
 8015234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015236:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8015238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801523a:	895a      	ldrh	r2, [r3, #10]
 801523c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801523e:	4413      	add	r3, r2
 8015240:	b29a      	uxth	r2, r3
 8015242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015244:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8015246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015248:	891a      	ldrh	r2, [r3, #8]
 801524a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801524c:	4413      	add	r3, r2
 801524e:	b29a      	uxth	r2, r3
 8015250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015252:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8015254:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015256:	2b00      	cmp	r3, #0
 8015258:	d112      	bne.n	8015280 <tcp_write+0x5ac>
    pcb->unsent = queue;
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801525e:	669a      	str	r2, [r3, #104]	; 0x68
 8015260:	e011      	b.n	8015286 <tcp_write+0x5b2>
 8015262:	bf00      	nop
 8015264:	0801bb50 	.word	0x0801bb50
 8015268:	0801bd84 	.word	0x0801bd84
 801526c:	0801bbd8 	.word	0x0801bbd8
 8015270:	0801bdc4 	.word	0x0801bdc4
 8015274:	0801bdd4 	.word	0x0801bdd4
 8015278:	0801bde8 	.word	0x0801bde8
 801527c:	0801be20 	.word	0x0801be20
  } else {
    last_unsent->next = queue;
 8015280:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015282:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015284:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8015286:	68fb      	ldr	r3, [r7, #12]
 8015288:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801528a:	88fb      	ldrh	r3, [r7, #6]
 801528c:	441a      	add	r2, r3
 801528e:	68fb      	ldr	r3, [r7, #12]
 8015290:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_buf -= len;
 8015292:	68fb      	ldr	r3, [r7, #12]
 8015294:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015298:	88fb      	ldrh	r3, [r7, #6]
 801529a:	1ad3      	subs	r3, r2, r3
 801529c:	b29a      	uxth	r2, r3
 801529e:	68fb      	ldr	r3, [r7, #12]
 80152a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80152aa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
    pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d00e      	beq.n	80152d6 <tcp_write+0x602>
    LWIP_ASSERT("tcp_write: valid queue length",
 80152b8:	68fb      	ldr	r3, [r7, #12]
 80152ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d10a      	bne.n	80152d6 <tcp_write+0x602>
 80152c0:	68fb      	ldr	r3, [r7, #12]
 80152c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d106      	bne.n	80152d6 <tcp_write+0x602>
 80152c8:	4b2c      	ldr	r3, [pc, #176]	; (801537c <tcp_write+0x6a8>)
 80152ca:	f240 22ed 	movw	r2, #749	; 0x2ed
 80152ce:	492c      	ldr	r1, [pc, #176]	; (8015380 <tcp_write+0x6ac>)
 80152d0:	482c      	ldr	r0, [pc, #176]	; (8015384 <tcp_write+0x6b0>)
 80152d2:	f003 fedd 	bl	8019090 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 80152d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d016      	beq.n	801530a <tcp_write+0x636>
 80152dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80152de:	68db      	ldr	r3, [r3, #12]
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d012      	beq.n	801530a <tcp_write+0x636>
 80152e4:	797b      	ldrb	r3, [r7, #5]
 80152e6:	f003 0302 	and.w	r3, r3, #2
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d10d      	bne.n	801530a <tcp_write+0x636>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80152ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80152f0:	68db      	ldr	r3, [r3, #12]
 80152f2:	899b      	ldrh	r3, [r3, #12]
 80152f4:	b29c      	uxth	r4, r3
 80152f6:	2008      	movs	r0, #8
 80152f8:	f7f9 ffd4 	bl	800f2a4 <lwip_htons>
 80152fc:	4603      	mov	r3, r0
 80152fe:	461a      	mov	r2, r3
 8015300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015302:	68db      	ldr	r3, [r3, #12]
 8015304:	4322      	orrs	r2, r4
 8015306:	b292      	uxth	r2, r2
 8015308:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801530a:	2300      	movs	r3, #0
 801530c:	e031      	b.n	8015372 <tcp_write+0x69e>
          goto memerr;
 801530e:	bf00      	nop
 8015310:	e006      	b.n	8015320 <tcp_write+0x64c>
            goto memerr;
 8015312:	bf00      	nop
 8015314:	e004      	b.n	8015320 <tcp_write+0x64c>
        goto memerr;
 8015316:	bf00      	nop
 8015318:	e002      	b.n	8015320 <tcp_write+0x64c>
        goto memerr;
 801531a:	bf00      	nop
 801531c:	e000      	b.n	8015320 <tcp_write+0x64c>
      goto memerr;
 801531e:	bf00      	nop
memerr:
  pcb->flags |= TF_NAGLEMEMERR;
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	7e9b      	ldrb	r3, [r3, #26]
 8015324:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015328:	b2da      	uxtb	r2, r3
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	769a      	strb	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801532e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015330:	2b00      	cmp	r3, #0
 8015332:	d002      	beq.n	801533a <tcp_write+0x666>
    pbuf_free(concat_p);
 8015334:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015336:	f7fb f9cf 	bl	80106d8 <pbuf_free>
  }
  if (queue != NULL) {
 801533a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801533c:	2b00      	cmp	r3, #0
 801533e:	d002      	beq.n	8015346 <tcp_write+0x672>
    tcp_segs_free(queue);
 8015340:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015342:	f7fc fcce 	bl	8011ce2 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801534c:	2b00      	cmp	r3, #0
 801534e:	d00e      	beq.n	801536e <tcp_write+0x69a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8015350:	68fb      	ldr	r3, [r7, #12]
 8015352:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015354:	2b00      	cmp	r3, #0
 8015356:	d10a      	bne.n	801536e <tcp_write+0x69a>
 8015358:	68fb      	ldr	r3, [r7, #12]
 801535a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801535c:	2b00      	cmp	r3, #0
 801535e:	d106      	bne.n	801536e <tcp_write+0x69a>
 8015360:	4b06      	ldr	r3, [pc, #24]	; (801537c <tcp_write+0x6a8>)
 8015362:	f240 3202 	movw	r2, #770	; 0x302
 8015366:	4906      	ldr	r1, [pc, #24]	; (8015380 <tcp_write+0x6ac>)
 8015368:	4806      	ldr	r0, [pc, #24]	; (8015384 <tcp_write+0x6b0>)
 801536a:	f003 fe91 	bl	8019090 <iprintf>
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801536e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015372:	4618      	mov	r0, r3
 8015374:	375c      	adds	r7, #92	; 0x5c
 8015376:	46bd      	mov	sp, r7
 8015378:	bd90      	pop	{r4, r7, pc}
 801537a:	bf00      	nop
 801537c:	0801bb50 	.word	0x0801bb50
 8015380:	0801be58 	.word	0x0801be58
 8015384:	0801bbd8 	.word	0x0801bbd8

08015388 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015388:	b580      	push	{r7, lr}
 801538a:	b08a      	sub	sp, #40	; 0x28
 801538c:	af02      	add	r7, sp, #8
 801538e:	6078      	str	r0, [r7, #4]
 8015390:	460b      	mov	r3, r1
 8015392:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015394:	2300      	movs	r3, #0
 8015396:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015398:	2300      	movs	r3, #0
 801539a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801539c:	78fb      	ldrb	r3, [r7, #3]
 801539e:	f003 0303 	and.w	r3, r3, #3
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d106      	bne.n	80153b4 <tcp_enqueue_flags+0x2c>
 80153a6:	4b6f      	ldr	r3, [pc, #444]	; (8015564 <tcp_enqueue_flags+0x1dc>)
 80153a8:	f240 321b 	movw	r2, #795	; 0x31b
 80153ac:	496e      	ldr	r1, [pc, #440]	; (8015568 <tcp_enqueue_flags+0x1e0>)
 80153ae:	486f      	ldr	r0, [pc, #444]	; (801556c <tcp_enqueue_flags+0x1e4>)
 80153b0:	f003 fe6e 	bl	8019090 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80153ba:	2b08      	cmp	r3, #8
 80153bc:	d806      	bhi.n	80153cc <tcp_enqueue_flags+0x44>
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80153c4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80153c8:	4293      	cmp	r3, r2
 80153ca:	d90e      	bls.n	80153ea <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 80153cc:	78fb      	ldrb	r3, [r7, #3]
 80153ce:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d109      	bne.n	80153ea <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	7e9b      	ldrb	r3, [r3, #26]
 80153da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80153de:	b2da      	uxtb	r2, r3
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 80153e4:	f04f 33ff 	mov.w	r3, #4294967295
 80153e8:	e0b7      	b.n	801555a <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 80153ea:	78fb      	ldrb	r3, [r7, #3]
 80153ec:	f003 0302 	and.w	r3, r3, #2
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d001      	beq.n	80153f8 <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 80153f4:	2301      	movs	r3, #1
 80153f6:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80153f8:	7ffb      	ldrb	r3, [r7, #31]
 80153fa:	009b      	lsls	r3, r3, #2
 80153fc:	b2db      	uxtb	r3, r3
 80153fe:	f003 0304 	and.w	r3, r3, #4
 8015402:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015404:	7dfb      	ldrb	r3, [r7, #23]
 8015406:	b29b      	uxth	r3, r3
 8015408:	2200      	movs	r2, #0
 801540a:	4619      	mov	r1, r3
 801540c:	2000      	movs	r0, #0
 801540e:	f7fa fdf1 	bl	800fff4 <pbuf_alloc>
 8015412:	6138      	str	r0, [r7, #16]
 8015414:	693b      	ldr	r3, [r7, #16]
 8015416:	2b00      	cmp	r3, #0
 8015418:	d109      	bne.n	801542e <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	7e9b      	ldrb	r3, [r3, #26]
 801541e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015422:	b2da      	uxtb	r2, r3
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015428:	f04f 33ff 	mov.w	r3, #4294967295
 801542c:	e095      	b.n	801555a <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801542e:	693b      	ldr	r3, [r7, #16]
 8015430:	895a      	ldrh	r2, [r3, #10]
 8015432:	7dfb      	ldrb	r3, [r7, #23]
 8015434:	b29b      	uxth	r3, r3
 8015436:	429a      	cmp	r2, r3
 8015438:	d206      	bcs.n	8015448 <tcp_enqueue_flags+0xc0>
 801543a:	4b4a      	ldr	r3, [pc, #296]	; (8015564 <tcp_enqueue_flags+0x1dc>)
 801543c:	f240 3241 	movw	r2, #833	; 0x341
 8015440:	494b      	ldr	r1, [pc, #300]	; (8015570 <tcp_enqueue_flags+0x1e8>)
 8015442:	484a      	ldr	r0, [pc, #296]	; (801556c <tcp_enqueue_flags+0x1e4>)
 8015444:	f003 fe24 	bl	8019090 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 801544c:	78fa      	ldrb	r2, [r7, #3]
 801544e:	7ffb      	ldrb	r3, [r7, #31]
 8015450:	9300      	str	r3, [sp, #0]
 8015452:	460b      	mov	r3, r1
 8015454:	6939      	ldr	r1, [r7, #16]
 8015456:	6878      	ldr	r0, [r7, #4]
 8015458:	f7ff fadc 	bl	8014a14 <tcp_create_segment>
 801545c:	60f8      	str	r0, [r7, #12]
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	2b00      	cmp	r3, #0
 8015462:	d109      	bne.n	8015478 <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	7e9b      	ldrb	r3, [r3, #26]
 8015468:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801546c:	b2da      	uxtb	r2, r3
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015472:	f04f 33ff 	mov.w	r3, #4294967295
 8015476:	e070      	b.n	801555a <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	68db      	ldr	r3, [r3, #12]
 801547c:	f003 0303 	and.w	r3, r3, #3
 8015480:	2b00      	cmp	r3, #0
 8015482:	d006      	beq.n	8015492 <tcp_enqueue_flags+0x10a>
 8015484:	4b37      	ldr	r3, [pc, #220]	; (8015564 <tcp_enqueue_flags+0x1dc>)
 8015486:	f240 3249 	movw	r2, #841	; 0x349
 801548a:	493a      	ldr	r1, [pc, #232]	; (8015574 <tcp_enqueue_flags+0x1ec>)
 801548c:	4837      	ldr	r0, [pc, #220]	; (801556c <tcp_enqueue_flags+0x1e4>)
 801548e:	f003 fdff 	bl	8019090 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	891b      	ldrh	r3, [r3, #8]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d006      	beq.n	80154a8 <tcp_enqueue_flags+0x120>
 801549a:	4b32      	ldr	r3, [pc, #200]	; (8015564 <tcp_enqueue_flags+0x1dc>)
 801549c:	f240 324a 	movw	r2, #842	; 0x34a
 80154a0:	4935      	ldr	r1, [pc, #212]	; (8015578 <tcp_enqueue_flags+0x1f0>)
 80154a2:	4832      	ldr	r0, [pc, #200]	; (801556c <tcp_enqueue_flags+0x1e4>)
 80154a4:	f003 fdf4 	bl	8019090 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d103      	bne.n	80154b8 <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	68fa      	ldr	r2, [r7, #12]
 80154b4:	669a      	str	r2, [r3, #104]	; 0x68
 80154b6:	e00d      	b.n	80154d4 <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80154bc:	61bb      	str	r3, [r7, #24]
 80154be:	e002      	b.n	80154c6 <tcp_enqueue_flags+0x13e>
 80154c0:	69bb      	ldr	r3, [r7, #24]
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	61bb      	str	r3, [r7, #24]
 80154c6:	69bb      	ldr	r3, [r7, #24]
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d1f8      	bne.n	80154c0 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 80154ce:	69bb      	ldr	r3, [r7, #24]
 80154d0:	68fa      	ldr	r2, [r7, #12]
 80154d2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	2200      	movs	r2, #0
 80154d8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80154dc:	78fb      	ldrb	r3, [r7, #3]
 80154de:	f003 0302 	and.w	r3, r3, #2
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d104      	bne.n	80154f0 <tcp_enqueue_flags+0x168>
 80154e6:	78fb      	ldrb	r3, [r7, #3]
 80154e8:	f003 0301 	and.w	r3, r3, #1
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d004      	beq.n	80154fa <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80154f4:	1c5a      	adds	r2, r3, #1
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80154fa:	78fb      	ldrb	r3, [r7, #3]
 80154fc:	f003 0301 	and.w	r3, r3, #1
 8015500:	2b00      	cmp	r3, #0
 8015502:	d006      	beq.n	8015512 <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	7e9b      	ldrb	r3, [r3, #26]
 8015508:	f043 0320 	orr.w	r3, r3, #32
 801550c:	b2da      	uxtb	r2, r3
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	685b      	ldr	r3, [r3, #4]
 8015516:	4618      	mov	r0, r3
 8015518:	f7fb f978 	bl	801080c <pbuf_clen>
 801551c:	4603      	mov	r3, r0
 801551e:	461a      	mov	r2, r3
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015526:	4413      	add	r3, r2
 8015528:	b29a      	uxth	r2, r3
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015536:	2b00      	cmp	r3, #0
 8015538:	d00e      	beq.n	8015558 <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801553e:	2b00      	cmp	r3, #0
 8015540:	d10a      	bne.n	8015558 <tcp_enqueue_flags+0x1d0>
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015546:	2b00      	cmp	r3, #0
 8015548:	d106      	bne.n	8015558 <tcp_enqueue_flags+0x1d0>
 801554a:	4b06      	ldr	r3, [pc, #24]	; (8015564 <tcp_enqueue_flags+0x1dc>)
 801554c:	f240 326d 	movw	r2, #877	; 0x36d
 8015550:	490a      	ldr	r1, [pc, #40]	; (801557c <tcp_enqueue_flags+0x1f4>)
 8015552:	4806      	ldr	r0, [pc, #24]	; (801556c <tcp_enqueue_flags+0x1e4>)
 8015554:	f003 fd9c 	bl	8019090 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015558:	2300      	movs	r3, #0
}
 801555a:	4618      	mov	r0, r3
 801555c:	3720      	adds	r7, #32
 801555e:	46bd      	mov	sp, r7
 8015560:	bd80      	pop	{r7, pc}
 8015562:	bf00      	nop
 8015564:	0801bb50 	.word	0x0801bb50
 8015568:	0801be78 	.word	0x0801be78
 801556c:	0801bbd8 	.word	0x0801bbd8
 8015570:	0801bed0 	.word	0x0801bed0
 8015574:	0801bf0c 	.word	0x0801bf0c
 8015578:	0801bf24 	.word	0x0801bf24
 801557c:	0801bf50 	.word	0x0801bf50

08015580 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8015580:	b590      	push	{r4, r7, lr}
 8015582:	b08b      	sub	sp, #44	; 0x2c
 8015584:	af04      	add	r7, sp, #16
 8015586:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 8015588:	2300      	movs	r3, #0
 801558a:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801558c:	7dbb      	ldrb	r3, [r7, #22]
 801558e:	b29c      	uxth	r4, r3
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015594:	4618      	mov	r0, r3
 8015596:	f7f9 fe93 	bl	800f2c0 <lwip_htonl>
 801559a:	4603      	mov	r3, r0
 801559c:	2200      	movs	r2, #0
 801559e:	4621      	mov	r1, r4
 80155a0:	6878      	ldr	r0, [r7, #4]
 80155a2:	f7ff f97b 	bl	801489c <tcp_output_alloc_header>
 80155a6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80155a8:	693b      	ldr	r3, [r7, #16]
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d109      	bne.n	80155c2 <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	7e9b      	ldrb	r3, [r3, #26]
 80155b2:	f043 0303 	orr.w	r3, r3, #3
 80155b6:	b2da      	uxtb	r2, r3
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80155bc:	f06f 0301 	mvn.w	r3, #1
 80155c0:	e036      	b.n	8015630 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	3304      	adds	r3, #4
 80155c6:	4618      	mov	r0, r3
 80155c8:	f002 f9c0 	bl	801794c <ip4_route>
 80155cc:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d102      	bne.n	80155da <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 80155d4:	23fc      	movs	r3, #252	; 0xfc
 80155d6:	75fb      	strb	r3, [r7, #23]
 80155d8:	e012      	b.n	8015600 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 80155da:	6879      	ldr	r1, [r7, #4]
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	1d18      	adds	r0, r3, #4
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	7a9c      	ldrb	r4, [r3, #10]
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	7a5b      	ldrb	r3, [r3, #9]
 80155e8:	68fa      	ldr	r2, [r7, #12]
 80155ea:	9202      	str	r2, [sp, #8]
 80155ec:	2206      	movs	r2, #6
 80155ee:	9201      	str	r2, [sp, #4]
 80155f0:	9300      	str	r3, [sp, #0]
 80155f2:	4623      	mov	r3, r4
 80155f4:	4602      	mov	r2, r0
 80155f6:	6938      	ldr	r0, [r7, #16]
 80155f8:	f002 fb50 	bl	8017c9c <ip4_output_if>
 80155fc:	4603      	mov	r3, r0
 80155fe:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8015600:	6938      	ldr	r0, [r7, #16]
 8015602:	f7fb f869 	bl	80106d8 <pbuf_free>

  if (err != ERR_OK) {
 8015606:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801560a:	2b00      	cmp	r3, #0
 801560c:	d007      	beq.n	801561e <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	7e9b      	ldrb	r3, [r3, #26]
 8015612:	f043 0303 	orr.w	r3, r3, #3
 8015616:	b2da      	uxtb	r2, r3
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	769a      	strb	r2, [r3, #26]
 801561c:	e006      	b.n	801562c <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	7e9b      	ldrb	r3, [r3, #26]
 8015622:	f023 0303 	bic.w	r3, r3, #3
 8015626:	b2da      	uxtb	r2, r3
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	769a      	strb	r2, [r3, #26]
  }

  return err;
 801562c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015630:	4618      	mov	r0, r3
 8015632:	371c      	adds	r7, #28
 8015634:	46bd      	mov	sp, r7
 8015636:	bd90      	pop	{r4, r7, pc}

08015638 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015638:	b5b0      	push	{r4, r5, r7, lr}
 801563a:	b08a      	sub	sp, #40	; 0x28
 801563c:	af00      	add	r7, sp, #0
 801563e:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	7d1b      	ldrb	r3, [r3, #20]
 8015644:	2b01      	cmp	r3, #1
 8015646:	d106      	bne.n	8015656 <tcp_output+0x1e>
 8015648:	4b9b      	ldr	r3, [pc, #620]	; (80158b8 <tcp_output+0x280>)
 801564a:	f240 32ed 	movw	r2, #1005	; 0x3ed
 801564e:	499b      	ldr	r1, [pc, #620]	; (80158bc <tcp_output+0x284>)
 8015650:	489b      	ldr	r0, [pc, #620]	; (80158c0 <tcp_output+0x288>)
 8015652:	f003 fd1d 	bl	8019090 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015656:	4b9b      	ldr	r3, [pc, #620]	; (80158c4 <tcp_output+0x28c>)
 8015658:	681b      	ldr	r3, [r3, #0]
 801565a:	687a      	ldr	r2, [r7, #4]
 801565c:	429a      	cmp	r2, r3
 801565e:	d101      	bne.n	8015664 <tcp_output+0x2c>
    return ERR_OK;
 8015660:	2300      	movs	r3, #0
 8015662:	e1cf      	b.n	8015a04 <tcp_output+0x3cc>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015670:	429a      	cmp	r2, r3
 8015672:	d203      	bcs.n	801567c <tcp_output+0x44>
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801567a:	e002      	b.n	8015682 <tcp_output+0x4a>
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015682:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015688:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	7e9b      	ldrb	r3, [r3, #26]
 801568e:	f003 0302 	and.w	r3, r3, #2
 8015692:	2b00      	cmp	r3, #0
 8015694:	d017      	beq.n	80156c6 <tcp_output+0x8e>
 8015696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015698:	2b00      	cmp	r3, #0
 801569a:	d00f      	beq.n	80156bc <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 801569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801569e:	68db      	ldr	r3, [r3, #12]
 80156a0:	685b      	ldr	r3, [r3, #4]
 80156a2:	4618      	mov	r0, r3
 80156a4:	f7f9 fe0c 	bl	800f2c0 <lwip_htonl>
 80156a8:	4602      	mov	r2, r0
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80156ae:	1ad3      	subs	r3, r2, r3
 80156b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80156b2:	8912      	ldrh	r2, [r2, #8]
 80156b4:	4413      	add	r3, r2
     (seg == NULL ||
 80156b6:	69ba      	ldr	r2, [r7, #24]
 80156b8:	429a      	cmp	r2, r3
 80156ba:	d204      	bcs.n	80156c6 <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 80156bc:	6878      	ldr	r0, [r7, #4]
 80156be:	f7ff ff5f 	bl	8015580 <tcp_send_empty_ack>
 80156c2:	4603      	mov	r3, r0
 80156c4:	e19e      	b.n	8015a04 <tcp_output+0x3cc>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156ca:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80156cc:	6a3b      	ldr	r3, [r7, #32]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d007      	beq.n	80156e2 <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 80156d2:	e002      	b.n	80156da <tcp_output+0xa2>
 80156d4:	6a3b      	ldr	r3, [r7, #32]
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	623b      	str	r3, [r7, #32]
 80156da:	6a3b      	ldr	r3, [r7, #32]
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d1f8      	bne.n	80156d4 <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	3304      	adds	r3, #4
 80156e6:	4618      	mov	r0, r3
 80156e8:	f002 f930 	bl	801794c <ip4_route>
 80156ec:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80156ee:	697b      	ldr	r3, [r7, #20]
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	d102      	bne.n	80156fa <tcp_output+0xc2>
    return ERR_RTE;
 80156f4:	f06f 0303 	mvn.w	r3, #3
 80156f8:	e184      	b.n	8015a04 <tcp_output+0x3cc>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d003      	beq.n	8015708 <tcp_output+0xd0>
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	681b      	ldr	r3, [r3, #0]
 8015704:	2b00      	cmp	r3, #0
 8015706:	d111      	bne.n	801572c <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015708:	697b      	ldr	r3, [r7, #20]
 801570a:	2b00      	cmp	r3, #0
 801570c:	d002      	beq.n	8015714 <tcp_output+0xdc>
 801570e:	697b      	ldr	r3, [r7, #20]
 8015710:	3304      	adds	r3, #4
 8015712:	e000      	b.n	8015716 <tcp_output+0xde>
 8015714:	2300      	movs	r3, #0
 8015716:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015718:	693b      	ldr	r3, [r7, #16]
 801571a:	2b00      	cmp	r3, #0
 801571c:	d102      	bne.n	8015724 <tcp_output+0xec>
      return ERR_RTE;
 801571e:	f06f 0303 	mvn.w	r3, #3
 8015722:	e16f      	b.n	8015a04 <tcp_output+0x3cc>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015724:	693b      	ldr	r3, [r7, #16]
 8015726:	681a      	ldr	r2, [r3, #0]
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 801572c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801572e:	2b00      	cmp	r3, #0
 8015730:	f000 813e 	beq.w	80159b0 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8015734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015736:	68db      	ldr	r3, [r3, #12]
 8015738:	685b      	ldr	r3, [r3, #4]
 801573a:	4618      	mov	r0, r3
 801573c:	f7f9 fdc0 	bl	800f2c0 <lwip_htonl>
 8015740:	4602      	mov	r2, r0
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015746:	1ad3      	subs	r3, r2, r3
 8015748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801574a:	8912      	ldrh	r2, [r2, #8]
 801574c:	4413      	add	r3, r2
  if (seg != NULL &&
 801574e:	69ba      	ldr	r2, [r7, #24]
 8015750:	429a      	cmp	r2, r3
 8015752:	f080 812d 	bcs.w	80159b0 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8015756:	69bb      	ldr	r3, [r7, #24]
 8015758:	2b00      	cmp	r3, #0
 801575a:	f000 8129 	beq.w	80159b0 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015764:	461a      	mov	r2, r3
 8015766:	69bb      	ldr	r3, [r7, #24]
 8015768:	4293      	cmp	r3, r2
 801576a:	f040 8121 	bne.w	80159b0 <tcp_output+0x378>
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015772:	2b00      	cmp	r3, #0
 8015774:	f040 811c 	bne.w	80159b0 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801577e:	2b00      	cmp	r3, #0
 8015780:	f040 812b 	bne.w	80159da <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	2200      	movs	r2, #0
 8015788:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	2201      	movs	r2, #1
 8015790:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 8015794:	e121      	b.n	80159da <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015798:	68db      	ldr	r3, [r3, #12]
 801579a:	899b      	ldrh	r3, [r3, #12]
 801579c:	b29b      	uxth	r3, r3
 801579e:	4618      	mov	r0, r3
 80157a0:	f7f9 fd80 	bl	800f2a4 <lwip_htons>
 80157a4:	4603      	mov	r3, r0
 80157a6:	f003 0304 	and.w	r3, r3, #4
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	d006      	beq.n	80157bc <tcp_output+0x184>
 80157ae:	4b42      	ldr	r3, [pc, #264]	; (80158b8 <tcp_output+0x280>)
 80157b0:	f240 4246 	movw	r2, #1094	; 0x446
 80157b4:	4944      	ldr	r1, [pc, #272]	; (80158c8 <tcp_output+0x290>)
 80157b6:	4842      	ldr	r0, [pc, #264]	; (80158c0 <tcp_output+0x288>)
 80157b8:	f003 fc6a 	bl	8019090 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d01f      	beq.n	8015804 <tcp_output+0x1cc>
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	7e9b      	ldrb	r3, [r3, #26]
 80157c8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	d119      	bne.n	8015804 <tcp_output+0x1cc>
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d00b      	beq.n	80157f0 <tcp_output+0x1b8>
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d110      	bne.n	8015804 <tcp_output+0x1cc>
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80157e6:	891a      	ldrh	r2, [r3, #8]
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80157ec:	429a      	cmp	r2, r3
 80157ee:	d209      	bcs.n	8015804 <tcp_output+0x1cc>
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d004      	beq.n	8015804 <tcp_output+0x1cc>
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015800:	2b08      	cmp	r3, #8
 8015802:	d901      	bls.n	8015808 <tcp_output+0x1d0>
 8015804:	2301      	movs	r3, #1
 8015806:	e000      	b.n	801580a <tcp_output+0x1d2>
 8015808:	2300      	movs	r3, #0
 801580a:	2b00      	cmp	r3, #0
 801580c:	d106      	bne.n	801581c <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	7e9b      	ldrb	r3, [r3, #26]
 8015812:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015816:	2b00      	cmp	r3, #0
 8015818:	f000 80e1 	beq.w	80159de <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	7d1b      	ldrb	r3, [r3, #20]
 8015820:	2b02      	cmp	r3, #2
 8015822:	d00d      	beq.n	8015840 <tcp_output+0x208>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015826:	68db      	ldr	r3, [r3, #12]
 8015828:	899b      	ldrh	r3, [r3, #12]
 801582a:	b29c      	uxth	r4, r3
 801582c:	2010      	movs	r0, #16
 801582e:	f7f9 fd39 	bl	800f2a4 <lwip_htons>
 8015832:	4603      	mov	r3, r0
 8015834:	461a      	mov	r2, r3
 8015836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015838:	68db      	ldr	r3, [r3, #12]
 801583a:	4322      	orrs	r2, r4
 801583c:	b292      	uxth	r2, r2
 801583e:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 8015840:	697a      	ldr	r2, [r7, #20]
 8015842:	6879      	ldr	r1, [r7, #4]
 8015844:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015846:	f000 f8e1 	bl	8015a0c <tcp_output_segment>
 801584a:	4603      	mov	r3, r0
 801584c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801584e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d009      	beq.n	801586a <tcp_output+0x232>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	7e9b      	ldrb	r3, [r3, #26]
 801585a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801585e:	b2da      	uxtb	r2, r3
 8015860:	687b      	ldr	r3, [r7, #4]
 8015862:	769a      	strb	r2, [r3, #26]
      return err;
 8015864:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015868:	e0cc      	b.n	8015a04 <tcp_output+0x3cc>
    }
    pcb->unsent = seg->next;
 801586a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801586c:	681a      	ldr	r2, [r3, #0]
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	7d1b      	ldrb	r3, [r3, #20]
 8015876:	2b02      	cmp	r3, #2
 8015878:	d006      	beq.n	8015888 <tcp_output+0x250>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	7e9b      	ldrb	r3, [r3, #26]
 801587e:	f023 0303 	bic.w	r3, r3, #3
 8015882:	b2da      	uxtb	r2, r3
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801588a:	68db      	ldr	r3, [r3, #12]
 801588c:	685b      	ldr	r3, [r3, #4]
 801588e:	4618      	mov	r0, r3
 8015890:	f7f9 fd16 	bl	800f2c0 <lwip_htonl>
 8015894:	4604      	mov	r4, r0
 8015896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015898:	891b      	ldrh	r3, [r3, #8]
 801589a:	461d      	mov	r5, r3
 801589c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801589e:	68db      	ldr	r3, [r3, #12]
 80158a0:	899b      	ldrh	r3, [r3, #12]
 80158a2:	b29b      	uxth	r3, r3
 80158a4:	4618      	mov	r0, r3
 80158a6:	f7f9 fcfd 	bl	800f2a4 <lwip_htons>
 80158aa:	4603      	mov	r3, r0
 80158ac:	f003 0303 	and.w	r3, r3, #3
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d00b      	beq.n	80158cc <tcp_output+0x294>
 80158b4:	2301      	movs	r3, #1
 80158b6:	e00a      	b.n	80158ce <tcp_output+0x296>
 80158b8:	0801bb50 	.word	0x0801bb50
 80158bc:	0801bf78 	.word	0x0801bf78
 80158c0:	0801bbd8 	.word	0x0801bbd8
 80158c4:	20010114 	.word	0x20010114
 80158c8:	0801bfa0 	.word	0x0801bfa0
 80158cc:	2300      	movs	r3, #0
 80158ce:	442b      	add	r3, r5
 80158d0:	4423      	add	r3, r4
 80158d2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80158d8:	68bb      	ldr	r3, [r7, #8]
 80158da:	1ad3      	subs	r3, r2, r3
 80158dc:	2b00      	cmp	r3, #0
 80158de:	da02      	bge.n	80158e6 <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	68ba      	ldr	r2, [r7, #8]
 80158e4:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80158e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158e8:	891b      	ldrh	r3, [r3, #8]
 80158ea:	461c      	mov	r4, r3
 80158ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158ee:	68db      	ldr	r3, [r3, #12]
 80158f0:	899b      	ldrh	r3, [r3, #12]
 80158f2:	b29b      	uxth	r3, r3
 80158f4:	4618      	mov	r0, r3
 80158f6:	f7f9 fcd5 	bl	800f2a4 <lwip_htons>
 80158fa:	4603      	mov	r3, r0
 80158fc:	f003 0303 	and.w	r3, r3, #3
 8015900:	2b00      	cmp	r3, #0
 8015902:	d001      	beq.n	8015908 <tcp_output+0x2d0>
 8015904:	2301      	movs	r3, #1
 8015906:	e000      	b.n	801590a <tcp_output+0x2d2>
 8015908:	2300      	movs	r3, #0
 801590a:	4423      	add	r3, r4
 801590c:	2b00      	cmp	r3, #0
 801590e:	d049      	beq.n	80159a4 <tcp_output+0x36c>
      seg->next = NULL;
 8015910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015912:	2200      	movs	r2, #0
 8015914:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801591a:	2b00      	cmp	r3, #0
 801591c:	d105      	bne.n	801592a <tcp_output+0x2f2>
        pcb->unacked = seg;
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015922:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 8015924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015926:	623b      	str	r3, [r7, #32]
 8015928:	e03f      	b.n	80159aa <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801592c:	68db      	ldr	r3, [r3, #12]
 801592e:	685b      	ldr	r3, [r3, #4]
 8015930:	4618      	mov	r0, r3
 8015932:	f7f9 fcc5 	bl	800f2c0 <lwip_htonl>
 8015936:	4604      	mov	r4, r0
 8015938:	6a3b      	ldr	r3, [r7, #32]
 801593a:	68db      	ldr	r3, [r3, #12]
 801593c:	685b      	ldr	r3, [r3, #4]
 801593e:	4618      	mov	r0, r3
 8015940:	f7f9 fcbe 	bl	800f2c0 <lwip_htonl>
 8015944:	4603      	mov	r3, r0
 8015946:	1ae3      	subs	r3, r4, r3
 8015948:	2b00      	cmp	r3, #0
 801594a:	da24      	bge.n	8015996 <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	336c      	adds	r3, #108	; 0x6c
 8015950:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015952:	e002      	b.n	801595a <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 8015954:	69fb      	ldr	r3, [r7, #28]
 8015956:	681b      	ldr	r3, [r3, #0]
 8015958:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801595a:	69fb      	ldr	r3, [r7, #28]
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	2b00      	cmp	r3, #0
 8015960:	d011      	beq.n	8015986 <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015962:	69fb      	ldr	r3, [r7, #28]
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	68db      	ldr	r3, [r3, #12]
 8015968:	685b      	ldr	r3, [r3, #4]
 801596a:	4618      	mov	r0, r3
 801596c:	f7f9 fca8 	bl	800f2c0 <lwip_htonl>
 8015970:	4604      	mov	r4, r0
 8015972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015974:	68db      	ldr	r3, [r3, #12]
 8015976:	685b      	ldr	r3, [r3, #4]
 8015978:	4618      	mov	r0, r3
 801597a:	f7f9 fca1 	bl	800f2c0 <lwip_htonl>
 801597e:	4603      	mov	r3, r0
 8015980:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015982:	2b00      	cmp	r3, #0
 8015984:	dbe6      	blt.n	8015954 <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 8015986:	69fb      	ldr	r3, [r7, #28]
 8015988:	681a      	ldr	r2, [r3, #0]
 801598a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801598c:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801598e:	69fb      	ldr	r3, [r7, #28]
 8015990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015992:	601a      	str	r2, [r3, #0]
 8015994:	e009      	b.n	80159aa <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015996:	6a3b      	ldr	r3, [r7, #32]
 8015998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801599a:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801599c:	6a3b      	ldr	r3, [r7, #32]
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	623b      	str	r3, [r7, #32]
 80159a2:	e002      	b.n	80159aa <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80159a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80159a6:	f7fc f9b0 	bl	8011d0a <tcp_seg_free>
    }
    seg = pcb->unsent;
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80159ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80159b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d015      	beq.n	80159e2 <tcp_output+0x3aa>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80159b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159b8:	68db      	ldr	r3, [r3, #12]
 80159ba:	685b      	ldr	r3, [r3, #4]
 80159bc:	4618      	mov	r0, r3
 80159be:	f7f9 fc7f 	bl	800f2c0 <lwip_htonl>
 80159c2:	4602      	mov	r2, r0
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80159c8:	1ad3      	subs	r3, r2, r3
 80159ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80159cc:	8912      	ldrh	r2, [r2, #8]
 80159ce:	4413      	add	r3, r2
  while (seg != NULL &&
 80159d0:	69ba      	ldr	r2, [r7, #24]
 80159d2:	429a      	cmp	r2, r3
 80159d4:	f4bf aedf 	bcs.w	8015796 <tcp_output+0x15e>
  }
output_done:
 80159d8:	e003      	b.n	80159e2 <tcp_output+0x3aa>
    goto output_done;
 80159da:	bf00      	nop
 80159dc:	e002      	b.n	80159e4 <tcp_output+0x3ac>
      break;
 80159de:	bf00      	nop
 80159e0:	e000      	b.n	80159e4 <tcp_output+0x3ac>
output_done:
 80159e2:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80159e8:	2b00      	cmp	r3, #0
 80159ea:	d103      	bne.n	80159f4 <tcp_output+0x3bc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	2200      	movs	r2, #0
 80159f0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	7e9b      	ldrb	r3, [r3, #26]
 80159f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80159fc:	b2da      	uxtb	r2, r3
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 8015a02:	2300      	movs	r3, #0
}
 8015a04:	4618      	mov	r0, r3
 8015a06:	3728      	adds	r7, #40	; 0x28
 8015a08:	46bd      	mov	sp, r7
 8015a0a:	bdb0      	pop	{r4, r5, r7, pc}

08015a0c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015a0c:	b5b0      	push	{r4, r5, r7, lr}
 8015a0e:	b08c      	sub	sp, #48	; 0x30
 8015a10:	af04      	add	r7, sp, #16
 8015a12:	60f8      	str	r0, [r7, #12]
 8015a14:	60b9      	str	r1, [r7, #8]
 8015a16:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 8015a18:	68fb      	ldr	r3, [r7, #12]
 8015a1a:	685b      	ldr	r3, [r3, #4]
 8015a1c:	89db      	ldrh	r3, [r3, #14]
 8015a1e:	2b01      	cmp	r3, #1
 8015a20:	d001      	beq.n	8015a26 <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 8015a22:	2300      	movs	r3, #0
 8015a24:	e08b      	b.n	8015b3e <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015a26:	68bb      	ldr	r3, [r7, #8]
 8015a28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015a2a:	68fb      	ldr	r3, [r7, #12]
 8015a2c:	68dc      	ldr	r4, [r3, #12]
 8015a2e:	4610      	mov	r0, r2
 8015a30:	f7f9 fc46 	bl	800f2c0 <lwip_htonl>
 8015a34:	4603      	mov	r3, r0
 8015a36:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8015a3c:	68fb      	ldr	r3, [r7, #12]
 8015a3e:	68dc      	ldr	r4, [r3, #12]
 8015a40:	4610      	mov	r0, r2
 8015a42:	f7f9 fc2f 	bl	800f2a4 <lwip_htons>
 8015a46:	4603      	mov	r3, r0
 8015a48:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015a4a:	68bb      	ldr	r3, [r7, #8]
 8015a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a4e:	68ba      	ldr	r2, [r7, #8]
 8015a50:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015a52:	441a      	add	r2, r3
 8015a54:	68bb      	ldr	r3, [r7, #8]
 8015a56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015a58:	68fb      	ldr	r3, [r7, #12]
 8015a5a:	68db      	ldr	r3, [r3, #12]
 8015a5c:	3314      	adds	r3, #20
 8015a5e:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	7a9b      	ldrb	r3, [r3, #10]
 8015a64:	f003 0301 	and.w	r3, r3, #1
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d014      	beq.n	8015a96 <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8015a6c:	68bb      	ldr	r3, [r7, #8]
 8015a6e:	3304      	adds	r3, #4
 8015a70:	4619      	mov	r1, r3
 8015a72:	f44f 7006 	mov.w	r0, #536	; 0x218
 8015a76:	f7fc fc73 	bl	8012360 <tcp_eff_send_mss_impl>
 8015a7a:	4603      	mov	r3, r0
 8015a7c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015a7e:	8b7b      	ldrh	r3, [r7, #26]
 8015a80:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015a84:	4618      	mov	r0, r3
 8015a86:	f7f9 fc1b 	bl	800f2c0 <lwip_htonl>
 8015a8a:	4602      	mov	r2, r0
 8015a8c:	69fb      	ldr	r3, [r7, #28]
 8015a8e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015a90:	69fb      	ldr	r3, [r7, #28]
 8015a92:	3304      	adds	r3, #4
 8015a94:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015a96:	68bb      	ldr	r3, [r7, #8]
 8015a98:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	da02      	bge.n	8015aa6 <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8015aa0:	68bb      	ldr	r3, [r7, #8]
 8015aa2:	2200      	movs	r2, #0
 8015aa4:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015aa6:	68bb      	ldr	r3, [r7, #8]
 8015aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	d10c      	bne.n	8015ac8 <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8015aae:	4b26      	ldr	r3, [pc, #152]	; (8015b48 <tcp_output_segment+0x13c>)
 8015ab0:	681a      	ldr	r2, [r3, #0]
 8015ab2:	68bb      	ldr	r3, [r7, #8]
 8015ab4:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015ab6:	68fb      	ldr	r3, [r7, #12]
 8015ab8:	68db      	ldr	r3, [r3, #12]
 8015aba:	685b      	ldr	r3, [r3, #4]
 8015abc:	4618      	mov	r0, r3
 8015abe:	f7f9 fbff 	bl	800f2c0 <lwip_htonl>
 8015ac2:	4602      	mov	r2, r0
 8015ac4:	68bb      	ldr	r3, [r7, #8]
 8015ac6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	68db      	ldr	r3, [r3, #12]
 8015acc:	461a      	mov	r2, r3
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	685b      	ldr	r3, [r3, #4]
 8015ad2:	685b      	ldr	r3, [r3, #4]
 8015ad4:	1ad3      	subs	r3, r2, r3
 8015ad6:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	685b      	ldr	r3, [r3, #4]
 8015adc:	8959      	ldrh	r1, [r3, #10]
 8015ade:	68fb      	ldr	r3, [r7, #12]
 8015ae0:	685b      	ldr	r3, [r3, #4]
 8015ae2:	8b3a      	ldrh	r2, [r7, #24]
 8015ae4:	1a8a      	subs	r2, r1, r2
 8015ae6:	b292      	uxth	r2, r2
 8015ae8:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015aea:	68fb      	ldr	r3, [r7, #12]
 8015aec:	685b      	ldr	r3, [r3, #4]
 8015aee:	8919      	ldrh	r1, [r3, #8]
 8015af0:	68fb      	ldr	r3, [r7, #12]
 8015af2:	685b      	ldr	r3, [r3, #4]
 8015af4:	8b3a      	ldrh	r2, [r7, #24]
 8015af6:	1a8a      	subs	r2, r1, r2
 8015af8:	b292      	uxth	r2, r2
 8015afa:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015afc:	68fb      	ldr	r3, [r7, #12]
 8015afe:	685b      	ldr	r3, [r3, #4]
 8015b00:	68fa      	ldr	r2, [r7, #12]
 8015b02:	68d2      	ldr	r2, [r2, #12]
 8015b04:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	68db      	ldr	r3, [r3, #12]
 8015b0a:	2200      	movs	r2, #0
 8015b0c:	741a      	strb	r2, [r3, #16]
 8015b0e:	2200      	movs	r2, #0
 8015b10:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015b12:	68fb      	ldr	r3, [r7, #12]
 8015b14:	6858      	ldr	r0, [r3, #4]
 8015b16:	68b9      	ldr	r1, [r7, #8]
 8015b18:	68bb      	ldr	r3, [r7, #8]
 8015b1a:	1d1c      	adds	r4, r3, #4
 8015b1c:	68bb      	ldr	r3, [r7, #8]
 8015b1e:	7a9d      	ldrb	r5, [r3, #10]
 8015b20:	68bb      	ldr	r3, [r7, #8]
 8015b22:	7a5b      	ldrb	r3, [r3, #9]
 8015b24:	687a      	ldr	r2, [r7, #4]
 8015b26:	9202      	str	r2, [sp, #8]
 8015b28:	2206      	movs	r2, #6
 8015b2a:	9201      	str	r2, [sp, #4]
 8015b2c:	9300      	str	r3, [sp, #0]
 8015b2e:	462b      	mov	r3, r5
 8015b30:	4622      	mov	r2, r4
 8015b32:	f002 f8b3 	bl	8017c9c <ip4_output_if>
 8015b36:	4603      	mov	r3, r0
 8015b38:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 8015b3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015b3e:	4618      	mov	r0, r3
 8015b40:	3720      	adds	r7, #32
 8015b42:	46bd      	mov	sp, r7
 8015b44:	bdb0      	pop	{r4, r5, r7, pc}
 8015b46:	bf00      	nop
 8015b48:	20010104 	.word	0x20010104

08015b4c <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 8015b4c:	b580      	push	{r7, lr}
 8015b4e:	b08c      	sub	sp, #48	; 0x30
 8015b50:	af04      	add	r7, sp, #16
 8015b52:	60f8      	str	r0, [r7, #12]
 8015b54:	60b9      	str	r1, [r7, #8]
 8015b56:	607a      	str	r2, [r7, #4]
 8015b58:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 8015b5a:	2200      	movs	r2, #0
 8015b5c:	2114      	movs	r1, #20
 8015b5e:	2001      	movs	r0, #1
 8015b60:	f7fa fa48 	bl	800fff4 <pbuf_alloc>
 8015b64:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 8015b66:	69fb      	ldr	r3, [r7, #28]
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d05b      	beq.n	8015c24 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8015b6c:	69fb      	ldr	r3, [r7, #28]
 8015b6e:	895b      	ldrh	r3, [r3, #10]
 8015b70:	2b13      	cmp	r3, #19
 8015b72:	d806      	bhi.n	8015b82 <tcp_rst+0x36>
 8015b74:	4b2d      	ldr	r3, [pc, #180]	; (8015c2c <tcp_rst+0xe0>)
 8015b76:	f240 524d 	movw	r2, #1357	; 0x54d
 8015b7a:	492d      	ldr	r1, [pc, #180]	; (8015c30 <tcp_rst+0xe4>)
 8015b7c:	482d      	ldr	r0, [pc, #180]	; (8015c34 <tcp_rst+0xe8>)
 8015b7e:	f003 fa87 	bl	8019090 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8015b82:	69fb      	ldr	r3, [r7, #28]
 8015b84:	685b      	ldr	r3, [r3, #4]
 8015b86:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 8015b88:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	f7f9 fb8a 	bl	800f2a4 <lwip_htons>
 8015b90:	4603      	mov	r3, r0
 8015b92:	461a      	mov	r2, r3
 8015b94:	69bb      	ldr	r3, [r7, #24]
 8015b96:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 8015b98:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015b9a:	4618      	mov	r0, r3
 8015b9c:	f7f9 fb82 	bl	800f2a4 <lwip_htons>
 8015ba0:	4603      	mov	r3, r0
 8015ba2:	461a      	mov	r2, r3
 8015ba4:	69bb      	ldr	r3, [r7, #24]
 8015ba6:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 8015ba8:	68f8      	ldr	r0, [r7, #12]
 8015baa:	f7f9 fb89 	bl	800f2c0 <lwip_htonl>
 8015bae:	4602      	mov	r2, r0
 8015bb0:	69bb      	ldr	r3, [r7, #24]
 8015bb2:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8015bb4:	68b8      	ldr	r0, [r7, #8]
 8015bb6:	f7f9 fb83 	bl	800f2c0 <lwip_htonl>
 8015bba:	4602      	mov	r2, r0
 8015bbc:	69bb      	ldr	r3, [r7, #24]
 8015bbe:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8015bc0:	f245 0014 	movw	r0, #20500	; 0x5014
 8015bc4:	f7f9 fb6e 	bl	800f2a4 <lwip_htons>
 8015bc8:	4603      	mov	r3, r0
 8015bca:	461a      	mov	r2, r3
 8015bcc:	69bb      	ldr	r3, [r7, #24]
 8015bce:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8015bd0:	69bb      	ldr	r3, [r7, #24]
 8015bd2:	2200      	movs	r2, #0
 8015bd4:	f042 0208 	orr.w	r2, r2, #8
 8015bd8:	739a      	strb	r2, [r3, #14]
 8015bda:	2200      	movs	r2, #0
 8015bdc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8015be0:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 8015be2:	69bb      	ldr	r3, [r7, #24]
 8015be4:	2200      	movs	r2, #0
 8015be6:	741a      	strb	r2, [r3, #16]
 8015be8:	2200      	movs	r2, #0
 8015bea:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 8015bec:	69bb      	ldr	r3, [r7, #24]
 8015bee:	2200      	movs	r2, #0
 8015bf0:	749a      	strb	r2, [r3, #18]
 8015bf2:	2200      	movs	r2, #0
 8015bf4:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8015bf6:	6838      	ldr	r0, [r7, #0]
 8015bf8:	f001 fea8 	bl	801794c <ip4_route>
 8015bfc:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 8015bfe:	697b      	ldr	r3, [r7, #20]
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d00b      	beq.n	8015c1c <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 8015c04:	697b      	ldr	r3, [r7, #20]
 8015c06:	9302      	str	r3, [sp, #8]
 8015c08:	2306      	movs	r3, #6
 8015c0a:	9301      	str	r3, [sp, #4]
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	9300      	str	r3, [sp, #0]
 8015c10:	23ff      	movs	r3, #255	; 0xff
 8015c12:	683a      	ldr	r2, [r7, #0]
 8015c14:	6879      	ldr	r1, [r7, #4]
 8015c16:	69f8      	ldr	r0, [r7, #28]
 8015c18:	f002 f840 	bl	8017c9c <ip4_output_if>
  }
  pbuf_free(p);
 8015c1c:	69f8      	ldr	r0, [r7, #28]
 8015c1e:	f7fa fd5b 	bl	80106d8 <pbuf_free>
 8015c22:	e000      	b.n	8015c26 <tcp_rst+0xda>
    return;
 8015c24:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8015c26:	3720      	adds	r7, #32
 8015c28:	46bd      	mov	sp, r7
 8015c2a:	bd80      	pop	{r7, pc}
 8015c2c:	0801bb50 	.word	0x0801bb50
 8015c30:	0801bba8 	.word	0x0801bba8
 8015c34:	0801bbd8 	.word	0x0801bbd8

08015c38 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b084      	sub	sp, #16
 8015c3c:	af00      	add	r7, sp, #0
 8015c3e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d029      	beq.n	8015c9c <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015c4c:	60fb      	str	r3, [r7, #12]
 8015c4e:	e002      	b.n	8015c56 <tcp_rexmit_rto+0x1e>
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	60fb      	str	r3, [r7, #12]
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	681b      	ldr	r3, [r3, #0]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d1f8      	bne.n	8015c50 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	2200      	movs	r2, #0
 8015c72:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015c7a:	2bff      	cmp	r3, #255	; 0xff
 8015c7c:	d007      	beq.n	8015c8e <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015c84:	3301      	adds	r3, #1
 8015c86:	b2da      	uxtb	r2, r3
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	2200      	movs	r2, #0
 8015c92:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 8015c94:	6878      	ldr	r0, [r7, #4]
 8015c96:	f7ff fccf 	bl	8015638 <tcp_output>
 8015c9a:	e000      	b.n	8015c9e <tcp_rexmit_rto+0x66>
    return;
 8015c9c:	bf00      	nop
}
 8015c9e:	3710      	adds	r7, #16
 8015ca0:	46bd      	mov	sp, r7
 8015ca2:	bd80      	pop	{r7, pc}

08015ca4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015ca4:	b590      	push	{r4, r7, lr}
 8015ca6:	b085      	sub	sp, #20
 8015ca8:	af00      	add	r7, sp, #0
 8015caa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	d043      	beq.n	8015d3c <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015cb8:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 8015cba:	68bb      	ldr	r3, [r7, #8]
 8015cbc:	681a      	ldr	r2, [r3, #0]
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	3368      	adds	r3, #104	; 0x68
 8015cc6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015cc8:	e002      	b.n	8015cd0 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015cd0:	68fb      	ldr	r3, [r7, #12]
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d011      	beq.n	8015cfc <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015cd8:	68fb      	ldr	r3, [r7, #12]
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	68db      	ldr	r3, [r3, #12]
 8015cde:	685b      	ldr	r3, [r3, #4]
 8015ce0:	4618      	mov	r0, r3
 8015ce2:	f7f9 faed 	bl	800f2c0 <lwip_htonl>
 8015ce6:	4604      	mov	r4, r0
 8015ce8:	68bb      	ldr	r3, [r7, #8]
 8015cea:	68db      	ldr	r3, [r3, #12]
 8015cec:	685b      	ldr	r3, [r3, #4]
 8015cee:	4618      	mov	r0, r3
 8015cf0:	f7f9 fae6 	bl	800f2c0 <lwip_htonl>
 8015cf4:	4603      	mov	r3, r0
 8015cf6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	dbe6      	blt.n	8015cca <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 8015cfc:	68fb      	ldr	r3, [r7, #12]
 8015cfe:	681a      	ldr	r2, [r3, #0]
 8015d00:	68bb      	ldr	r3, [r7, #8]
 8015d02:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015d04:	68fb      	ldr	r3, [r7, #12]
 8015d06:	68ba      	ldr	r2, [r7, #8]
 8015d08:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015d0a:	68bb      	ldr	r3, [r7, #8]
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d103      	bne.n	8015d1a <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	2200      	movs	r2, #0
 8015d16:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015d20:	2bff      	cmp	r3, #255	; 0xff
 8015d22:	d007      	beq.n	8015d34 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015d2a:	3301      	adds	r3, #1
 8015d2c:	b2da      	uxtb	r2, r3
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	2200      	movs	r2, #0
 8015d38:	635a      	str	r2, [r3, #52]	; 0x34
 8015d3a:	e000      	b.n	8015d3e <tcp_rexmit+0x9a>
    return;
 8015d3c:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 8015d3e:	3714      	adds	r7, #20
 8015d40:	46bd      	mov	sp, r7
 8015d42:	bd90      	pop	{r4, r7, pc}

08015d44 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015d44:	b580      	push	{r7, lr}
 8015d46:	b082      	sub	sp, #8
 8015d48:	af00      	add	r7, sp, #0
 8015d4a:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d04c      	beq.n	8015dee <tcp_rexmit_fast+0xaa>
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	7e9b      	ldrb	r3, [r3, #26]
 8015d58:	f003 0304 	and.w	r3, r3, #4
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d146      	bne.n	8015dee <tcp_rexmit_fast+0xaa>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 8015d60:	6878      	ldr	r0, [r7, #4]
 8015d62:	f7ff ff9f 	bl	8015ca4 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015d72:	429a      	cmp	r2, r3
 8015d74:	d208      	bcs.n	8015d88 <tcp_rexmit_fast+0x44>
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	da00      	bge.n	8015d82 <tcp_rexmit_fast+0x3e>
 8015d80:	3301      	adds	r3, #1
 8015d82:	105b      	asrs	r3, r3, #1
 8015d84:	b29b      	uxth	r3, r3
 8015d86:	e007      	b.n	8015d98 <tcp_rexmit_fast+0x54>
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	da00      	bge.n	8015d94 <tcp_rexmit_fast+0x50>
 8015d92:	3301      	adds	r3, #1
 8015d94:	105b      	asrs	r3, r3, #1
 8015d96:	b29b      	uxth	r3, r3
 8015d98:	687a      	ldr	r2, [r7, #4]
 8015d9a:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015da4:	461a      	mov	r2, r3
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015daa:	005b      	lsls	r3, r3, #1
 8015dac:	429a      	cmp	r2, r3
 8015dae:	d206      	bcs.n	8015dbe <tcp_rexmit_fast+0x7a>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015db4:	005b      	lsls	r3, r3, #1
 8015db6:	b29a      	uxth	r2, r3
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015dc8:	4619      	mov	r1, r3
 8015dca:	0049      	lsls	r1, r1, #1
 8015dcc:	440b      	add	r3, r1
 8015dce:	b29b      	uxth	r3, r3
 8015dd0:	4413      	add	r3, r2
 8015dd2:	b29a      	uxth	r2, r3
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	7e9b      	ldrb	r3, [r3, #26]
 8015dde:	f043 0304 	orr.w	r3, r3, #4
 8015de2:	b2da      	uxtb	r2, r3
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	2200      	movs	r2, #0
 8015dec:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 8015dee:	bf00      	nop
 8015df0:	3708      	adds	r7, #8
 8015df2:	46bd      	mov	sp, r7
 8015df4:	bd80      	pop	{r7, pc}

08015df6 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015df6:	b580      	push	{r7, lr}
 8015df8:	b08a      	sub	sp, #40	; 0x28
 8015dfa:	af04      	add	r7, sp, #16
 8015dfc:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015e02:	3b01      	subs	r3, #1
 8015e04:	4618      	mov	r0, r3
 8015e06:	f7f9 fa5b 	bl	800f2c0 <lwip_htonl>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	2200      	movs	r2, #0
 8015e0e:	2100      	movs	r1, #0
 8015e10:	6878      	ldr	r0, [r7, #4]
 8015e12:	f7fe fd43 	bl	801489c <tcp_output_alloc_header>
 8015e16:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015e18:	693b      	ldr	r3, [r7, #16]
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	d102      	bne.n	8015e24 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8015e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8015e22:	e021      	b.n	8015e68 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	3304      	adds	r3, #4
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f001 fd8f 	bl	801794c <ip4_route>
 8015e2e:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d102      	bne.n	8015e3c <tcp_keepalive+0x46>
    err = ERR_RTE;
 8015e36:	23fc      	movs	r3, #252	; 0xfc
 8015e38:	75fb      	strb	r3, [r7, #23]
 8015e3a:	e010      	b.n	8015e5e <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 8015e3c:	6879      	ldr	r1, [r7, #4]
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	1d1a      	adds	r2, r3, #4
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	7a98      	ldrb	r0, [r3, #10]
 8015e46:	68fb      	ldr	r3, [r7, #12]
 8015e48:	9302      	str	r3, [sp, #8]
 8015e4a:	2306      	movs	r3, #6
 8015e4c:	9301      	str	r3, [sp, #4]
 8015e4e:	2300      	movs	r3, #0
 8015e50:	9300      	str	r3, [sp, #0]
 8015e52:	4603      	mov	r3, r0
 8015e54:	6938      	ldr	r0, [r7, #16]
 8015e56:	f001 ff21 	bl	8017c9c <ip4_output_if>
 8015e5a:	4603      	mov	r3, r0
 8015e5c:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8015e5e:	6938      	ldr	r0, [r7, #16]
 8015e60:	f7fa fc3a 	bl	80106d8 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015e64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015e68:	4618      	mov	r0, r3
 8015e6a:	3718      	adds	r7, #24
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	bd80      	pop	{r7, pc}

08015e70 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8015e70:	b590      	push	{r4, r7, lr}
 8015e72:	b08f      	sub	sp, #60	; 0x3c
 8015e74:	af04      	add	r7, sp, #16
 8015e76:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e7c:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 8015e7e:	6a3b      	ldr	r3, [r7, #32]
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d102      	bne.n	8015e8a <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015e88:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 8015e8a:	6a3b      	ldr	r3, [r7, #32]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	d101      	bne.n	8015e94 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 8015e90:	2300      	movs	r3, #0
 8015e92:	e085      	b.n	8015fa0 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8015e94:	6a3b      	ldr	r3, [r7, #32]
 8015e96:	68db      	ldr	r3, [r3, #12]
 8015e98:	899b      	ldrh	r3, [r3, #12]
 8015e9a:	b29b      	uxth	r3, r3
 8015e9c:	4618      	mov	r0, r3
 8015e9e:	f7f9 fa01 	bl	800f2a4 <lwip_htons>
 8015ea2:	4603      	mov	r3, r0
 8015ea4:	f003 0301 	and.w	r3, r3, #1
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d005      	beq.n	8015eb8 <tcp_zero_window_probe+0x48>
 8015eac:	6a3b      	ldr	r3, [r7, #32]
 8015eae:	891b      	ldrh	r3, [r3, #8]
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d101      	bne.n	8015eb8 <tcp_zero_window_probe+0x48>
 8015eb4:	2301      	movs	r3, #1
 8015eb6:	e000      	b.n	8015eba <tcp_zero_window_probe+0x4a>
 8015eb8:	2300      	movs	r3, #0
 8015eba:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8015ebc:	7ffb      	ldrb	r3, [r7, #31]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	bf0c      	ite	eq
 8015ec2:	2301      	moveq	r3, #1
 8015ec4:	2300      	movne	r3, #0
 8015ec6:	b2db      	uxtb	r3, r3
 8015ec8:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 8015eca:	6a3b      	ldr	r3, [r7, #32]
 8015ecc:	68db      	ldr	r3, [r3, #12]
 8015ece:	685b      	ldr	r3, [r3, #4]
 8015ed0:	8bba      	ldrh	r2, [r7, #28]
 8015ed2:	2100      	movs	r1, #0
 8015ed4:	6878      	ldr	r0, [r7, #4]
 8015ed6:	f7fe fce1 	bl	801489c <tcp_output_alloc_header>
 8015eda:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8015edc:	69bb      	ldr	r3, [r7, #24]
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d102      	bne.n	8015ee8 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8015ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8015ee6:	e05b      	b.n	8015fa0 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8015ee8:	69bb      	ldr	r3, [r7, #24]
 8015eea:	685b      	ldr	r3, [r3, #4]
 8015eec:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8015eee:	7ffb      	ldrb	r3, [r7, #31]
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d00e      	beq.n	8015f12 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8015ef4:	697b      	ldr	r3, [r7, #20]
 8015ef6:	899b      	ldrh	r3, [r3, #12]
 8015ef8:	b29b      	uxth	r3, r3
 8015efa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015efe:	b29c      	uxth	r4, r3
 8015f00:	2011      	movs	r0, #17
 8015f02:	f7f9 f9cf 	bl	800f2a4 <lwip_htons>
 8015f06:	4603      	mov	r3, r0
 8015f08:	4323      	orrs	r3, r4
 8015f0a:	b29a      	uxth	r2, r3
 8015f0c:	697b      	ldr	r3, [r7, #20]
 8015f0e:	819a      	strh	r2, [r3, #12]
 8015f10:	e010      	b.n	8015f34 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8015f12:	69bb      	ldr	r3, [r7, #24]
 8015f14:	685b      	ldr	r3, [r3, #4]
 8015f16:	3314      	adds	r3, #20
 8015f18:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8015f1a:	6a3b      	ldr	r3, [r7, #32]
 8015f1c:	6858      	ldr	r0, [r3, #4]
 8015f1e:	6a3b      	ldr	r3, [r7, #32]
 8015f20:	685b      	ldr	r3, [r3, #4]
 8015f22:	891a      	ldrh	r2, [r3, #8]
 8015f24:	6a3b      	ldr	r3, [r7, #32]
 8015f26:	891b      	ldrh	r3, [r3, #8]
 8015f28:	1ad3      	subs	r3, r2, r3
 8015f2a:	b29b      	uxth	r3, r3
 8015f2c:	2201      	movs	r2, #1
 8015f2e:	6939      	ldr	r1, [r7, #16]
 8015f30:	f7fa fdce 	bl	8010ad0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8015f34:	6a3b      	ldr	r3, [r7, #32]
 8015f36:	68db      	ldr	r3, [r3, #12]
 8015f38:	685b      	ldr	r3, [r3, #4]
 8015f3a:	4618      	mov	r0, r3
 8015f3c:	f7f9 f9c0 	bl	800f2c0 <lwip_htonl>
 8015f40:	4603      	mov	r3, r0
 8015f42:	3301      	adds	r3, #1
 8015f44:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	1ad3      	subs	r3, r2, r3
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	da02      	bge.n	8015f58 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	68fa      	ldr	r2, [r7, #12]
 8015f56:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	3304      	adds	r3, #4
 8015f5c:	4618      	mov	r0, r3
 8015f5e:	f001 fcf5 	bl	801794c <ip4_route>
 8015f62:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 8015f64:	68bb      	ldr	r3, [r7, #8]
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d103      	bne.n	8015f72 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 8015f6a:	23fc      	movs	r3, #252	; 0xfc
 8015f6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015f70:	e011      	b.n	8015f96 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015f72:	6879      	ldr	r1, [r7, #4]
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	1d1a      	adds	r2, r3, #4
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	7a98      	ldrb	r0, [r3, #10]
 8015f7c:	68bb      	ldr	r3, [r7, #8]
 8015f7e:	9302      	str	r3, [sp, #8]
 8015f80:	2306      	movs	r3, #6
 8015f82:	9301      	str	r3, [sp, #4]
 8015f84:	2300      	movs	r3, #0
 8015f86:	9300      	str	r3, [sp, #0]
 8015f88:	4603      	mov	r3, r0
 8015f8a:	69b8      	ldr	r0, [r7, #24]
 8015f8c:	f001 fe86 	bl	8017c9c <ip4_output_if>
 8015f90:	4603      	mov	r3, r0
 8015f92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 8015f96:	69b8      	ldr	r0, [r7, #24]
 8015f98:	f7fa fb9e 	bl	80106d8 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015f9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8015fa0:	4618      	mov	r0, r3
 8015fa2:	372c      	adds	r7, #44	; 0x2c
 8015fa4:	46bd      	mov	sp, r7
 8015fa6:	bd90      	pop	{r4, r7, pc}

08015fa8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8015fa8:	b580      	push	{r7, lr}
 8015faa:	b082      	sub	sp, #8
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8015fb0:	f7fa fe10 	bl	8010bd4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8015fb4:	4b0a      	ldr	r3, [pc, #40]	; (8015fe0 <tcpip_tcp_timer+0x38>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d103      	bne.n	8015fc4 <tcpip_tcp_timer+0x1c>
 8015fbc:	4b09      	ldr	r3, [pc, #36]	; (8015fe4 <tcpip_tcp_timer+0x3c>)
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d005      	beq.n	8015fd0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	4908      	ldr	r1, [pc, #32]	; (8015fe8 <tcpip_tcp_timer+0x40>)
 8015fc8:	20fa      	movs	r0, #250	; 0xfa
 8015fca:	f000 f86f 	bl	80160ac <sys_timeout>
 8015fce:	e002      	b.n	8015fd6 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8015fd0:	4b06      	ldr	r3, [pc, #24]	; (8015fec <tcpip_tcp_timer+0x44>)
 8015fd2:	2200      	movs	r2, #0
 8015fd4:	601a      	str	r2, [r3, #0]
  }
}
 8015fd6:	bf00      	nop
 8015fd8:	3708      	adds	r7, #8
 8015fda:	46bd      	mov	sp, r7
 8015fdc:	bd80      	pop	{r7, pc}
 8015fde:	bf00      	nop
 8015fe0:	20010100 	.word	0x20010100
 8015fe4:	20010110 	.word	0x20010110
 8015fe8:	08015fa9 	.word	0x08015fa9
 8015fec:	2000c840 	.word	0x2000c840

08015ff0 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8015ff0:	b580      	push	{r7, lr}
 8015ff2:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8015ff4:	4b0a      	ldr	r3, [pc, #40]	; (8016020 <tcp_timer_needed+0x30>)
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d10f      	bne.n	801601c <tcp_timer_needed+0x2c>
 8015ffc:	4b09      	ldr	r3, [pc, #36]	; (8016024 <tcp_timer_needed+0x34>)
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	2b00      	cmp	r3, #0
 8016002:	d103      	bne.n	801600c <tcp_timer_needed+0x1c>
 8016004:	4b08      	ldr	r3, [pc, #32]	; (8016028 <tcp_timer_needed+0x38>)
 8016006:	681b      	ldr	r3, [r3, #0]
 8016008:	2b00      	cmp	r3, #0
 801600a:	d007      	beq.n	801601c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801600c:	4b04      	ldr	r3, [pc, #16]	; (8016020 <tcp_timer_needed+0x30>)
 801600e:	2201      	movs	r2, #1
 8016010:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016012:	2200      	movs	r2, #0
 8016014:	4905      	ldr	r1, [pc, #20]	; (801602c <tcp_timer_needed+0x3c>)
 8016016:	20fa      	movs	r0, #250	; 0xfa
 8016018:	f000 f848 	bl	80160ac <sys_timeout>
  }
}
 801601c:	bf00      	nop
 801601e:	bd80      	pop	{r7, pc}
 8016020:	2000c840 	.word	0x2000c840
 8016024:	20010100 	.word	0x20010100
 8016028:	20010110 	.word	0x20010110
 801602c:	08015fa9 	.word	0x08015fa9

08016030 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8016030:	b580      	push	{r7, lr}
 8016032:	b084      	sub	sp, #16
 8016034:	af00      	add	r7, sp, #0
 8016036:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	685b      	ldr	r3, [r3, #4]
 8016040:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8016042:	68fb      	ldr	r3, [r7, #12]
 8016044:	681b      	ldr	r3, [r3, #0]
 8016046:	687a      	ldr	r2, [r7, #4]
 8016048:	4903      	ldr	r1, [pc, #12]	; (8016058 <cyclic_timer+0x28>)
 801604a:	4618      	mov	r0, r3
 801604c:	f000 f82e 	bl	80160ac <sys_timeout>
}
 8016050:	bf00      	nop
 8016052:	3710      	adds	r7, #16
 8016054:	46bd      	mov	sp, r7
 8016056:	bd80      	pop	{r7, pc}
 8016058:	08016031 	.word	0x08016031

0801605c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801605c:	b580      	push	{r7, lr}
 801605e:	b082      	sub	sp, #8
 8016060:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016062:	2301      	movs	r3, #1
 8016064:	607b      	str	r3, [r7, #4]
 8016066:	e00e      	b.n	8016086 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8016068:	4a0d      	ldr	r2, [pc, #52]	; (80160a0 <sys_timeouts_init+0x44>)
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	00db      	lsls	r3, r3, #3
 8016074:	4a0a      	ldr	r2, [pc, #40]	; (80160a0 <sys_timeouts_init+0x44>)
 8016076:	4413      	add	r3, r2
 8016078:	461a      	mov	r2, r3
 801607a:	490a      	ldr	r1, [pc, #40]	; (80160a4 <sys_timeouts_init+0x48>)
 801607c:	f000 f816 	bl	80160ac <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	3301      	adds	r3, #1
 8016084:	607b      	str	r3, [r7, #4]
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	2b02      	cmp	r3, #2
 801608a:	d9ed      	bls.n	8016068 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 801608c:	f7f3 ff42 	bl	8009f14 <sys_now>
 8016090:	4602      	mov	r2, r0
 8016092:	4b05      	ldr	r3, [pc, #20]	; (80160a8 <sys_timeouts_init+0x4c>)
 8016094:	601a      	str	r2, [r3, #0]
}
 8016096:	bf00      	nop
 8016098:	3708      	adds	r7, #8
 801609a:	46bd      	mov	sp, r7
 801609c:	bd80      	pop	{r7, pc}
 801609e:	bf00      	nop
 80160a0:	0801c970 	.word	0x0801c970
 80160a4:	08016031 	.word	0x08016031
 80160a8:	2000c83c 	.word	0x2000c83c

080160ac <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b088      	sub	sp, #32
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	60f8      	str	r0, [r7, #12]
 80160b4:	60b9      	str	r1, [r7, #8]
 80160b6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80160b8:	200a      	movs	r0, #10
 80160ba:	f7f9 fcff 	bl	800fabc <memp_malloc>
 80160be:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 80160c0:	697b      	ldr	r3, [r7, #20]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d10a      	bne.n	80160dc <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80160c6:	697b      	ldr	r3, [r7, #20]
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	f040 8084 	bne.w	80161d6 <sys_timeout+0x12a>
 80160ce:	4b44      	ldr	r3, [pc, #272]	; (80161e0 <sys_timeout+0x134>)
 80160d0:	22d4      	movs	r2, #212	; 0xd4
 80160d2:	4944      	ldr	r1, [pc, #272]	; (80161e4 <sys_timeout+0x138>)
 80160d4:	4844      	ldr	r0, [pc, #272]	; (80161e8 <sys_timeout+0x13c>)
 80160d6:	f002 ffdb 	bl	8019090 <iprintf>
    return;
 80160da:	e07c      	b.n	80161d6 <sys_timeout+0x12a>
  }

  now = sys_now();
 80160dc:	f7f3 ff1a 	bl	8009f14 <sys_now>
 80160e0:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 80160e2:	4b42      	ldr	r3, [pc, #264]	; (80161ec <sys_timeout+0x140>)
 80160e4:	681b      	ldr	r3, [r3, #0]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d105      	bne.n	80160f6 <sys_timeout+0x4a>
    diff = 0;
 80160ea:	2300      	movs	r3, #0
 80160ec:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 80160ee:	4a40      	ldr	r2, [pc, #256]	; (80161f0 <sys_timeout+0x144>)
 80160f0:	693b      	ldr	r3, [r7, #16]
 80160f2:	6013      	str	r3, [r2, #0]
 80160f4:	e004      	b.n	8016100 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 80160f6:	4b3e      	ldr	r3, [pc, #248]	; (80161f0 <sys_timeout+0x144>)
 80160f8:	681b      	ldr	r3, [r3, #0]
 80160fa:	693a      	ldr	r2, [r7, #16]
 80160fc:	1ad3      	subs	r3, r2, r3
 80160fe:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8016100:	697b      	ldr	r3, [r7, #20]
 8016102:	2200      	movs	r2, #0
 8016104:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016106:	697b      	ldr	r3, [r7, #20]
 8016108:	68ba      	ldr	r2, [r7, #8]
 801610a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801610c:	697b      	ldr	r3, [r7, #20]
 801610e:	687a      	ldr	r2, [r7, #4]
 8016110:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8016112:	68fa      	ldr	r2, [r7, #12]
 8016114:	69bb      	ldr	r3, [r7, #24]
 8016116:	441a      	add	r2, r3
 8016118:	697b      	ldr	r3, [r7, #20]
 801611a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801611c:	4b33      	ldr	r3, [pc, #204]	; (80161ec <sys_timeout+0x140>)
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	2b00      	cmp	r3, #0
 8016122:	d103      	bne.n	801612c <sys_timeout+0x80>
    next_timeout = timeout;
 8016124:	4a31      	ldr	r2, [pc, #196]	; (80161ec <sys_timeout+0x140>)
 8016126:	697b      	ldr	r3, [r7, #20]
 8016128:	6013      	str	r3, [r2, #0]
    return;
 801612a:	e055      	b.n	80161d8 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 801612c:	4b2f      	ldr	r3, [pc, #188]	; (80161ec <sys_timeout+0x140>)
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	685b      	ldr	r3, [r3, #4]
 8016132:	68fa      	ldr	r2, [r7, #12]
 8016134:	429a      	cmp	r2, r3
 8016136:	d20f      	bcs.n	8016158 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8016138:	4b2c      	ldr	r3, [pc, #176]	; (80161ec <sys_timeout+0x140>)
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	6859      	ldr	r1, [r3, #4]
 801613e:	4b2b      	ldr	r3, [pc, #172]	; (80161ec <sys_timeout+0x140>)
 8016140:	681b      	ldr	r3, [r3, #0]
 8016142:	68fa      	ldr	r2, [r7, #12]
 8016144:	1a8a      	subs	r2, r1, r2
 8016146:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8016148:	4b28      	ldr	r3, [pc, #160]	; (80161ec <sys_timeout+0x140>)
 801614a:	681a      	ldr	r2, [r3, #0]
 801614c:	697b      	ldr	r3, [r7, #20]
 801614e:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8016150:	4a26      	ldr	r2, [pc, #152]	; (80161ec <sys_timeout+0x140>)
 8016152:	697b      	ldr	r3, [r7, #20]
 8016154:	6013      	str	r3, [r2, #0]
 8016156:	e03f      	b.n	80161d8 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016158:	4b24      	ldr	r3, [pc, #144]	; (80161ec <sys_timeout+0x140>)
 801615a:	681b      	ldr	r3, [r3, #0]
 801615c:	61fb      	str	r3, [r7, #28]
 801615e:	e036      	b.n	80161ce <sys_timeout+0x122>
      timeout->time -= t->time;
 8016160:	697b      	ldr	r3, [r7, #20]
 8016162:	685a      	ldr	r2, [r3, #4]
 8016164:	69fb      	ldr	r3, [r7, #28]
 8016166:	685b      	ldr	r3, [r3, #4]
 8016168:	1ad2      	subs	r2, r2, r3
 801616a:	697b      	ldr	r3, [r7, #20]
 801616c:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 801616e:	69fb      	ldr	r3, [r7, #28]
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	2b00      	cmp	r3, #0
 8016174:	d006      	beq.n	8016184 <sys_timeout+0xd8>
 8016176:	69fb      	ldr	r3, [r7, #28]
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	685a      	ldr	r2, [r3, #4]
 801617c:	697b      	ldr	r3, [r7, #20]
 801617e:	685b      	ldr	r3, [r3, #4]
 8016180:	429a      	cmp	r2, r3
 8016182:	d921      	bls.n	80161c8 <sys_timeout+0x11c>
        if (t->next != NULL) {
 8016184:	69fb      	ldr	r3, [r7, #28]
 8016186:	681b      	ldr	r3, [r3, #0]
 8016188:	2b00      	cmp	r3, #0
 801618a:	d009      	beq.n	80161a0 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 801618c:	69fb      	ldr	r3, [r7, #28]
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	6859      	ldr	r1, [r3, #4]
 8016192:	697b      	ldr	r3, [r7, #20]
 8016194:	685a      	ldr	r2, [r3, #4]
 8016196:	69fb      	ldr	r3, [r7, #28]
 8016198:	681b      	ldr	r3, [r3, #0]
 801619a:	1a8a      	subs	r2, r1, r2
 801619c:	605a      	str	r2, [r3, #4]
 801619e:	e00b      	b.n	80161b8 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 80161a0:	697b      	ldr	r3, [r7, #20]
 80161a2:	685b      	ldr	r3, [r3, #4]
 80161a4:	68fa      	ldr	r2, [r7, #12]
 80161a6:	429a      	cmp	r2, r3
 80161a8:	d206      	bcs.n	80161b8 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 80161aa:	4b10      	ldr	r3, [pc, #64]	; (80161ec <sys_timeout+0x140>)
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	685a      	ldr	r2, [r3, #4]
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	441a      	add	r2, r3
 80161b4:	697b      	ldr	r3, [r7, #20]
 80161b6:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 80161b8:	69fb      	ldr	r3, [r7, #28]
 80161ba:	681a      	ldr	r2, [r3, #0]
 80161bc:	697b      	ldr	r3, [r7, #20]
 80161be:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80161c0:	69fb      	ldr	r3, [r7, #28]
 80161c2:	697a      	ldr	r2, [r7, #20]
 80161c4:	601a      	str	r2, [r3, #0]
        break;
 80161c6:	e007      	b.n	80161d8 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 80161c8:	69fb      	ldr	r3, [r7, #28]
 80161ca:	681b      	ldr	r3, [r3, #0]
 80161cc:	61fb      	str	r3, [r7, #28]
 80161ce:	69fb      	ldr	r3, [r7, #28]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d1c5      	bne.n	8016160 <sys_timeout+0xb4>
 80161d4:	e000      	b.n	80161d8 <sys_timeout+0x12c>
    return;
 80161d6:	bf00      	nop
      }
    }
  }
}
 80161d8:	3720      	adds	r7, #32
 80161da:	46bd      	mov	sp, r7
 80161dc:	bd80      	pop	{r7, pc}
 80161de:	bf00      	nop
 80161e0:	0801bfb8 	.word	0x0801bfb8
 80161e4:	0801c010 	.word	0x0801c010
 80161e8:	0801c050 	.word	0x0801c050
 80161ec:	2000c838 	.word	0x2000c838
 80161f0:	2000c83c 	.word	0x2000c83c

080161f4 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b086      	sub	sp, #24
 80161f8:	af00      	add	r7, sp, #0
  if (next_timeout) {
 80161fa:	4b24      	ldr	r3, [pc, #144]	; (801628c <sys_check_timeouts+0x98>)
 80161fc:	681b      	ldr	r3, [r3, #0]
 80161fe:	2b00      	cmp	r3, #0
 8016200:	d03f      	beq.n	8016282 <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8016202:	f7f3 fe87 	bl	8009f14 <sys_now>
 8016206:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8016208:	4b21      	ldr	r3, [pc, #132]	; (8016290 <sys_check_timeouts+0x9c>)
 801620a:	681b      	ldr	r3, [r3, #0]
 801620c:	68fa      	ldr	r2, [r7, #12]
 801620e:	1ad3      	subs	r3, r2, r3
 8016210:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8016212:	2300      	movs	r3, #0
 8016214:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8016216:	4b1d      	ldr	r3, [pc, #116]	; (801628c <sys_check_timeouts+0x98>)
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801621c:	68bb      	ldr	r3, [r7, #8]
 801621e:	2b00      	cmp	r3, #0
 8016220:	d02c      	beq.n	801627c <sys_check_timeouts+0x88>
 8016222:	68bb      	ldr	r3, [r7, #8]
 8016224:	685b      	ldr	r3, [r3, #4]
 8016226:	697a      	ldr	r2, [r7, #20]
 8016228:	429a      	cmp	r2, r3
 801622a:	d327      	bcc.n	801627c <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 801622c:	2301      	movs	r3, #1
 801622e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8016230:	68bb      	ldr	r3, [r7, #8]
 8016232:	685a      	ldr	r2, [r3, #4]
 8016234:	4b16      	ldr	r3, [pc, #88]	; (8016290 <sys_check_timeouts+0x9c>)
 8016236:	681b      	ldr	r3, [r3, #0]
 8016238:	4413      	add	r3, r2
 801623a:	4a15      	ldr	r2, [pc, #84]	; (8016290 <sys_check_timeouts+0x9c>)
 801623c:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 801623e:	68bb      	ldr	r3, [r7, #8]
 8016240:	685b      	ldr	r3, [r3, #4]
 8016242:	697a      	ldr	r2, [r7, #20]
 8016244:	1ad3      	subs	r3, r2, r3
 8016246:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8016248:	68bb      	ldr	r3, [r7, #8]
 801624a:	681b      	ldr	r3, [r3, #0]
 801624c:	4a0f      	ldr	r2, [pc, #60]	; (801628c <sys_check_timeouts+0x98>)
 801624e:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8016250:	68bb      	ldr	r3, [r7, #8]
 8016252:	689b      	ldr	r3, [r3, #8]
 8016254:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 8016256:	68bb      	ldr	r3, [r7, #8]
 8016258:	68db      	ldr	r3, [r3, #12]
 801625a:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801625c:	68b9      	ldr	r1, [r7, #8]
 801625e:	200a      	movs	r0, #10
 8016260:	f7f9 fca2 	bl	800fba8 <memp_free>
        if (handler != NULL) {
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d008      	beq.n	801627c <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 801626a:	480a      	ldr	r0, [pc, #40]	; (8016294 <sys_check_timeouts+0xa0>)
 801626c:	f002 fe6a 	bl	8018f44 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	6838      	ldr	r0, [r7, #0]
 8016274:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 8016276:	4807      	ldr	r0, [pc, #28]	; (8016294 <sys_check_timeouts+0xa0>)
 8016278:	f002 fe73 	bl	8018f62 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 801627c:	7cfb      	ldrb	r3, [r7, #19]
 801627e:	2b00      	cmp	r3, #0
 8016280:	d1c7      	bne.n	8016212 <sys_check_timeouts+0x1e>
  }
}
 8016282:	bf00      	nop
 8016284:	3718      	adds	r7, #24
 8016286:	46bd      	mov	sp, r7
 8016288:	bd80      	pop	{r7, pc}
 801628a:	bf00      	nop
 801628c:	2000c838 	.word	0x2000c838
 8016290:	2000c83c 	.word	0x2000c83c
 8016294:	2000d040 	.word	0x2000d040

08016298 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 8016298:	b580      	push	{r7, lr}
 801629a:	b082      	sub	sp, #8
 801629c:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 801629e:	4b0f      	ldr	r3, [pc, #60]	; (80162dc <sys_timeouts_sleeptime+0x44>)
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d102      	bne.n	80162ac <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 80162a6:	f04f 33ff 	mov.w	r3, #4294967295
 80162aa:	e013      	b.n	80162d4 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 80162ac:	f7f3 fe32 	bl	8009f14 <sys_now>
 80162b0:	4602      	mov	r2, r0
 80162b2:	4b0b      	ldr	r3, [pc, #44]	; (80162e0 <sys_timeouts_sleeptime+0x48>)
 80162b4:	681b      	ldr	r3, [r3, #0]
 80162b6:	1ad3      	subs	r3, r2, r3
 80162b8:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 80162ba:	4b08      	ldr	r3, [pc, #32]	; (80162dc <sys_timeouts_sleeptime+0x44>)
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	685b      	ldr	r3, [r3, #4]
 80162c0:	687a      	ldr	r2, [r7, #4]
 80162c2:	429a      	cmp	r2, r3
 80162c4:	d901      	bls.n	80162ca <sys_timeouts_sleeptime+0x32>
    return 0;
 80162c6:	2300      	movs	r3, #0
 80162c8:	e004      	b.n	80162d4 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 80162ca:	4b04      	ldr	r3, [pc, #16]	; (80162dc <sys_timeouts_sleeptime+0x44>)
 80162cc:	681b      	ldr	r3, [r3, #0]
 80162ce:	685a      	ldr	r2, [r3, #4]
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	1ad3      	subs	r3, r2, r3
  }
}
 80162d4:	4618      	mov	r0, r3
 80162d6:	3708      	adds	r7, #8
 80162d8:	46bd      	mov	sp, r7
 80162da:	bd80      	pop	{r7, pc}
 80162dc:	2000c838 	.word	0x2000c838
 80162e0:	2000c83c 	.word	0x2000c83c

080162e4 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80162e4:	b580      	push	{r7, lr}
 80162e6:	b084      	sub	sp, #16
 80162e8:	af00      	add	r7, sp, #0
 80162ea:	6078      	str	r0, [r7, #4]
 80162ec:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 80162ee:	4b0f      	ldr	r3, [pc, #60]	; (801632c <sys_timeouts_mbox_fetch+0x48>)
 80162f0:	681b      	ldr	r3, [r3, #0]
 80162f2:	2b00      	cmp	r3, #0
 80162f4:	d105      	bne.n	8016302 <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80162f6:	2200      	movs	r2, #0
 80162f8:	6839      	ldr	r1, [r7, #0]
 80162fa:	6878      	ldr	r0, [r7, #4]
 80162fc:	f002 fced 	bl	8018cda <sys_arch_mbox_fetch>
    return;
 8016300:	e011      	b.n	8016326 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 8016302:	f7ff ffc9 	bl	8016298 <sys_timeouts_sleeptime>
 8016306:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 8016308:	68fb      	ldr	r3, [r7, #12]
 801630a:	2b00      	cmp	r3, #0
 801630c:	d008      	beq.n	8016320 <sys_timeouts_mbox_fetch+0x3c>
 801630e:	68fa      	ldr	r2, [r7, #12]
 8016310:	6839      	ldr	r1, [r7, #0]
 8016312:	6878      	ldr	r0, [r7, #4]
 8016314:	f002 fce1 	bl	8018cda <sys_arch_mbox_fetch>
 8016318:	4603      	mov	r3, r0
 801631a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801631e:	d102      	bne.n	8016326 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8016320:	f7ff ff68 	bl	80161f4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8016324:	e7e3      	b.n	80162ee <sys_timeouts_mbox_fetch+0xa>
  }
}
 8016326:	3710      	adds	r7, #16
 8016328:	46bd      	mov	sp, r7
 801632a:	bd80      	pop	{r7, pc}
 801632c:	2000c838 	.word	0x2000c838

08016330 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016330:	b480      	push	{r7}
 8016332:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8016334:	bf00      	nop
 8016336:	46bd      	mov	sp, r7
 8016338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801633c:	4770      	bx	lr
	...

08016340 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8016340:	b480      	push	{r7}
 8016342:	b083      	sub	sp, #12
 8016344:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8016346:	2300      	movs	r3, #0
 8016348:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801634a:	4b17      	ldr	r3, [pc, #92]	; (80163a8 <udp_new_port+0x68>)
 801634c:	881b      	ldrh	r3, [r3, #0]
 801634e:	1c5a      	adds	r2, r3, #1
 8016350:	b291      	uxth	r1, r2
 8016352:	4a15      	ldr	r2, [pc, #84]	; (80163a8 <udp_new_port+0x68>)
 8016354:	8011      	strh	r1, [r2, #0]
 8016356:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801635a:	4293      	cmp	r3, r2
 801635c:	d103      	bne.n	8016366 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801635e:	4b12      	ldr	r3, [pc, #72]	; (80163a8 <udp_new_port+0x68>)
 8016360:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8016364:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016366:	4b11      	ldr	r3, [pc, #68]	; (80163ac <udp_new_port+0x6c>)
 8016368:	681b      	ldr	r3, [r3, #0]
 801636a:	603b      	str	r3, [r7, #0]
 801636c:	e011      	b.n	8016392 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801636e:	683b      	ldr	r3, [r7, #0]
 8016370:	8a5a      	ldrh	r2, [r3, #18]
 8016372:	4b0d      	ldr	r3, [pc, #52]	; (80163a8 <udp_new_port+0x68>)
 8016374:	881b      	ldrh	r3, [r3, #0]
 8016376:	429a      	cmp	r2, r3
 8016378:	d108      	bne.n	801638c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801637a:	88fb      	ldrh	r3, [r7, #6]
 801637c:	3301      	adds	r3, #1
 801637e:	80fb      	strh	r3, [r7, #6]
 8016380:	88fb      	ldrh	r3, [r7, #6]
 8016382:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016386:	d3e0      	bcc.n	801634a <udp_new_port+0xa>
        return 0;
 8016388:	2300      	movs	r3, #0
 801638a:	e007      	b.n	801639c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801638c:	683b      	ldr	r3, [r7, #0]
 801638e:	68db      	ldr	r3, [r3, #12]
 8016390:	603b      	str	r3, [r7, #0]
 8016392:	683b      	ldr	r3, [r7, #0]
 8016394:	2b00      	cmp	r3, #0
 8016396:	d1ea      	bne.n	801636e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8016398:	4b03      	ldr	r3, [pc, #12]	; (80163a8 <udp_new_port+0x68>)
 801639a:	881b      	ldrh	r3, [r3, #0]
}
 801639c:	4618      	mov	r0, r3
 801639e:	370c      	adds	r7, #12
 80163a0:	46bd      	mov	sp, r7
 80163a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163a6:	4770      	bx	lr
 80163a8:	20000030 	.word	0x20000030
 80163ac:	20010118 	.word	0x20010118

080163b0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80163b0:	b480      	push	{r7}
 80163b2:	b085      	sub	sp, #20
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	60f8      	str	r0, [r7, #12]
 80163b8:	60b9      	str	r1, [r7, #8]
 80163ba:	4613      	mov	r3, r2
 80163bc:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80163be:	79fb      	ldrb	r3, [r7, #7]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d018      	beq.n	80163f6 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80163c4:	68fb      	ldr	r3, [r7, #12]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d013      	beq.n	80163f2 <udp_input_local_match+0x42>
 80163ca:	68fb      	ldr	r3, [r7, #12]
 80163cc:	681b      	ldr	r3, [r3, #0]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d00f      	beq.n	80163f2 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80163d2:	4b14      	ldr	r3, [pc, #80]	; (8016424 <udp_input_local_match+0x74>)
 80163d4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80163d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163da:	d00a      	beq.n	80163f2 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80163dc:	68fb      	ldr	r3, [r7, #12]
 80163de:	681a      	ldr	r2, [r3, #0]
 80163e0:	4b10      	ldr	r3, [pc, #64]	; (8016424 <udp_input_local_match+0x74>)
 80163e2:	695b      	ldr	r3, [r3, #20]
 80163e4:	405a      	eors	r2, r3
 80163e6:	68bb      	ldr	r3, [r7, #8]
 80163e8:	3308      	adds	r3, #8
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d110      	bne.n	8016414 <udp_input_local_match+0x64>
          return 1;
 80163f2:	2301      	movs	r3, #1
 80163f4:	e00f      	b.n	8016416 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	d009      	beq.n	8016410 <udp_input_local_match+0x60>
 80163fc:	68fb      	ldr	r3, [r7, #12]
 80163fe:	681b      	ldr	r3, [r3, #0]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d005      	beq.n	8016410 <udp_input_local_match+0x60>
 8016404:	68fb      	ldr	r3, [r7, #12]
 8016406:	681a      	ldr	r2, [r3, #0]
 8016408:	4b06      	ldr	r3, [pc, #24]	; (8016424 <udp_input_local_match+0x74>)
 801640a:	695b      	ldr	r3, [r3, #20]
 801640c:	429a      	cmp	r2, r3
 801640e:	d101      	bne.n	8016414 <udp_input_local_match+0x64>
      return 1;
 8016410:	2301      	movs	r3, #1
 8016412:	e000      	b.n	8016416 <udp_input_local_match+0x66>
    }
  }

  return 0;
 8016414:	2300      	movs	r3, #0
}
 8016416:	4618      	mov	r0, r3
 8016418:	3714      	adds	r7, #20
 801641a:	46bd      	mov	sp, r7
 801641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016420:	4770      	bx	lr
 8016422:	bf00      	nop
 8016424:	2000d044 	.word	0x2000d044

08016428 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016428:	b590      	push	{r4, r7, lr}
 801642a:	b08d      	sub	sp, #52	; 0x34
 801642c:	af02      	add	r7, sp, #8
 801642e:	6078      	str	r0, [r7, #4]
 8016430:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016432:	2300      	movs	r3, #0
 8016434:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	895b      	ldrh	r3, [r3, #10]
 801643a:	2b07      	cmp	r3, #7
 801643c:	d803      	bhi.n	8016446 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801643e:	6878      	ldr	r0, [r7, #4]
 8016440:	f7fa f94a 	bl	80106d8 <pbuf_free>
    goto end;
 8016444:	e0c6      	b.n	80165d4 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	685b      	ldr	r3, [r3, #4]
 801644a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801644c:	4b63      	ldr	r3, [pc, #396]	; (80165dc <udp_input+0x1b4>)
 801644e:	695a      	ldr	r2, [r3, #20]
 8016450:	4b62      	ldr	r3, [pc, #392]	; (80165dc <udp_input+0x1b4>)
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	4619      	mov	r1, r3
 8016456:	4610      	mov	r0, r2
 8016458:	f001 fcf2 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 801645c:	4603      	mov	r3, r0
 801645e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016460:	697b      	ldr	r3, [r7, #20]
 8016462:	881b      	ldrh	r3, [r3, #0]
 8016464:	b29b      	uxth	r3, r3
 8016466:	4618      	mov	r0, r3
 8016468:	f7f8 ff1c 	bl	800f2a4 <lwip_htons>
 801646c:	4603      	mov	r3, r0
 801646e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016470:	697b      	ldr	r3, [r7, #20]
 8016472:	885b      	ldrh	r3, [r3, #2]
 8016474:	b29b      	uxth	r3, r3
 8016476:	4618      	mov	r0, r3
 8016478:	f7f8 ff14 	bl	800f2a4 <lwip_htons>
 801647c:	4603      	mov	r3, r0
 801647e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016480:	2300      	movs	r3, #0
 8016482:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016484:	2300      	movs	r3, #0
 8016486:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016488:	2300      	movs	r3, #0
 801648a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801648c:	4b54      	ldr	r3, [pc, #336]	; (80165e0 <udp_input+0x1b8>)
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	627b      	str	r3, [r7, #36]	; 0x24
 8016492:	e03b      	b.n	801650c <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016496:	8a5b      	ldrh	r3, [r3, #18]
 8016498:	89fa      	ldrh	r2, [r7, #14]
 801649a:	429a      	cmp	r2, r3
 801649c:	d131      	bne.n	8016502 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801649e:	7cfb      	ldrb	r3, [r7, #19]
 80164a0:	461a      	mov	r2, r3
 80164a2:	6839      	ldr	r1, [r7, #0]
 80164a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80164a6:	f7ff ff83 	bl	80163b0 <udp_input_local_match>
 80164aa:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d028      	beq.n	8016502 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 80164b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164b2:	7c1b      	ldrb	r3, [r3, #16]
 80164b4:	f003 0304 	and.w	r3, r3, #4
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d104      	bne.n	80164c6 <udp_input+0x9e>
 80164bc:	69fb      	ldr	r3, [r7, #28]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d101      	bne.n	80164c6 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 80164c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164c4:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80164c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164c8:	8a9b      	ldrh	r3, [r3, #20]
 80164ca:	8a3a      	ldrh	r2, [r7, #16]
 80164cc:	429a      	cmp	r2, r3
 80164ce:	d118      	bne.n	8016502 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80164d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164d2:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	d005      	beq.n	80164e4 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80164d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164da:	685a      	ldr	r2, [r3, #4]
 80164dc:	4b3f      	ldr	r3, [pc, #252]	; (80165dc <udp_input+0x1b4>)
 80164de:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80164e0:	429a      	cmp	r2, r3
 80164e2:	d10e      	bne.n	8016502 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80164e4:	6a3b      	ldr	r3, [r7, #32]
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d014      	beq.n	8016514 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80164ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164ec:	68da      	ldr	r2, [r3, #12]
 80164ee:	6a3b      	ldr	r3, [r7, #32]
 80164f0:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80164f2:	4b3b      	ldr	r3, [pc, #236]	; (80165e0 <udp_input+0x1b8>)
 80164f4:	681a      	ldr	r2, [r3, #0]
 80164f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164f8:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80164fa:	4a39      	ldr	r2, [pc, #228]	; (80165e0 <udp_input+0x1b8>)
 80164fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164fe:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016500:	e008      	b.n	8016514 <udp_input+0xec>
      }
    }

    prev = pcb;
 8016502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016504:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016508:	68db      	ldr	r3, [r3, #12]
 801650a:	627b      	str	r3, [r7, #36]	; 0x24
 801650c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801650e:	2b00      	cmp	r3, #0
 8016510:	d1c0      	bne.n	8016494 <udp_input+0x6c>
 8016512:	e000      	b.n	8016516 <udp_input+0xee>
        break;
 8016514:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016518:	2b00      	cmp	r3, #0
 801651a:	d101      	bne.n	8016520 <udp_input+0xf8>
    pcb = uncon_pcb;
 801651c:	69fb      	ldr	r3, [r7, #28]
 801651e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016522:	2b00      	cmp	r3, #0
 8016524:	d002      	beq.n	801652c <udp_input+0x104>
    for_us = 1;
 8016526:	2301      	movs	r3, #1
 8016528:	76fb      	strb	r3, [r7, #27]
 801652a:	e00a      	b.n	8016542 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801652c:	683b      	ldr	r3, [r7, #0]
 801652e:	3304      	adds	r3, #4
 8016530:	681a      	ldr	r2, [r3, #0]
 8016532:	4b2a      	ldr	r3, [pc, #168]	; (80165dc <udp_input+0x1b4>)
 8016534:	695b      	ldr	r3, [r3, #20]
 8016536:	429a      	cmp	r2, r3
 8016538:	bf0c      	ite	eq
 801653a:	2301      	moveq	r3, #1
 801653c:	2300      	movne	r3, #0
 801653e:	b2db      	uxtb	r3, r3
 8016540:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016542:	7efb      	ldrb	r3, [r7, #27]
 8016544:	2b00      	cmp	r3, #0
 8016546:	d042      	beq.n	80165ce <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8016548:	f06f 0107 	mvn.w	r1, #7
 801654c:	6878      	ldr	r0, [r7, #4]
 801654e:	f7fa f89f 	bl	8010690 <pbuf_header>
 8016552:	4603      	mov	r3, r0
 8016554:	2b00      	cmp	r3, #0
 8016556:	d00a      	beq.n	801656e <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8016558:	4b22      	ldr	r3, [pc, #136]	; (80165e4 <udp_input+0x1bc>)
 801655a:	f240 1255 	movw	r2, #341	; 0x155
 801655e:	4922      	ldr	r1, [pc, #136]	; (80165e8 <udp_input+0x1c0>)
 8016560:	4822      	ldr	r0, [pc, #136]	; (80165ec <udp_input+0x1c4>)
 8016562:	f002 fd95 	bl	8019090 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8016566:	6878      	ldr	r0, [r7, #4]
 8016568:	f7fa f8b6 	bl	80106d8 <pbuf_free>
      goto end;
 801656c:	e032      	b.n	80165d4 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 801656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016570:	2b00      	cmp	r3, #0
 8016572:	d012      	beq.n	801659a <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016576:	699b      	ldr	r3, [r3, #24]
 8016578:	2b00      	cmp	r3, #0
 801657a:	d00a      	beq.n	8016592 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801657e:	699c      	ldr	r4, [r3, #24]
 8016580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016582:	69d8      	ldr	r0, [r3, #28]
 8016584:	8a3b      	ldrh	r3, [r7, #16]
 8016586:	9300      	str	r3, [sp, #0]
 8016588:	4b19      	ldr	r3, [pc, #100]	; (80165f0 <udp_input+0x1c8>)
 801658a:	687a      	ldr	r2, [r7, #4]
 801658c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801658e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016590:	e021      	b.n	80165d6 <udp_input+0x1ae>
        pbuf_free(p);
 8016592:	6878      	ldr	r0, [r7, #4]
 8016594:	f7fa f8a0 	bl	80106d8 <pbuf_free>
        goto end;
 8016598:	e01c      	b.n	80165d4 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801659a:	7cfb      	ldrb	r3, [r7, #19]
 801659c:	2b00      	cmp	r3, #0
 801659e:	d112      	bne.n	80165c6 <udp_input+0x19e>
 80165a0:	4b0e      	ldr	r3, [pc, #56]	; (80165dc <udp_input+0x1b4>)
 80165a2:	695b      	ldr	r3, [r3, #20]
 80165a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80165a8:	2be0      	cmp	r3, #224	; 0xe0
 80165aa:	d00c      	beq.n	80165c6 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80165ac:	4b0b      	ldr	r3, [pc, #44]	; (80165dc <udp_input+0x1b4>)
 80165ae:	899b      	ldrh	r3, [r3, #12]
 80165b0:	3308      	adds	r3, #8
 80165b2:	b29b      	uxth	r3, r3
 80165b4:	b21b      	sxth	r3, r3
 80165b6:	4619      	mov	r1, r3
 80165b8:	6878      	ldr	r0, [r7, #4]
 80165ba:	f7fa f87b 	bl	80106b4 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80165be:	2103      	movs	r1, #3
 80165c0:	6878      	ldr	r0, [r7, #4]
 80165c2:	f001 f93b 	bl	801783c <icmp_dest_unreach>
      pbuf_free(p);
 80165c6:	6878      	ldr	r0, [r7, #4]
 80165c8:	f7fa f886 	bl	80106d8 <pbuf_free>
  return;
 80165cc:	e003      	b.n	80165d6 <udp_input+0x1ae>
    pbuf_free(p);
 80165ce:	6878      	ldr	r0, [r7, #4]
 80165d0:	f7fa f882 	bl	80106d8 <pbuf_free>
  return;
 80165d4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80165d6:	372c      	adds	r7, #44	; 0x2c
 80165d8:	46bd      	mov	sp, r7
 80165da:	bd90      	pop	{r4, r7, pc}
 80165dc:	2000d044 	.word	0x2000d044
 80165e0:	20010118 	.word	0x20010118
 80165e4:	0801c078 	.word	0x0801c078
 80165e8:	0801c0cc 	.word	0x0801c0cc
 80165ec:	0801c0e0 	.word	0x0801c0e0
 80165f0:	2000d054 	.word	0x2000d054

080165f4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80165f4:	b580      	push	{r7, lr}
 80165f6:	b086      	sub	sp, #24
 80165f8:	af00      	add	r7, sp, #0
 80165fa:	60f8      	str	r0, [r7, #12]
 80165fc:	60b9      	str	r1, [r7, #8]
 80165fe:	4613      	mov	r3, r2
 8016600:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8016602:	68bb      	ldr	r3, [r7, #8]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d101      	bne.n	801660c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8016608:	4b30      	ldr	r3, [pc, #192]	; (80166cc <udp_bind+0xd8>)
 801660a:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	2b00      	cmp	r3, #0
 8016610:	d002      	beq.n	8016618 <udp_bind+0x24>
 8016612:	68bb      	ldr	r3, [r7, #8]
 8016614:	2b00      	cmp	r3, #0
 8016616:	d102      	bne.n	801661e <udp_bind+0x2a>
    return ERR_VAL;
 8016618:	f06f 0305 	mvn.w	r3, #5
 801661c:	e052      	b.n	80166c4 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801661e:	2300      	movs	r3, #0
 8016620:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016622:	4b2b      	ldr	r3, [pc, #172]	; (80166d0 <udp_bind+0xdc>)
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	617b      	str	r3, [r7, #20]
 8016628:	e009      	b.n	801663e <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801662a:	68fa      	ldr	r2, [r7, #12]
 801662c:	697b      	ldr	r3, [r7, #20]
 801662e:	429a      	cmp	r2, r3
 8016630:	d102      	bne.n	8016638 <udp_bind+0x44>
      rebind = 1;
 8016632:	2301      	movs	r3, #1
 8016634:	74fb      	strb	r3, [r7, #19]
      break;
 8016636:	e005      	b.n	8016644 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016638:	697b      	ldr	r3, [r7, #20]
 801663a:	68db      	ldr	r3, [r3, #12]
 801663c:	617b      	str	r3, [r7, #20]
 801663e:	697b      	ldr	r3, [r7, #20]
 8016640:	2b00      	cmp	r3, #0
 8016642:	d1f2      	bne.n	801662a <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 8016644:	88fb      	ldrh	r3, [r7, #6]
 8016646:	2b00      	cmp	r3, #0
 8016648:	d109      	bne.n	801665e <udp_bind+0x6a>
    port = udp_new_port();
 801664a:	f7ff fe79 	bl	8016340 <udp_new_port>
 801664e:	4603      	mov	r3, r0
 8016650:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8016652:	88fb      	ldrh	r3, [r7, #6]
 8016654:	2b00      	cmp	r3, #0
 8016656:	d11e      	bne.n	8016696 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8016658:	f06f 0307 	mvn.w	r3, #7
 801665c:	e032      	b.n	80166c4 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801665e:	4b1c      	ldr	r3, [pc, #112]	; (80166d0 <udp_bind+0xdc>)
 8016660:	681b      	ldr	r3, [r3, #0]
 8016662:	617b      	str	r3, [r7, #20]
 8016664:	e014      	b.n	8016690 <udp_bind+0x9c>
      if (pcb != ipcb) {
 8016666:	68fa      	ldr	r2, [r7, #12]
 8016668:	697b      	ldr	r3, [r7, #20]
 801666a:	429a      	cmp	r2, r3
 801666c:	d00d      	beq.n	801668a <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801666e:	697b      	ldr	r3, [r7, #20]
 8016670:	8a5b      	ldrh	r3, [r3, #18]
 8016672:	88fa      	ldrh	r2, [r7, #6]
 8016674:	429a      	cmp	r2, r3
 8016676:	d108      	bne.n	801668a <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 8016678:	697b      	ldr	r3, [r7, #20]
 801667a:	681a      	ldr	r2, [r3, #0]
 801667c:	68bb      	ldr	r3, [r7, #8]
 801667e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8016680:	429a      	cmp	r2, r3
 8016682:	d102      	bne.n	801668a <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8016684:	f06f 0307 	mvn.w	r3, #7
 8016688:	e01c      	b.n	80166c4 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801668a:	697b      	ldr	r3, [r7, #20]
 801668c:	68db      	ldr	r3, [r3, #12]
 801668e:	617b      	str	r3, [r7, #20]
 8016690:	697b      	ldr	r3, [r7, #20]
 8016692:	2b00      	cmp	r3, #0
 8016694:	d1e7      	bne.n	8016666 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8016696:	68bb      	ldr	r3, [r7, #8]
 8016698:	2b00      	cmp	r3, #0
 801669a:	d002      	beq.n	80166a2 <udp_bind+0xae>
 801669c:	68bb      	ldr	r3, [r7, #8]
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	e000      	b.n	80166a4 <udp_bind+0xb0>
 80166a2:	2300      	movs	r3, #0
 80166a4:	68fa      	ldr	r2, [r7, #12]
 80166a6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80166a8:	68fb      	ldr	r3, [r7, #12]
 80166aa:	88fa      	ldrh	r2, [r7, #6]
 80166ac:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80166ae:	7cfb      	ldrb	r3, [r7, #19]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d106      	bne.n	80166c2 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80166b4:	4b06      	ldr	r3, [pc, #24]	; (80166d0 <udp_bind+0xdc>)
 80166b6:	681a      	ldr	r2, [r3, #0]
 80166b8:	68fb      	ldr	r3, [r7, #12]
 80166ba:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80166bc:	4a04      	ldr	r2, [pc, #16]	; (80166d0 <udp_bind+0xdc>)
 80166be:	68fb      	ldr	r3, [r7, #12]
 80166c0:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80166c2:	2300      	movs	r3, #0
}
 80166c4:	4618      	mov	r0, r3
 80166c6:	3718      	adds	r7, #24
 80166c8:	46bd      	mov	sp, r7
 80166ca:	bd80      	pop	{r7, pc}
 80166cc:	0801c988 	.word	0x0801c988
 80166d0:	20010118 	.word	0x20010118

080166d4 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80166d4:	b480      	push	{r7}
 80166d6:	b085      	sub	sp, #20
 80166d8:	af00      	add	r7, sp, #0
 80166da:	60f8      	str	r0, [r7, #12]
 80166dc:	60b9      	str	r1, [r7, #8]
 80166de:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 80166e0:	68fb      	ldr	r3, [r7, #12]
 80166e2:	68ba      	ldr	r2, [r7, #8]
 80166e4:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 80166e6:	68fb      	ldr	r3, [r7, #12]
 80166e8:	687a      	ldr	r2, [r7, #4]
 80166ea:	61da      	str	r2, [r3, #28]
}
 80166ec:	bf00      	nop
 80166ee:	3714      	adds	r7, #20
 80166f0:	46bd      	mov	sp, r7
 80166f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166f6:	4770      	bx	lr

080166f8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	b084      	sub	sp, #16
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8016700:	4b15      	ldr	r3, [pc, #84]	; (8016758 <udp_remove+0x60>)
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	687a      	ldr	r2, [r7, #4]
 8016706:	429a      	cmp	r2, r3
 8016708:	d105      	bne.n	8016716 <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801670a:	4b13      	ldr	r3, [pc, #76]	; (8016758 <udp_remove+0x60>)
 801670c:	681b      	ldr	r3, [r3, #0]
 801670e:	68db      	ldr	r3, [r3, #12]
 8016710:	4a11      	ldr	r2, [pc, #68]	; (8016758 <udp_remove+0x60>)
 8016712:	6013      	str	r3, [r2, #0]
 8016714:	e017      	b.n	8016746 <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8016716:	4b10      	ldr	r3, [pc, #64]	; (8016758 <udp_remove+0x60>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	60fb      	str	r3, [r7, #12]
 801671c:	e010      	b.n	8016740 <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801671e:	68fb      	ldr	r3, [r7, #12]
 8016720:	68db      	ldr	r3, [r3, #12]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d009      	beq.n	801673a <udp_remove+0x42>
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	68db      	ldr	r3, [r3, #12]
 801672a:	687a      	ldr	r2, [r7, #4]
 801672c:	429a      	cmp	r2, r3
 801672e:	d104      	bne.n	801673a <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	68da      	ldr	r2, [r3, #12]
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	60da      	str	r2, [r3, #12]
        break;
 8016738:	e005      	b.n	8016746 <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801673a:	68fb      	ldr	r3, [r7, #12]
 801673c:	68db      	ldr	r3, [r3, #12]
 801673e:	60fb      	str	r3, [r7, #12]
 8016740:	68fb      	ldr	r3, [r7, #12]
 8016742:	2b00      	cmp	r3, #0
 8016744:	d1eb      	bne.n	801671e <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8016746:	6879      	ldr	r1, [r7, #4]
 8016748:	2000      	movs	r0, #0
 801674a:	f7f9 fa2d 	bl	800fba8 <memp_free>
}
 801674e:	bf00      	nop
 8016750:	3710      	adds	r7, #16
 8016752:	46bd      	mov	sp, r7
 8016754:	bd80      	pop	{r7, pc}
 8016756:	bf00      	nop
 8016758:	20010118 	.word	0x20010118

0801675c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801675c:	b580      	push	{r7, lr}
 801675e:	b082      	sub	sp, #8
 8016760:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8016762:	2000      	movs	r0, #0
 8016764:	f7f9 f9aa 	bl	800fabc <memp_malloc>
 8016768:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	2b00      	cmp	r3, #0
 801676e:	d007      	beq.n	8016780 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8016770:	2220      	movs	r2, #32
 8016772:	2100      	movs	r1, #0
 8016774:	6878      	ldr	r0, [r7, #4]
 8016776:	f002 fc83 	bl	8019080 <memset>
    pcb->ttl = UDP_TTL;
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	22ff      	movs	r2, #255	; 0xff
 801677e:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8016780:	687b      	ldr	r3, [r7, #4]
}
 8016782:	4618      	mov	r0, r3
 8016784:	3708      	adds	r7, #8
 8016786:	46bd      	mov	sp, r7
 8016788:	bd80      	pop	{r7, pc}

0801678a <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801678a:	b580      	push	{r7, lr}
 801678c:	b084      	sub	sp, #16
 801678e:	af00      	add	r7, sp, #0
 8016790:	4603      	mov	r3, r0
 8016792:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;
  pcb = udp_new();
 8016794:	f7ff ffe2 	bl	801675c <udp_new>
 8016798:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801679a:	68fb      	ldr	r3, [r7, #12]
}
 801679c:	4618      	mov	r0, r3
 801679e:	3710      	adds	r7, #16
 80167a0:	46bd      	mov	sp, r7
 80167a2:	bd80      	pop	{r7, pc}

080167a4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80167a4:	b480      	push	{r7}
 80167a6:	b085      	sub	sp, #20
 80167a8:	af00      	add	r7, sp, #0
 80167aa:	6078      	str	r0, [r7, #4]
 80167ac:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d01e      	beq.n	80167f2 <udp_netif_ip_addr_changed+0x4e>
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d01a      	beq.n	80167f2 <udp_netif_ip_addr_changed+0x4e>
 80167bc:	683b      	ldr	r3, [r7, #0]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d017      	beq.n	80167f2 <udp_netif_ip_addr_changed+0x4e>
 80167c2:	683b      	ldr	r3, [r7, #0]
 80167c4:	681b      	ldr	r3, [r3, #0]
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d013      	beq.n	80167f2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80167ca:	4b0d      	ldr	r3, [pc, #52]	; (8016800 <udp_netif_ip_addr_changed+0x5c>)
 80167cc:	681b      	ldr	r3, [r3, #0]
 80167ce:	60fb      	str	r3, [r7, #12]
 80167d0:	e00c      	b.n	80167ec <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	681a      	ldr	r2, [r3, #0]
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	681b      	ldr	r3, [r3, #0]
 80167da:	429a      	cmp	r2, r3
 80167dc:	d103      	bne.n	80167e6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80167de:	683b      	ldr	r3, [r7, #0]
 80167e0:	681a      	ldr	r2, [r3, #0]
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80167e6:	68fb      	ldr	r3, [r7, #12]
 80167e8:	68db      	ldr	r3, [r3, #12]
 80167ea:	60fb      	str	r3, [r7, #12]
 80167ec:	68fb      	ldr	r3, [r7, #12]
 80167ee:	2b00      	cmp	r3, #0
 80167f0:	d1ef      	bne.n	80167d2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80167f2:	bf00      	nop
 80167f4:	3714      	adds	r7, #20
 80167f6:	46bd      	mov	sp, r7
 80167f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167fc:	4770      	bx	lr
 80167fe:	bf00      	nop
 8016800:	20010118 	.word	0x20010118

08016804 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8016804:	b580      	push	{r7, lr}
 8016806:	b082      	sub	sp, #8
 8016808:	af00      	add	r7, sp, #0
 801680a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801680c:	4915      	ldr	r1, [pc, #84]	; (8016864 <etharp_free_entry+0x60>)
 801680e:	687a      	ldr	r2, [r7, #4]
 8016810:	4613      	mov	r3, r2
 8016812:	005b      	lsls	r3, r3, #1
 8016814:	4413      	add	r3, r2
 8016816:	00db      	lsls	r3, r3, #3
 8016818:	440b      	add	r3, r1
 801681a:	681b      	ldr	r3, [r3, #0]
 801681c:	2b00      	cmp	r3, #0
 801681e:	d013      	beq.n	8016848 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8016820:	4910      	ldr	r1, [pc, #64]	; (8016864 <etharp_free_entry+0x60>)
 8016822:	687a      	ldr	r2, [r7, #4]
 8016824:	4613      	mov	r3, r2
 8016826:	005b      	lsls	r3, r3, #1
 8016828:	4413      	add	r3, r2
 801682a:	00db      	lsls	r3, r3, #3
 801682c:	440b      	add	r3, r1
 801682e:	681b      	ldr	r3, [r3, #0]
 8016830:	4618      	mov	r0, r3
 8016832:	f7f9 ff51 	bl	80106d8 <pbuf_free>
    arp_table[i].q = NULL;
 8016836:	490b      	ldr	r1, [pc, #44]	; (8016864 <etharp_free_entry+0x60>)
 8016838:	687a      	ldr	r2, [r7, #4]
 801683a:	4613      	mov	r3, r2
 801683c:	005b      	lsls	r3, r3, #1
 801683e:	4413      	add	r3, r2
 8016840:	00db      	lsls	r3, r3, #3
 8016842:	440b      	add	r3, r1
 8016844:	2200      	movs	r2, #0
 8016846:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8016848:	4906      	ldr	r1, [pc, #24]	; (8016864 <etharp_free_entry+0x60>)
 801684a:	687a      	ldr	r2, [r7, #4]
 801684c:	4613      	mov	r3, r2
 801684e:	005b      	lsls	r3, r3, #1
 8016850:	4413      	add	r3, r2
 8016852:	00db      	lsls	r3, r3, #3
 8016854:	440b      	add	r3, r1
 8016856:	3314      	adds	r3, #20
 8016858:	2200      	movs	r2, #0
 801685a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801685c:	bf00      	nop
 801685e:	3708      	adds	r7, #8
 8016860:	46bd      	mov	sp, r7
 8016862:	bd80      	pop	{r7, pc}
 8016864:	2000c844 	.word	0x2000c844

08016868 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8016868:	b580      	push	{r7, lr}
 801686a:	b082      	sub	sp, #8
 801686c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801686e:	2300      	movs	r3, #0
 8016870:	71fb      	strb	r3, [r7, #7]
 8016872:	e096      	b.n	80169a2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016874:	79fa      	ldrb	r2, [r7, #7]
 8016876:	494f      	ldr	r1, [pc, #316]	; (80169b4 <etharp_tmr+0x14c>)
 8016878:	4613      	mov	r3, r2
 801687a:	005b      	lsls	r3, r3, #1
 801687c:	4413      	add	r3, r2
 801687e:	00db      	lsls	r3, r3, #3
 8016880:	440b      	add	r3, r1
 8016882:	3314      	adds	r3, #20
 8016884:	781b      	ldrb	r3, [r3, #0]
 8016886:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8016888:	79bb      	ldrb	r3, [r7, #6]
 801688a:	2b00      	cmp	r3, #0
 801688c:	f000 8086 	beq.w	801699c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8016890:	79fa      	ldrb	r2, [r7, #7]
 8016892:	4948      	ldr	r1, [pc, #288]	; (80169b4 <etharp_tmr+0x14c>)
 8016894:	4613      	mov	r3, r2
 8016896:	005b      	lsls	r3, r3, #1
 8016898:	4413      	add	r3, r2
 801689a:	00db      	lsls	r3, r3, #3
 801689c:	440b      	add	r3, r1
 801689e:	3312      	adds	r3, #18
 80168a0:	881b      	ldrh	r3, [r3, #0]
 80168a2:	3301      	adds	r3, #1
 80168a4:	b298      	uxth	r0, r3
 80168a6:	4943      	ldr	r1, [pc, #268]	; (80169b4 <etharp_tmr+0x14c>)
 80168a8:	4613      	mov	r3, r2
 80168aa:	005b      	lsls	r3, r3, #1
 80168ac:	4413      	add	r3, r2
 80168ae:	00db      	lsls	r3, r3, #3
 80168b0:	440b      	add	r3, r1
 80168b2:	3312      	adds	r3, #18
 80168b4:	4602      	mov	r2, r0
 80168b6:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80168b8:	79fa      	ldrb	r2, [r7, #7]
 80168ba:	493e      	ldr	r1, [pc, #248]	; (80169b4 <etharp_tmr+0x14c>)
 80168bc:	4613      	mov	r3, r2
 80168be:	005b      	lsls	r3, r3, #1
 80168c0:	4413      	add	r3, r2
 80168c2:	00db      	lsls	r3, r3, #3
 80168c4:	440b      	add	r3, r1
 80168c6:	3312      	adds	r3, #18
 80168c8:	881b      	ldrh	r3, [r3, #0]
 80168ca:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80168ce:	d215      	bcs.n	80168fc <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80168d0:	79fa      	ldrb	r2, [r7, #7]
 80168d2:	4938      	ldr	r1, [pc, #224]	; (80169b4 <etharp_tmr+0x14c>)
 80168d4:	4613      	mov	r3, r2
 80168d6:	005b      	lsls	r3, r3, #1
 80168d8:	4413      	add	r3, r2
 80168da:	00db      	lsls	r3, r3, #3
 80168dc:	440b      	add	r3, r1
 80168de:	3314      	adds	r3, #20
 80168e0:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80168e2:	2b01      	cmp	r3, #1
 80168e4:	d10f      	bne.n	8016906 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80168e6:	79fa      	ldrb	r2, [r7, #7]
 80168e8:	4932      	ldr	r1, [pc, #200]	; (80169b4 <etharp_tmr+0x14c>)
 80168ea:	4613      	mov	r3, r2
 80168ec:	005b      	lsls	r3, r3, #1
 80168ee:	4413      	add	r3, r2
 80168f0:	00db      	lsls	r3, r3, #3
 80168f2:	440b      	add	r3, r1
 80168f4:	3312      	adds	r3, #18
 80168f6:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80168f8:	2b04      	cmp	r3, #4
 80168fa:	d904      	bls.n	8016906 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80168fc:	79fb      	ldrb	r3, [r7, #7]
 80168fe:	4618      	mov	r0, r3
 8016900:	f7ff ff80 	bl	8016804 <etharp_free_entry>
 8016904:	e04a      	b.n	801699c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016906:	79fa      	ldrb	r2, [r7, #7]
 8016908:	492a      	ldr	r1, [pc, #168]	; (80169b4 <etharp_tmr+0x14c>)
 801690a:	4613      	mov	r3, r2
 801690c:	005b      	lsls	r3, r3, #1
 801690e:	4413      	add	r3, r2
 8016910:	00db      	lsls	r3, r3, #3
 8016912:	440b      	add	r3, r1
 8016914:	3314      	adds	r3, #20
 8016916:	781b      	ldrb	r3, [r3, #0]
 8016918:	2b03      	cmp	r3, #3
 801691a:	d10a      	bne.n	8016932 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801691c:	79fa      	ldrb	r2, [r7, #7]
 801691e:	4925      	ldr	r1, [pc, #148]	; (80169b4 <etharp_tmr+0x14c>)
 8016920:	4613      	mov	r3, r2
 8016922:	005b      	lsls	r3, r3, #1
 8016924:	4413      	add	r3, r2
 8016926:	00db      	lsls	r3, r3, #3
 8016928:	440b      	add	r3, r1
 801692a:	3314      	adds	r3, #20
 801692c:	2204      	movs	r2, #4
 801692e:	701a      	strb	r2, [r3, #0]
 8016930:	e034      	b.n	801699c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8016932:	79fa      	ldrb	r2, [r7, #7]
 8016934:	491f      	ldr	r1, [pc, #124]	; (80169b4 <etharp_tmr+0x14c>)
 8016936:	4613      	mov	r3, r2
 8016938:	005b      	lsls	r3, r3, #1
 801693a:	4413      	add	r3, r2
 801693c:	00db      	lsls	r3, r3, #3
 801693e:	440b      	add	r3, r1
 8016940:	3314      	adds	r3, #20
 8016942:	781b      	ldrb	r3, [r3, #0]
 8016944:	2b04      	cmp	r3, #4
 8016946:	d10a      	bne.n	801695e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016948:	79fa      	ldrb	r2, [r7, #7]
 801694a:	491a      	ldr	r1, [pc, #104]	; (80169b4 <etharp_tmr+0x14c>)
 801694c:	4613      	mov	r3, r2
 801694e:	005b      	lsls	r3, r3, #1
 8016950:	4413      	add	r3, r2
 8016952:	00db      	lsls	r3, r3, #3
 8016954:	440b      	add	r3, r1
 8016956:	3314      	adds	r3, #20
 8016958:	2202      	movs	r2, #2
 801695a:	701a      	strb	r2, [r3, #0]
 801695c:	e01e      	b.n	801699c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801695e:	79fa      	ldrb	r2, [r7, #7]
 8016960:	4914      	ldr	r1, [pc, #80]	; (80169b4 <etharp_tmr+0x14c>)
 8016962:	4613      	mov	r3, r2
 8016964:	005b      	lsls	r3, r3, #1
 8016966:	4413      	add	r3, r2
 8016968:	00db      	lsls	r3, r3, #3
 801696a:	440b      	add	r3, r1
 801696c:	3314      	adds	r3, #20
 801696e:	781b      	ldrb	r3, [r3, #0]
 8016970:	2b01      	cmp	r3, #1
 8016972:	d113      	bne.n	801699c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016974:	79fa      	ldrb	r2, [r7, #7]
 8016976:	490f      	ldr	r1, [pc, #60]	; (80169b4 <etharp_tmr+0x14c>)
 8016978:	4613      	mov	r3, r2
 801697a:	005b      	lsls	r3, r3, #1
 801697c:	4413      	add	r3, r2
 801697e:	00db      	lsls	r3, r3, #3
 8016980:	440b      	add	r3, r1
 8016982:	3308      	adds	r3, #8
 8016984:	6818      	ldr	r0, [r3, #0]
 8016986:	79fa      	ldrb	r2, [r7, #7]
 8016988:	4613      	mov	r3, r2
 801698a:	005b      	lsls	r3, r3, #1
 801698c:	4413      	add	r3, r2
 801698e:	00db      	lsls	r3, r3, #3
 8016990:	4a08      	ldr	r2, [pc, #32]	; (80169b4 <etharp_tmr+0x14c>)
 8016992:	4413      	add	r3, r2
 8016994:	3304      	adds	r3, #4
 8016996:	4619      	mov	r1, r3
 8016998:	f000 fe38 	bl	801760c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801699c:	79fb      	ldrb	r3, [r7, #7]
 801699e:	3301      	adds	r3, #1
 80169a0:	71fb      	strb	r3, [r7, #7]
 80169a2:	79fb      	ldrb	r3, [r7, #7]
 80169a4:	2b09      	cmp	r3, #9
 80169a6:	f67f af65 	bls.w	8016874 <etharp_tmr+0xc>
      }
    }
  }
}
 80169aa:	bf00      	nop
 80169ac:	3708      	adds	r7, #8
 80169ae:	46bd      	mov	sp, r7
 80169b0:	bd80      	pop	{r7, pc}
 80169b2:	bf00      	nop
 80169b4:	2000c844 	.word	0x2000c844

080169b8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 80169b8:	b580      	push	{r7, lr}
 80169ba:	b088      	sub	sp, #32
 80169bc:	af00      	add	r7, sp, #0
 80169be:	60f8      	str	r0, [r7, #12]
 80169c0:	460b      	mov	r3, r1
 80169c2:	607a      	str	r2, [r7, #4]
 80169c4:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80169c6:	230a      	movs	r3, #10
 80169c8:	77fb      	strb	r3, [r7, #31]
 80169ca:	230a      	movs	r3, #10
 80169cc:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 80169ce:	230a      	movs	r3, #10
 80169d0:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 80169d2:	2300      	movs	r3, #0
 80169d4:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 80169d6:	230a      	movs	r3, #10
 80169d8:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80169da:	2300      	movs	r3, #0
 80169dc:	833b      	strh	r3, [r7, #24]
 80169de:	2300      	movs	r3, #0
 80169e0:	82fb      	strh	r3, [r7, #22]
 80169e2:	2300      	movs	r3, #0
 80169e4:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80169e6:	2300      	movs	r3, #0
 80169e8:	773b      	strb	r3, [r7, #28]
 80169ea:	e093      	b.n	8016b14 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 80169ec:	7f3a      	ldrb	r2, [r7, #28]
 80169ee:	4990      	ldr	r1, [pc, #576]	; (8016c30 <etharp_find_entry+0x278>)
 80169f0:	4613      	mov	r3, r2
 80169f2:	005b      	lsls	r3, r3, #1
 80169f4:	4413      	add	r3, r2
 80169f6:	00db      	lsls	r3, r3, #3
 80169f8:	440b      	add	r3, r1
 80169fa:	3314      	adds	r3, #20
 80169fc:	781b      	ldrb	r3, [r3, #0]
 80169fe:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8016a00:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016a04:	2b0a      	cmp	r3, #10
 8016a06:	d105      	bne.n	8016a14 <etharp_find_entry+0x5c>
 8016a08:	7cfb      	ldrb	r3, [r7, #19]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d102      	bne.n	8016a14 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8016a0e:	7f3b      	ldrb	r3, [r7, #28]
 8016a10:	777b      	strb	r3, [r7, #29]
 8016a12:	e07c      	b.n	8016b0e <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8016a14:	7cfb      	ldrb	r3, [r7, #19]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d079      	beq.n	8016b0e <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8016a1a:	7cfb      	ldrb	r3, [r7, #19]
 8016a1c:	2b01      	cmp	r3, #1
 8016a1e:	d009      	beq.n	8016a34 <etharp_find_entry+0x7c>
 8016a20:	7cfb      	ldrb	r3, [r7, #19]
 8016a22:	2b01      	cmp	r3, #1
 8016a24:	d806      	bhi.n	8016a34 <etharp_find_entry+0x7c>
 8016a26:	4b83      	ldr	r3, [pc, #524]	; (8016c34 <etharp_find_entry+0x27c>)
 8016a28:	f44f 7293 	mov.w	r2, #294	; 0x126
 8016a2c:	4982      	ldr	r1, [pc, #520]	; (8016c38 <etharp_find_entry+0x280>)
 8016a2e:	4883      	ldr	r0, [pc, #524]	; (8016c3c <etharp_find_entry+0x284>)
 8016a30:	f002 fb2e 	bl	8019090 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8016a34:	68fb      	ldr	r3, [r7, #12]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d00f      	beq.n	8016a5a <etharp_find_entry+0xa2>
 8016a3a:	68fb      	ldr	r3, [r7, #12]
 8016a3c:	6819      	ldr	r1, [r3, #0]
 8016a3e:	7f3a      	ldrb	r2, [r7, #28]
 8016a40:	487b      	ldr	r0, [pc, #492]	; (8016c30 <etharp_find_entry+0x278>)
 8016a42:	4613      	mov	r3, r2
 8016a44:	005b      	lsls	r3, r3, #1
 8016a46:	4413      	add	r3, r2
 8016a48:	00db      	lsls	r3, r3, #3
 8016a4a:	4403      	add	r3, r0
 8016a4c:	3304      	adds	r3, #4
 8016a4e:	681b      	ldr	r3, [r3, #0]
 8016a50:	4299      	cmp	r1, r3
 8016a52:	d102      	bne.n	8016a5a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8016a54:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8016a58:	e0e5      	b.n	8016c26 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016a5a:	7cfb      	ldrb	r3, [r7, #19]
 8016a5c:	2b01      	cmp	r3, #1
 8016a5e:	d13b      	bne.n	8016ad8 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8016a60:	7f3a      	ldrb	r2, [r7, #28]
 8016a62:	4973      	ldr	r1, [pc, #460]	; (8016c30 <etharp_find_entry+0x278>)
 8016a64:	4613      	mov	r3, r2
 8016a66:	005b      	lsls	r3, r3, #1
 8016a68:	4413      	add	r3, r2
 8016a6a:	00db      	lsls	r3, r3, #3
 8016a6c:	440b      	add	r3, r1
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d018      	beq.n	8016aa6 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8016a74:	7f3a      	ldrb	r2, [r7, #28]
 8016a76:	496e      	ldr	r1, [pc, #440]	; (8016c30 <etharp_find_entry+0x278>)
 8016a78:	4613      	mov	r3, r2
 8016a7a:	005b      	lsls	r3, r3, #1
 8016a7c:	4413      	add	r3, r2
 8016a7e:	00db      	lsls	r3, r3, #3
 8016a80:	440b      	add	r3, r1
 8016a82:	3312      	adds	r3, #18
 8016a84:	881b      	ldrh	r3, [r3, #0]
 8016a86:	8b3a      	ldrh	r2, [r7, #24]
 8016a88:	429a      	cmp	r2, r3
 8016a8a:	d840      	bhi.n	8016b0e <etharp_find_entry+0x156>
            old_queue = i;
 8016a8c:	7f3b      	ldrb	r3, [r7, #28]
 8016a8e:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8016a90:	7f3a      	ldrb	r2, [r7, #28]
 8016a92:	4967      	ldr	r1, [pc, #412]	; (8016c30 <etharp_find_entry+0x278>)
 8016a94:	4613      	mov	r3, r2
 8016a96:	005b      	lsls	r3, r3, #1
 8016a98:	4413      	add	r3, r2
 8016a9a:	00db      	lsls	r3, r3, #3
 8016a9c:	440b      	add	r3, r1
 8016a9e:	3312      	adds	r3, #18
 8016aa0:	881b      	ldrh	r3, [r3, #0]
 8016aa2:	833b      	strh	r3, [r7, #24]
 8016aa4:	e033      	b.n	8016b0e <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8016aa6:	7f3a      	ldrb	r2, [r7, #28]
 8016aa8:	4961      	ldr	r1, [pc, #388]	; (8016c30 <etharp_find_entry+0x278>)
 8016aaa:	4613      	mov	r3, r2
 8016aac:	005b      	lsls	r3, r3, #1
 8016aae:	4413      	add	r3, r2
 8016ab0:	00db      	lsls	r3, r3, #3
 8016ab2:	440b      	add	r3, r1
 8016ab4:	3312      	adds	r3, #18
 8016ab6:	881b      	ldrh	r3, [r3, #0]
 8016ab8:	8afa      	ldrh	r2, [r7, #22]
 8016aba:	429a      	cmp	r2, r3
 8016abc:	d827      	bhi.n	8016b0e <etharp_find_entry+0x156>
            old_pending = i;
 8016abe:	7f3b      	ldrb	r3, [r7, #28]
 8016ac0:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8016ac2:	7f3a      	ldrb	r2, [r7, #28]
 8016ac4:	495a      	ldr	r1, [pc, #360]	; (8016c30 <etharp_find_entry+0x278>)
 8016ac6:	4613      	mov	r3, r2
 8016ac8:	005b      	lsls	r3, r3, #1
 8016aca:	4413      	add	r3, r2
 8016acc:	00db      	lsls	r3, r3, #3
 8016ace:	440b      	add	r3, r1
 8016ad0:	3312      	adds	r3, #18
 8016ad2:	881b      	ldrh	r3, [r3, #0]
 8016ad4:	82fb      	strh	r3, [r7, #22]
 8016ad6:	e01a      	b.n	8016b0e <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8016ad8:	7cfb      	ldrb	r3, [r7, #19]
 8016ada:	2b01      	cmp	r3, #1
 8016adc:	d917      	bls.n	8016b0e <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8016ade:	7f3a      	ldrb	r2, [r7, #28]
 8016ae0:	4953      	ldr	r1, [pc, #332]	; (8016c30 <etharp_find_entry+0x278>)
 8016ae2:	4613      	mov	r3, r2
 8016ae4:	005b      	lsls	r3, r3, #1
 8016ae6:	4413      	add	r3, r2
 8016ae8:	00db      	lsls	r3, r3, #3
 8016aea:	440b      	add	r3, r1
 8016aec:	3312      	adds	r3, #18
 8016aee:	881b      	ldrh	r3, [r3, #0]
 8016af0:	8aba      	ldrh	r2, [r7, #20]
 8016af2:	429a      	cmp	r2, r3
 8016af4:	d80b      	bhi.n	8016b0e <etharp_find_entry+0x156>
            old_stable = i;
 8016af6:	7f3b      	ldrb	r3, [r7, #28]
 8016af8:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8016afa:	7f3a      	ldrb	r2, [r7, #28]
 8016afc:	494c      	ldr	r1, [pc, #304]	; (8016c30 <etharp_find_entry+0x278>)
 8016afe:	4613      	mov	r3, r2
 8016b00:	005b      	lsls	r3, r3, #1
 8016b02:	4413      	add	r3, r2
 8016b04:	00db      	lsls	r3, r3, #3
 8016b06:	440b      	add	r3, r1
 8016b08:	3312      	adds	r3, #18
 8016b0a:	881b      	ldrh	r3, [r3, #0]
 8016b0c:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016b0e:	7f3b      	ldrb	r3, [r7, #28]
 8016b10:	3301      	adds	r3, #1
 8016b12:	773b      	strb	r3, [r7, #28]
 8016b14:	7f3b      	ldrb	r3, [r7, #28]
 8016b16:	2b09      	cmp	r3, #9
 8016b18:	f67f af68 	bls.w	80169ec <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8016b1c:	7afb      	ldrb	r3, [r7, #11]
 8016b1e:	f003 0302 	and.w	r3, r3, #2
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d108      	bne.n	8016b38 <etharp_find_entry+0x180>
 8016b26:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016b2a:	2b0a      	cmp	r3, #10
 8016b2c:	d107      	bne.n	8016b3e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8016b2e:	7afb      	ldrb	r3, [r7, #11]
 8016b30:	f003 0301 	and.w	r3, r3, #1
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d102      	bne.n	8016b3e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8016b38:	f04f 33ff 	mov.w	r3, #4294967295
 8016b3c:	e073      	b.n	8016c26 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8016b3e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016b42:	2b09      	cmp	r3, #9
 8016b44:	dc02      	bgt.n	8016b4c <etharp_find_entry+0x194>
    i = empty;
 8016b46:	7f7b      	ldrb	r3, [r7, #29]
 8016b48:	773b      	strb	r3, [r7, #28]
 8016b4a:	e036      	b.n	8016bba <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8016b4c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016b50:	2b09      	cmp	r3, #9
 8016b52:	dc13      	bgt.n	8016b7c <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8016b54:	7fbb      	ldrb	r3, [r7, #30]
 8016b56:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016b58:	7f3a      	ldrb	r2, [r7, #28]
 8016b5a:	4935      	ldr	r1, [pc, #212]	; (8016c30 <etharp_find_entry+0x278>)
 8016b5c:	4613      	mov	r3, r2
 8016b5e:	005b      	lsls	r3, r3, #1
 8016b60:	4413      	add	r3, r2
 8016b62:	00db      	lsls	r3, r3, #3
 8016b64:	440b      	add	r3, r1
 8016b66:	681b      	ldr	r3, [r3, #0]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d018      	beq.n	8016b9e <etharp_find_entry+0x1e6>
 8016b6c:	4b31      	ldr	r3, [pc, #196]	; (8016c34 <etharp_find_entry+0x27c>)
 8016b6e:	f240 126f 	movw	r2, #367	; 0x16f
 8016b72:	4933      	ldr	r1, [pc, #204]	; (8016c40 <etharp_find_entry+0x288>)
 8016b74:	4831      	ldr	r0, [pc, #196]	; (8016c3c <etharp_find_entry+0x284>)
 8016b76:	f002 fa8b 	bl	8019090 <iprintf>
 8016b7a:	e010      	b.n	8016b9e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8016b7c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016b80:	2b09      	cmp	r3, #9
 8016b82:	dc02      	bgt.n	8016b8a <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8016b84:	7ffb      	ldrb	r3, [r7, #31]
 8016b86:	773b      	strb	r3, [r7, #28]
 8016b88:	e009      	b.n	8016b9e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8016b8a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016b8e:	2b09      	cmp	r3, #9
 8016b90:	dc02      	bgt.n	8016b98 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8016b92:	7efb      	ldrb	r3, [r7, #27]
 8016b94:	773b      	strb	r3, [r7, #28]
 8016b96:	e002      	b.n	8016b9e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8016b98:	f04f 33ff 	mov.w	r3, #4294967295
 8016b9c:	e043      	b.n	8016c26 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016b9e:	7f3b      	ldrb	r3, [r7, #28]
 8016ba0:	2b09      	cmp	r3, #9
 8016ba2:	d906      	bls.n	8016bb2 <etharp_find_entry+0x1fa>
 8016ba4:	4b23      	ldr	r3, [pc, #140]	; (8016c34 <etharp_find_entry+0x27c>)
 8016ba6:	f240 1281 	movw	r2, #385	; 0x181
 8016baa:	4926      	ldr	r1, [pc, #152]	; (8016c44 <etharp_find_entry+0x28c>)
 8016bac:	4823      	ldr	r0, [pc, #140]	; (8016c3c <etharp_find_entry+0x284>)
 8016bae:	f002 fa6f 	bl	8019090 <iprintf>
    etharp_free_entry(i);
 8016bb2:	7f3b      	ldrb	r3, [r7, #28]
 8016bb4:	4618      	mov	r0, r3
 8016bb6:	f7ff fe25 	bl	8016804 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016bba:	7f3b      	ldrb	r3, [r7, #28]
 8016bbc:	2b09      	cmp	r3, #9
 8016bbe:	d906      	bls.n	8016bce <etharp_find_entry+0x216>
 8016bc0:	4b1c      	ldr	r3, [pc, #112]	; (8016c34 <etharp_find_entry+0x27c>)
 8016bc2:	f240 1285 	movw	r2, #389	; 0x185
 8016bc6:	491f      	ldr	r1, [pc, #124]	; (8016c44 <etharp_find_entry+0x28c>)
 8016bc8:	481c      	ldr	r0, [pc, #112]	; (8016c3c <etharp_find_entry+0x284>)
 8016bca:	f002 fa61 	bl	8019090 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8016bce:	7f3a      	ldrb	r2, [r7, #28]
 8016bd0:	4917      	ldr	r1, [pc, #92]	; (8016c30 <etharp_find_entry+0x278>)
 8016bd2:	4613      	mov	r3, r2
 8016bd4:	005b      	lsls	r3, r3, #1
 8016bd6:	4413      	add	r3, r2
 8016bd8:	00db      	lsls	r3, r3, #3
 8016bda:	440b      	add	r3, r1
 8016bdc:	3314      	adds	r3, #20
 8016bde:	781b      	ldrb	r3, [r3, #0]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d006      	beq.n	8016bf2 <etharp_find_entry+0x23a>
 8016be4:	4b13      	ldr	r3, [pc, #76]	; (8016c34 <etharp_find_entry+0x27c>)
 8016be6:	f240 1287 	movw	r2, #391	; 0x187
 8016bea:	4917      	ldr	r1, [pc, #92]	; (8016c48 <etharp_find_entry+0x290>)
 8016bec:	4813      	ldr	r0, [pc, #76]	; (8016c3c <etharp_find_entry+0x284>)
 8016bee:	f002 fa4f 	bl	8019090 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d00a      	beq.n	8016c0e <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8016bf8:	7f3a      	ldrb	r2, [r7, #28]
 8016bfa:	68fb      	ldr	r3, [r7, #12]
 8016bfc:	6819      	ldr	r1, [r3, #0]
 8016bfe:	480c      	ldr	r0, [pc, #48]	; (8016c30 <etharp_find_entry+0x278>)
 8016c00:	4613      	mov	r3, r2
 8016c02:	005b      	lsls	r3, r3, #1
 8016c04:	4413      	add	r3, r2
 8016c06:	00db      	lsls	r3, r3, #3
 8016c08:	4403      	add	r3, r0
 8016c0a:	3304      	adds	r3, #4
 8016c0c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8016c0e:	7f3a      	ldrb	r2, [r7, #28]
 8016c10:	4907      	ldr	r1, [pc, #28]	; (8016c30 <etharp_find_entry+0x278>)
 8016c12:	4613      	mov	r3, r2
 8016c14:	005b      	lsls	r3, r3, #1
 8016c16:	4413      	add	r3, r2
 8016c18:	00db      	lsls	r3, r3, #3
 8016c1a:	440b      	add	r3, r1
 8016c1c:	3312      	adds	r3, #18
 8016c1e:	2200      	movs	r2, #0
 8016c20:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8016c22:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8016c26:	4618      	mov	r0, r3
 8016c28:	3720      	adds	r7, #32
 8016c2a:	46bd      	mov	sp, r7
 8016c2c:	bd80      	pop	{r7, pc}
 8016c2e:	bf00      	nop
 8016c30:	2000c844 	.word	0x2000c844
 8016c34:	0801c138 	.word	0x0801c138
 8016c38:	0801c194 	.word	0x0801c194
 8016c3c:	0801c1d4 	.word	0x0801c1d4
 8016c40:	0801c1fc 	.word	0x0801c1fc
 8016c44:	0801c214 	.word	0x0801c214
 8016c48:	0801c228 	.word	0x0801c228

08016c4c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b088      	sub	sp, #32
 8016c50:	af02      	add	r7, sp, #8
 8016c52:	60f8      	str	r0, [r7, #12]
 8016c54:	60b9      	str	r1, [r7, #8]
 8016c56:	607a      	str	r2, [r7, #4]
 8016c58:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8016c5a:	68fb      	ldr	r3, [r7, #12]
 8016c5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016c60:	2b06      	cmp	r3, #6
 8016c62:	d006      	beq.n	8016c72 <etharp_update_arp_entry+0x26>
 8016c64:	4b48      	ldr	r3, [pc, #288]	; (8016d88 <etharp_update_arp_entry+0x13c>)
 8016c66:	f240 12ab 	movw	r2, #427	; 0x1ab
 8016c6a:	4948      	ldr	r1, [pc, #288]	; (8016d8c <etharp_update_arp_entry+0x140>)
 8016c6c:	4848      	ldr	r0, [pc, #288]	; (8016d90 <etharp_update_arp_entry+0x144>)
 8016c6e:	f002 fa0f 	bl	8019090 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8016c72:	68bb      	ldr	r3, [r7, #8]
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d012      	beq.n	8016c9e <etharp_update_arp_entry+0x52>
 8016c78:	68bb      	ldr	r3, [r7, #8]
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d00e      	beq.n	8016c9e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016c80:	68bb      	ldr	r3, [r7, #8]
 8016c82:	681b      	ldr	r3, [r3, #0]
 8016c84:	68f9      	ldr	r1, [r7, #12]
 8016c86:	4618      	mov	r0, r3
 8016c88:	f001 f8da 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8016c8c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d105      	bne.n	8016c9e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8016c92:	68bb      	ldr	r3, [r7, #8]
 8016c94:	681b      	ldr	r3, [r3, #0]
 8016c96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016c9a:	2be0      	cmp	r3, #224	; 0xe0
 8016c9c:	d102      	bne.n	8016ca4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8016c9e:	f06f 030f 	mvn.w	r3, #15
 8016ca2:	e06c      	b.n	8016d7e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8016ca4:	78fb      	ldrb	r3, [r7, #3]
 8016ca6:	68fa      	ldr	r2, [r7, #12]
 8016ca8:	4619      	mov	r1, r3
 8016caa:	68b8      	ldr	r0, [r7, #8]
 8016cac:	f7ff fe84 	bl	80169b8 <etharp_find_entry>
 8016cb0:	4603      	mov	r3, r0
 8016cb2:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8016cb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	da02      	bge.n	8016cc2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8016cbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8016cc0:	e05d      	b.n	8016d7e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8016cc2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016cc6:	4933      	ldr	r1, [pc, #204]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016cc8:	4613      	mov	r3, r2
 8016cca:	005b      	lsls	r3, r3, #1
 8016ccc:	4413      	add	r3, r2
 8016cce:	00db      	lsls	r3, r3, #3
 8016cd0:	440b      	add	r3, r1
 8016cd2:	3314      	adds	r3, #20
 8016cd4:	2202      	movs	r2, #2
 8016cd6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8016cd8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016cdc:	492d      	ldr	r1, [pc, #180]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016cde:	4613      	mov	r3, r2
 8016ce0:	005b      	lsls	r3, r3, #1
 8016ce2:	4413      	add	r3, r2
 8016ce4:	00db      	lsls	r3, r3, #3
 8016ce6:	440b      	add	r3, r1
 8016ce8:	3308      	adds	r3, #8
 8016cea:	68fa      	ldr	r2, [r7, #12]
 8016cec:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8016cee:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016cf2:	4613      	mov	r3, r2
 8016cf4:	005b      	lsls	r3, r3, #1
 8016cf6:	4413      	add	r3, r2
 8016cf8:	00db      	lsls	r3, r3, #3
 8016cfa:	3308      	adds	r3, #8
 8016cfc:	4a25      	ldr	r2, [pc, #148]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016cfe:	4413      	add	r3, r2
 8016d00:	3304      	adds	r3, #4
 8016d02:	2206      	movs	r2, #6
 8016d04:	6879      	ldr	r1, [r7, #4]
 8016d06:	4618      	mov	r0, r3
 8016d08:	f002 f9af 	bl	801906a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016d0c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016d10:	4920      	ldr	r1, [pc, #128]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016d12:	4613      	mov	r3, r2
 8016d14:	005b      	lsls	r3, r3, #1
 8016d16:	4413      	add	r3, r2
 8016d18:	00db      	lsls	r3, r3, #3
 8016d1a:	440b      	add	r3, r1
 8016d1c:	3312      	adds	r3, #18
 8016d1e:	2200      	movs	r2, #0
 8016d20:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8016d22:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016d26:	491b      	ldr	r1, [pc, #108]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016d28:	4613      	mov	r3, r2
 8016d2a:	005b      	lsls	r3, r3, #1
 8016d2c:	4413      	add	r3, r2
 8016d2e:	00db      	lsls	r3, r3, #3
 8016d30:	440b      	add	r3, r1
 8016d32:	681b      	ldr	r3, [r3, #0]
 8016d34:	2b00      	cmp	r3, #0
 8016d36:	d021      	beq.n	8016d7c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8016d38:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016d3c:	4915      	ldr	r1, [pc, #84]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016d3e:	4613      	mov	r3, r2
 8016d40:	005b      	lsls	r3, r3, #1
 8016d42:	4413      	add	r3, r2
 8016d44:	00db      	lsls	r3, r3, #3
 8016d46:	440b      	add	r3, r1
 8016d48:	681b      	ldr	r3, [r3, #0]
 8016d4a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016d4c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8016d50:	4910      	ldr	r1, [pc, #64]	; (8016d94 <etharp_update_arp_entry+0x148>)
 8016d52:	4613      	mov	r3, r2
 8016d54:	005b      	lsls	r3, r3, #1
 8016d56:	4413      	add	r3, r2
 8016d58:	00db      	lsls	r3, r3, #3
 8016d5a:	440b      	add	r3, r1
 8016d5c:	2200      	movs	r2, #0
 8016d5e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8016d60:	68fb      	ldr	r3, [r7, #12]
 8016d62:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8016d66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016d6a:	9300      	str	r3, [sp, #0]
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	6939      	ldr	r1, [r7, #16]
 8016d70:	68f8      	ldr	r0, [r7, #12]
 8016d72:	f001 ff07 	bl	8018b84 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8016d76:	6938      	ldr	r0, [r7, #16]
 8016d78:	f7f9 fcae 	bl	80106d8 <pbuf_free>
  }
  return ERR_OK;
 8016d7c:	2300      	movs	r3, #0
}
 8016d7e:	4618      	mov	r0, r3
 8016d80:	3718      	adds	r7, #24
 8016d82:	46bd      	mov	sp, r7
 8016d84:	bd80      	pop	{r7, pc}
 8016d86:	bf00      	nop
 8016d88:	0801c138 	.word	0x0801c138
 8016d8c:	0801c254 	.word	0x0801c254
 8016d90:	0801c1d4 	.word	0x0801c1d4
 8016d94:	2000c844 	.word	0x2000c844

08016d98 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8016d98:	b580      	push	{r7, lr}
 8016d9a:	b084      	sub	sp, #16
 8016d9c:	af00      	add	r7, sp, #0
 8016d9e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016da0:	2300      	movs	r3, #0
 8016da2:	73fb      	strb	r3, [r7, #15]
 8016da4:	e01f      	b.n	8016de6 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8016da6:	7bfa      	ldrb	r2, [r7, #15]
 8016da8:	4912      	ldr	r1, [pc, #72]	; (8016df4 <etharp_cleanup_netif+0x5c>)
 8016daa:	4613      	mov	r3, r2
 8016dac:	005b      	lsls	r3, r3, #1
 8016dae:	4413      	add	r3, r2
 8016db0:	00db      	lsls	r3, r3, #3
 8016db2:	440b      	add	r3, r1
 8016db4:	3314      	adds	r3, #20
 8016db6:	781b      	ldrb	r3, [r3, #0]
 8016db8:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8016dba:	7bbb      	ldrb	r3, [r7, #14]
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d00f      	beq.n	8016de0 <etharp_cleanup_netif+0x48>
 8016dc0:	7bfa      	ldrb	r2, [r7, #15]
 8016dc2:	490c      	ldr	r1, [pc, #48]	; (8016df4 <etharp_cleanup_netif+0x5c>)
 8016dc4:	4613      	mov	r3, r2
 8016dc6:	005b      	lsls	r3, r3, #1
 8016dc8:	4413      	add	r3, r2
 8016dca:	00db      	lsls	r3, r3, #3
 8016dcc:	440b      	add	r3, r1
 8016dce:	3308      	adds	r3, #8
 8016dd0:	681b      	ldr	r3, [r3, #0]
 8016dd2:	687a      	ldr	r2, [r7, #4]
 8016dd4:	429a      	cmp	r2, r3
 8016dd6:	d103      	bne.n	8016de0 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8016dd8:	7bfb      	ldrb	r3, [r7, #15]
 8016dda:	4618      	mov	r0, r3
 8016ddc:	f7ff fd12 	bl	8016804 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016de0:	7bfb      	ldrb	r3, [r7, #15]
 8016de2:	3301      	adds	r3, #1
 8016de4:	73fb      	strb	r3, [r7, #15]
 8016de6:	7bfb      	ldrb	r3, [r7, #15]
 8016de8:	2b09      	cmp	r3, #9
 8016dea:	d9dc      	bls.n	8016da6 <etharp_cleanup_netif+0xe>
    }
  }
}
 8016dec:	bf00      	nop
 8016dee:	3710      	adds	r7, #16
 8016df0:	46bd      	mov	sp, r7
 8016df2:	bd80      	pop	{r7, pc}
 8016df4:	2000c844 	.word	0x2000c844

08016df8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8016df8:	b5b0      	push	{r4, r5, r7, lr}
 8016dfa:	b08a      	sub	sp, #40	; 0x28
 8016dfc:	af04      	add	r7, sp, #16
 8016dfe:	6078      	str	r0, [r7, #4]
 8016e00:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8016e02:	683b      	ldr	r3, [r7, #0]
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d107      	bne.n	8016e18 <etharp_input+0x20>
 8016e08:	4b3d      	ldr	r3, [pc, #244]	; (8016f00 <etharp_input+0x108>)
 8016e0a:	f44f 7222 	mov.w	r2, #648	; 0x288
 8016e0e:	493d      	ldr	r1, [pc, #244]	; (8016f04 <etharp_input+0x10c>)
 8016e10:	483d      	ldr	r0, [pc, #244]	; (8016f08 <etharp_input+0x110>)
 8016e12:	f002 f93d 	bl	8019090 <iprintf>
 8016e16:	e06f      	b.n	8016ef8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	685b      	ldr	r3, [r3, #4]
 8016e1c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8016e1e:	693b      	ldr	r3, [r7, #16]
 8016e20:	881b      	ldrh	r3, [r3, #0]
 8016e22:	b29b      	uxth	r3, r3
 8016e24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016e28:	d10c      	bne.n	8016e44 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016e2a:	693b      	ldr	r3, [r7, #16]
 8016e2c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8016e2e:	2b06      	cmp	r3, #6
 8016e30:	d108      	bne.n	8016e44 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016e32:	693b      	ldr	r3, [r7, #16]
 8016e34:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016e36:	2b04      	cmp	r3, #4
 8016e38:	d104      	bne.n	8016e44 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8016e3a:	693b      	ldr	r3, [r7, #16]
 8016e3c:	885b      	ldrh	r3, [r3, #2]
 8016e3e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016e40:	2b08      	cmp	r3, #8
 8016e42:	d003      	beq.n	8016e4c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8016e44:	6878      	ldr	r0, [r7, #4]
 8016e46:	f7f9 fc47 	bl	80106d8 <pbuf_free>
    return;
 8016e4a:	e055      	b.n	8016ef8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8016e4c:	693b      	ldr	r3, [r7, #16]
 8016e4e:	330e      	adds	r3, #14
 8016e50:	681b      	ldr	r3, [r3, #0]
 8016e52:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8016e54:	693b      	ldr	r3, [r7, #16]
 8016e56:	3318      	adds	r3, #24
 8016e58:	681b      	ldr	r3, [r3, #0]
 8016e5a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016e5c:	683b      	ldr	r3, [r7, #0]
 8016e5e:	3304      	adds	r3, #4
 8016e60:	681b      	ldr	r3, [r3, #0]
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d102      	bne.n	8016e6c <etharp_input+0x74>
    for_us = 0;
 8016e66:	2300      	movs	r3, #0
 8016e68:	75fb      	strb	r3, [r7, #23]
 8016e6a:	e009      	b.n	8016e80 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8016e6c:	68ba      	ldr	r2, [r7, #8]
 8016e6e:	683b      	ldr	r3, [r7, #0]
 8016e70:	3304      	adds	r3, #4
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	429a      	cmp	r2, r3
 8016e76:	bf0c      	ite	eq
 8016e78:	2301      	moveq	r3, #1
 8016e7a:	2300      	movne	r3, #0
 8016e7c:	b2db      	uxtb	r3, r3
 8016e7e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8016e80:	693b      	ldr	r3, [r7, #16]
 8016e82:	f103 0208 	add.w	r2, r3, #8
 8016e86:	7dfb      	ldrb	r3, [r7, #23]
 8016e88:	2b00      	cmp	r3, #0
 8016e8a:	d001      	beq.n	8016e90 <etharp_input+0x98>
 8016e8c:	2301      	movs	r3, #1
 8016e8e:	e000      	b.n	8016e92 <etharp_input+0x9a>
 8016e90:	2302      	movs	r3, #2
 8016e92:	f107 010c 	add.w	r1, r7, #12
 8016e96:	6838      	ldr	r0, [r7, #0]
 8016e98:	f7ff fed8 	bl	8016c4c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8016e9c:	693b      	ldr	r3, [r7, #16]
 8016e9e:	88db      	ldrh	r3, [r3, #6]
 8016ea0:	b29b      	uxth	r3, r3
 8016ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016ea6:	d003      	beq.n	8016eb0 <etharp_input+0xb8>
 8016ea8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016eac:	d01e      	beq.n	8016eec <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 8016eae:	e020      	b.n	8016ef2 <etharp_input+0xfa>
    if (for_us) {
 8016eb0:	7dfb      	ldrb	r3, [r7, #23]
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d01c      	beq.n	8016ef0 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8016eb6:	683b      	ldr	r3, [r7, #0]
 8016eb8:	f103 0025 	add.w	r0, r3, #37	; 0x25
 8016ebc:	693b      	ldr	r3, [r7, #16]
 8016ebe:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8016ec2:	683b      	ldr	r3, [r7, #0]
 8016ec4:	f103 0525 	add.w	r5, r3, #37	; 0x25
 8016ec8:	683b      	ldr	r3, [r7, #0]
 8016eca:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8016ecc:	693a      	ldr	r2, [r7, #16]
 8016ece:	3208      	adds	r2, #8
      etharp_raw(netif,
 8016ed0:	2102      	movs	r1, #2
 8016ed2:	9103      	str	r1, [sp, #12]
 8016ed4:	f107 010c 	add.w	r1, r7, #12
 8016ed8:	9102      	str	r1, [sp, #8]
 8016eda:	9201      	str	r2, [sp, #4]
 8016edc:	9300      	str	r3, [sp, #0]
 8016ede:	462b      	mov	r3, r5
 8016ee0:	4622      	mov	r2, r4
 8016ee2:	4601      	mov	r1, r0
 8016ee4:	6838      	ldr	r0, [r7, #0]
 8016ee6:	f000 fae3 	bl	80174b0 <etharp_raw>
    break;
 8016eea:	e001      	b.n	8016ef0 <etharp_input+0xf8>
    break;
 8016eec:	bf00      	nop
 8016eee:	e000      	b.n	8016ef2 <etharp_input+0xfa>
    break;
 8016ef0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8016ef2:	6878      	ldr	r0, [r7, #4]
 8016ef4:	f7f9 fbf0 	bl	80106d8 <pbuf_free>
}
 8016ef8:	3718      	adds	r7, #24
 8016efa:	46bd      	mov	sp, r7
 8016efc:	bdb0      	pop	{r4, r5, r7, pc}
 8016efe:	bf00      	nop
 8016f00:	0801c138 	.word	0x0801c138
 8016f04:	0801c2ac 	.word	0x0801c2ac
 8016f08:	0801c1d4 	.word	0x0801c1d4

08016f0c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8016f0c:	b580      	push	{r7, lr}
 8016f0e:	b086      	sub	sp, #24
 8016f10:	af02      	add	r7, sp, #8
 8016f12:	60f8      	str	r0, [r7, #12]
 8016f14:	60b9      	str	r1, [r7, #8]
 8016f16:	4613      	mov	r3, r2
 8016f18:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8016f1a:	79fa      	ldrb	r2, [r7, #7]
 8016f1c:	4944      	ldr	r1, [pc, #272]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016f1e:	4613      	mov	r3, r2
 8016f20:	005b      	lsls	r3, r3, #1
 8016f22:	4413      	add	r3, r2
 8016f24:	00db      	lsls	r3, r3, #3
 8016f26:	440b      	add	r3, r1
 8016f28:	3314      	adds	r3, #20
 8016f2a:	781b      	ldrb	r3, [r3, #0]
 8016f2c:	2b01      	cmp	r3, #1
 8016f2e:	d806      	bhi.n	8016f3e <etharp_output_to_arp_index+0x32>
 8016f30:	4b40      	ldr	r3, [pc, #256]	; (8017034 <etharp_output_to_arp_index+0x128>)
 8016f32:	f240 22ed 	movw	r2, #749	; 0x2ed
 8016f36:	4940      	ldr	r1, [pc, #256]	; (8017038 <etharp_output_to_arp_index+0x12c>)
 8016f38:	4840      	ldr	r0, [pc, #256]	; (801703c <etharp_output_to_arp_index+0x130>)
 8016f3a:	f002 f8a9 	bl	8019090 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8016f3e:	79fa      	ldrb	r2, [r7, #7]
 8016f40:	493b      	ldr	r1, [pc, #236]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016f42:	4613      	mov	r3, r2
 8016f44:	005b      	lsls	r3, r3, #1
 8016f46:	4413      	add	r3, r2
 8016f48:	00db      	lsls	r3, r3, #3
 8016f4a:	440b      	add	r3, r1
 8016f4c:	3314      	adds	r3, #20
 8016f4e:	781b      	ldrb	r3, [r3, #0]
 8016f50:	2b02      	cmp	r3, #2
 8016f52:	d153      	bne.n	8016ffc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8016f54:	79fa      	ldrb	r2, [r7, #7]
 8016f56:	4936      	ldr	r1, [pc, #216]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016f58:	4613      	mov	r3, r2
 8016f5a:	005b      	lsls	r3, r3, #1
 8016f5c:	4413      	add	r3, r2
 8016f5e:	00db      	lsls	r3, r3, #3
 8016f60:	440b      	add	r3, r1
 8016f62:	3312      	adds	r3, #18
 8016f64:	881b      	ldrh	r3, [r3, #0]
 8016f66:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8016f6a:	d919      	bls.n	8016fa0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8016f6c:	79fa      	ldrb	r2, [r7, #7]
 8016f6e:	4613      	mov	r3, r2
 8016f70:	005b      	lsls	r3, r3, #1
 8016f72:	4413      	add	r3, r2
 8016f74:	00db      	lsls	r3, r3, #3
 8016f76:	4a2e      	ldr	r2, [pc, #184]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016f78:	4413      	add	r3, r2
 8016f7a:	3304      	adds	r3, #4
 8016f7c:	4619      	mov	r1, r3
 8016f7e:	68f8      	ldr	r0, [r7, #12]
 8016f80:	f000 fb44 	bl	801760c <etharp_request>
 8016f84:	4603      	mov	r3, r0
 8016f86:	2b00      	cmp	r3, #0
 8016f88:	d138      	bne.n	8016ffc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8016f8a:	79fa      	ldrb	r2, [r7, #7]
 8016f8c:	4928      	ldr	r1, [pc, #160]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016f8e:	4613      	mov	r3, r2
 8016f90:	005b      	lsls	r3, r3, #1
 8016f92:	4413      	add	r3, r2
 8016f94:	00db      	lsls	r3, r3, #3
 8016f96:	440b      	add	r3, r1
 8016f98:	3314      	adds	r3, #20
 8016f9a:	2203      	movs	r2, #3
 8016f9c:	701a      	strb	r2, [r3, #0]
 8016f9e:	e02d      	b.n	8016ffc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8016fa0:	79fa      	ldrb	r2, [r7, #7]
 8016fa2:	4923      	ldr	r1, [pc, #140]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016fa4:	4613      	mov	r3, r2
 8016fa6:	005b      	lsls	r3, r3, #1
 8016fa8:	4413      	add	r3, r2
 8016faa:	00db      	lsls	r3, r3, #3
 8016fac:	440b      	add	r3, r1
 8016fae:	3312      	adds	r3, #18
 8016fb0:	881b      	ldrh	r3, [r3, #0]
 8016fb2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8016fb6:	d321      	bcc.n	8016ffc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8016fb8:	79fa      	ldrb	r2, [r7, #7]
 8016fba:	4613      	mov	r3, r2
 8016fbc:	005b      	lsls	r3, r3, #1
 8016fbe:	4413      	add	r3, r2
 8016fc0:	00db      	lsls	r3, r3, #3
 8016fc2:	4a1b      	ldr	r2, [pc, #108]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016fc4:	4413      	add	r3, r2
 8016fc6:	1d19      	adds	r1, r3, #4
 8016fc8:	79fa      	ldrb	r2, [r7, #7]
 8016fca:	4613      	mov	r3, r2
 8016fcc:	005b      	lsls	r3, r3, #1
 8016fce:	4413      	add	r3, r2
 8016fd0:	00db      	lsls	r3, r3, #3
 8016fd2:	3308      	adds	r3, #8
 8016fd4:	4a16      	ldr	r2, [pc, #88]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016fd6:	4413      	add	r3, r2
 8016fd8:	3304      	adds	r3, #4
 8016fda:	461a      	mov	r2, r3
 8016fdc:	68f8      	ldr	r0, [r7, #12]
 8016fde:	f000 faf3 	bl	80175c8 <etharp_request_dst>
 8016fe2:	4603      	mov	r3, r0
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d109      	bne.n	8016ffc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8016fe8:	79fa      	ldrb	r2, [r7, #7]
 8016fea:	4911      	ldr	r1, [pc, #68]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8016fec:	4613      	mov	r3, r2
 8016fee:	005b      	lsls	r3, r3, #1
 8016ff0:	4413      	add	r3, r2
 8016ff2:	00db      	lsls	r3, r3, #3
 8016ff4:	440b      	add	r3, r1
 8016ff6:	3314      	adds	r3, #20
 8016ff8:	2203      	movs	r2, #3
 8016ffa:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8017002:	79fa      	ldrb	r2, [r7, #7]
 8017004:	4613      	mov	r3, r2
 8017006:	005b      	lsls	r3, r3, #1
 8017008:	4413      	add	r3, r2
 801700a:	00db      	lsls	r3, r3, #3
 801700c:	3308      	adds	r3, #8
 801700e:	4a08      	ldr	r2, [pc, #32]	; (8017030 <etharp_output_to_arp_index+0x124>)
 8017010:	4413      	add	r3, r2
 8017012:	1d1a      	adds	r2, r3, #4
 8017014:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017018:	9300      	str	r3, [sp, #0]
 801701a:	4613      	mov	r3, r2
 801701c:	460a      	mov	r2, r1
 801701e:	68b9      	ldr	r1, [r7, #8]
 8017020:	68f8      	ldr	r0, [r7, #12]
 8017022:	f001 fdaf 	bl	8018b84 <ethernet_output>
 8017026:	4603      	mov	r3, r0
}
 8017028:	4618      	mov	r0, r3
 801702a:	3710      	adds	r7, #16
 801702c:	46bd      	mov	sp, r7
 801702e:	bd80      	pop	{r7, pc}
 8017030:	2000c844 	.word	0x2000c844
 8017034:	0801c138 	.word	0x0801c138
 8017038:	0801c2cc 	.word	0x0801c2cc
 801703c:	0801c1d4 	.word	0x0801c1d4

08017040 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017040:	b580      	push	{r7, lr}
 8017042:	b08a      	sub	sp, #40	; 0x28
 8017044:	af02      	add	r7, sp, #8
 8017046:	60f8      	str	r0, [r7, #12]
 8017048:	60b9      	str	r1, [r7, #8]
 801704a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d106      	bne.n	8017064 <etharp_output+0x24>
 8017056:	4b69      	ldr	r3, [pc, #420]	; (80171fc <etharp_output+0x1bc>)
 8017058:	f240 321b 	movw	r2, #795	; 0x31b
 801705c:	4968      	ldr	r1, [pc, #416]	; (8017200 <etharp_output+0x1c0>)
 801705e:	4869      	ldr	r0, [pc, #420]	; (8017204 <etharp_output+0x1c4>)
 8017060:	f002 f816 	bl	8019090 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017064:	68bb      	ldr	r3, [r7, #8]
 8017066:	2b00      	cmp	r3, #0
 8017068:	d106      	bne.n	8017078 <etharp_output+0x38>
 801706a:	4b64      	ldr	r3, [pc, #400]	; (80171fc <etharp_output+0x1bc>)
 801706c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8017070:	4965      	ldr	r1, [pc, #404]	; (8017208 <etharp_output+0x1c8>)
 8017072:	4864      	ldr	r0, [pc, #400]	; (8017204 <etharp_output+0x1c4>)
 8017074:	f002 f80c 	bl	8019090 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	2b00      	cmp	r3, #0
 801707c:	d106      	bne.n	801708c <etharp_output+0x4c>
 801707e:	4b5f      	ldr	r3, [pc, #380]	; (80171fc <etharp_output+0x1bc>)
 8017080:	f240 321d 	movw	r2, #797	; 0x31d
 8017084:	4961      	ldr	r1, [pc, #388]	; (801720c <etharp_output+0x1cc>)
 8017086:	485f      	ldr	r0, [pc, #380]	; (8017204 <etharp_output+0x1c4>)
 8017088:	f002 f802 	bl	8019090 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	681b      	ldr	r3, [r3, #0]
 8017090:	68f9      	ldr	r1, [r7, #12]
 8017092:	4618      	mov	r0, r3
 8017094:	f000 fed4 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8017098:	4603      	mov	r3, r0
 801709a:	2b00      	cmp	r3, #0
 801709c:	d002      	beq.n	80170a4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801709e:	4b5c      	ldr	r3, [pc, #368]	; (8017210 <etharp_output+0x1d0>)
 80170a0:	61fb      	str	r3, [r7, #28]
 80170a2:	e09b      	b.n	80171dc <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80170ac:	2be0      	cmp	r3, #224	; 0xe0
 80170ae:	d118      	bne.n	80170e2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80170b0:	2301      	movs	r3, #1
 80170b2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80170b4:	2300      	movs	r3, #0
 80170b6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80170b8:	235e      	movs	r3, #94	; 0x5e
 80170ba:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	3301      	adds	r3, #1
 80170c0:	781b      	ldrb	r3, [r3, #0]
 80170c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80170c6:	b2db      	uxtb	r3, r3
 80170c8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80170ca:	687b      	ldr	r3, [r7, #4]
 80170cc:	3302      	adds	r3, #2
 80170ce:	781b      	ldrb	r3, [r3, #0]
 80170d0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	3303      	adds	r3, #3
 80170d6:	781b      	ldrb	r3, [r3, #0]
 80170d8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80170da:	f107 0310 	add.w	r3, r7, #16
 80170de:	61fb      	str	r3, [r7, #28]
 80170e0:	e07c      	b.n	80171dc <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	681a      	ldr	r2, [r3, #0]
 80170e6:	68fb      	ldr	r3, [r7, #12]
 80170e8:	3304      	adds	r3, #4
 80170ea:	681b      	ldr	r3, [r3, #0]
 80170ec:	405a      	eors	r2, r3
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	3308      	adds	r3, #8
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	4013      	ands	r3, r2
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	d012      	beq.n	8017120 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	681b      	ldr	r3, [r3, #0]
 80170fe:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017100:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017104:	4293      	cmp	r3, r2
 8017106:	d00b      	beq.n	8017120 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017108:	68fb      	ldr	r3, [r7, #12]
 801710a:	330c      	adds	r3, #12
 801710c:	681b      	ldr	r3, [r3, #0]
 801710e:	2b00      	cmp	r3, #0
 8017110:	d003      	beq.n	801711a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017112:	68fb      	ldr	r3, [r7, #12]
 8017114:	330c      	adds	r3, #12
 8017116:	61bb      	str	r3, [r7, #24]
 8017118:	e002      	b.n	8017120 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801711a:	f06f 0303 	mvn.w	r3, #3
 801711e:	e069      	b.n	80171f4 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017120:	4b3c      	ldr	r3, [pc, #240]	; (8017214 <etharp_output+0x1d4>)
 8017122:	781b      	ldrb	r3, [r3, #0]
 8017124:	4619      	mov	r1, r3
 8017126:	4a3c      	ldr	r2, [pc, #240]	; (8017218 <etharp_output+0x1d8>)
 8017128:	460b      	mov	r3, r1
 801712a:	005b      	lsls	r3, r3, #1
 801712c:	440b      	add	r3, r1
 801712e:	00db      	lsls	r3, r3, #3
 8017130:	4413      	add	r3, r2
 8017132:	3314      	adds	r3, #20
 8017134:	781b      	ldrb	r3, [r3, #0]
 8017136:	2b01      	cmp	r3, #1
 8017138:	d917      	bls.n	801716a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801713a:	69bb      	ldr	r3, [r7, #24]
 801713c:	681a      	ldr	r2, [r3, #0]
 801713e:	4b35      	ldr	r3, [pc, #212]	; (8017214 <etharp_output+0x1d4>)
 8017140:	781b      	ldrb	r3, [r3, #0]
 8017142:	4618      	mov	r0, r3
 8017144:	4934      	ldr	r1, [pc, #208]	; (8017218 <etharp_output+0x1d8>)
 8017146:	4603      	mov	r3, r0
 8017148:	005b      	lsls	r3, r3, #1
 801714a:	4403      	add	r3, r0
 801714c:	00db      	lsls	r3, r3, #3
 801714e:	440b      	add	r3, r1
 8017150:	3304      	adds	r3, #4
 8017152:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017154:	429a      	cmp	r2, r3
 8017156:	d108      	bne.n	801716a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017158:	4b2e      	ldr	r3, [pc, #184]	; (8017214 <etharp_output+0x1d4>)
 801715a:	781b      	ldrb	r3, [r3, #0]
 801715c:	461a      	mov	r2, r3
 801715e:	68b9      	ldr	r1, [r7, #8]
 8017160:	68f8      	ldr	r0, [r7, #12]
 8017162:	f7ff fed3 	bl	8016f0c <etharp_output_to_arp_index>
 8017166:	4603      	mov	r3, r0
 8017168:	e044      	b.n	80171f4 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801716a:	2300      	movs	r3, #0
 801716c:	75fb      	strb	r3, [r7, #23]
 801716e:	e02a      	b.n	80171c6 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017170:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8017174:	4928      	ldr	r1, [pc, #160]	; (8017218 <etharp_output+0x1d8>)
 8017176:	4613      	mov	r3, r2
 8017178:	005b      	lsls	r3, r3, #1
 801717a:	4413      	add	r3, r2
 801717c:	00db      	lsls	r3, r3, #3
 801717e:	440b      	add	r3, r1
 8017180:	3314      	adds	r3, #20
 8017182:	781b      	ldrb	r3, [r3, #0]
 8017184:	2b01      	cmp	r3, #1
 8017186:	d918      	bls.n	80171ba <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017188:	69bb      	ldr	r3, [r7, #24]
 801718a:	6819      	ldr	r1, [r3, #0]
 801718c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8017190:	4821      	ldr	r0, [pc, #132]	; (8017218 <etharp_output+0x1d8>)
 8017192:	4613      	mov	r3, r2
 8017194:	005b      	lsls	r3, r3, #1
 8017196:	4413      	add	r3, r2
 8017198:	00db      	lsls	r3, r3, #3
 801719a:	4403      	add	r3, r0
 801719c:	3304      	adds	r3, #4
 801719e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80171a0:	4299      	cmp	r1, r3
 80171a2:	d10a      	bne.n	80171ba <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 80171a4:	7dfa      	ldrb	r2, [r7, #23]
 80171a6:	4b1b      	ldr	r3, [pc, #108]	; (8017214 <etharp_output+0x1d4>)
 80171a8:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80171aa:	7dfb      	ldrb	r3, [r7, #23]
 80171ac:	461a      	mov	r2, r3
 80171ae:	68b9      	ldr	r1, [r7, #8]
 80171b0:	68f8      	ldr	r0, [r7, #12]
 80171b2:	f7ff feab 	bl	8016f0c <etharp_output_to_arp_index>
 80171b6:	4603      	mov	r3, r0
 80171b8:	e01c      	b.n	80171f4 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80171ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80171be:	b2db      	uxtb	r3, r3
 80171c0:	3301      	adds	r3, #1
 80171c2:	b2db      	uxtb	r3, r3
 80171c4:	75fb      	strb	r3, [r7, #23]
 80171c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80171ca:	2b09      	cmp	r3, #9
 80171cc:	ddd0      	ble.n	8017170 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80171ce:	68ba      	ldr	r2, [r7, #8]
 80171d0:	69b9      	ldr	r1, [r7, #24]
 80171d2:	68f8      	ldr	r0, [r7, #12]
 80171d4:	f000 f822 	bl	801721c <etharp_query>
 80171d8:	4603      	mov	r3, r0
 80171da:	e00b      	b.n	80171f4 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	f103 0225 	add.w	r2, r3, #37	; 0x25
 80171e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80171e6:	9300      	str	r3, [sp, #0]
 80171e8:	69fb      	ldr	r3, [r7, #28]
 80171ea:	68b9      	ldr	r1, [r7, #8]
 80171ec:	68f8      	ldr	r0, [r7, #12]
 80171ee:	f001 fcc9 	bl	8018b84 <ethernet_output>
 80171f2:	4603      	mov	r3, r0
}
 80171f4:	4618      	mov	r0, r3
 80171f6:	3720      	adds	r7, #32
 80171f8:	46bd      	mov	sp, r7
 80171fa:	bd80      	pop	{r7, pc}
 80171fc:	0801c138 	.word	0x0801c138
 8017200:	0801c2ac 	.word	0x0801c2ac
 8017204:	0801c1d4 	.word	0x0801c1d4
 8017208:	0801c2fc 	.word	0x0801c2fc
 801720c:	0801c29c 	.word	0x0801c29c
 8017210:	0801c98c 	.word	0x0801c98c
 8017214:	2000c934 	.word	0x2000c934
 8017218:	2000c844 	.word	0x2000c844

0801721c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801721c:	b580      	push	{r7, lr}
 801721e:	b08c      	sub	sp, #48	; 0x30
 8017220:	af02      	add	r7, sp, #8
 8017222:	60f8      	str	r0, [r7, #12]
 8017224:	60b9      	str	r1, [r7, #8]
 8017226:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8017228:	68fb      	ldr	r3, [r7, #12]
 801722a:	3325      	adds	r3, #37	; 0x25
 801722c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801722e:	23ff      	movs	r3, #255	; 0xff
 8017230:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017234:	2300      	movs	r3, #0
 8017236:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017238:	68bb      	ldr	r3, [r7, #8]
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	68f9      	ldr	r1, [r7, #12]
 801723e:	4618      	mov	r0, r3
 8017240:	f000 fdfe 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8017244:	4603      	mov	r3, r0
 8017246:	2b00      	cmp	r3, #0
 8017248:	d10c      	bne.n	8017264 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801724a:	68bb      	ldr	r3, [r7, #8]
 801724c:	681b      	ldr	r3, [r3, #0]
 801724e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017252:	2be0      	cmp	r3, #224	; 0xe0
 8017254:	d006      	beq.n	8017264 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017256:	68bb      	ldr	r3, [r7, #8]
 8017258:	2b00      	cmp	r3, #0
 801725a:	d003      	beq.n	8017264 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801725c:	68bb      	ldr	r3, [r7, #8]
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	2b00      	cmp	r3, #0
 8017262:	d102      	bne.n	801726a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017264:	f06f 030f 	mvn.w	r3, #15
 8017268:	e10f      	b.n	801748a <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801726a:	68fa      	ldr	r2, [r7, #12]
 801726c:	2101      	movs	r1, #1
 801726e:	68b8      	ldr	r0, [r7, #8]
 8017270:	f7ff fba2 	bl	80169b8 <etharp_find_entry>
 8017274:	4603      	mov	r3, r0
 8017276:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8017278:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801727c:	2b00      	cmp	r3, #0
 801727e:	da02      	bge.n	8017286 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8017280:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017284:	e101      	b.n	801748a <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017286:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801728a:	4982      	ldr	r1, [pc, #520]	; (8017494 <etharp_query+0x278>)
 801728c:	4613      	mov	r3, r2
 801728e:	005b      	lsls	r3, r3, #1
 8017290:	4413      	add	r3, r2
 8017292:	00db      	lsls	r3, r3, #3
 8017294:	440b      	add	r3, r1
 8017296:	3314      	adds	r3, #20
 8017298:	781b      	ldrb	r3, [r3, #0]
 801729a:	2b00      	cmp	r3, #0
 801729c:	d117      	bne.n	80172ce <etharp_query+0xb2>
    is_new_entry = 1;
 801729e:	2301      	movs	r3, #1
 80172a0:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80172a2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80172a6:	497b      	ldr	r1, [pc, #492]	; (8017494 <etharp_query+0x278>)
 80172a8:	4613      	mov	r3, r2
 80172aa:	005b      	lsls	r3, r3, #1
 80172ac:	4413      	add	r3, r2
 80172ae:	00db      	lsls	r3, r3, #3
 80172b0:	440b      	add	r3, r1
 80172b2:	3314      	adds	r3, #20
 80172b4:	2201      	movs	r2, #1
 80172b6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80172b8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80172bc:	4975      	ldr	r1, [pc, #468]	; (8017494 <etharp_query+0x278>)
 80172be:	4613      	mov	r3, r2
 80172c0:	005b      	lsls	r3, r3, #1
 80172c2:	4413      	add	r3, r2
 80172c4:	00db      	lsls	r3, r3, #3
 80172c6:	440b      	add	r3, r1
 80172c8:	3308      	adds	r3, #8
 80172ca:	68fa      	ldr	r2, [r7, #12]
 80172cc:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80172ce:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80172d2:	4970      	ldr	r1, [pc, #448]	; (8017494 <etharp_query+0x278>)
 80172d4:	4613      	mov	r3, r2
 80172d6:	005b      	lsls	r3, r3, #1
 80172d8:	4413      	add	r3, r2
 80172da:	00db      	lsls	r3, r3, #3
 80172dc:	440b      	add	r3, r1
 80172de:	3314      	adds	r3, #20
 80172e0:	781b      	ldrb	r3, [r3, #0]
 80172e2:	2b01      	cmp	r3, #1
 80172e4:	d012      	beq.n	801730c <etharp_query+0xf0>
 80172e6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80172ea:	496a      	ldr	r1, [pc, #424]	; (8017494 <etharp_query+0x278>)
 80172ec:	4613      	mov	r3, r2
 80172ee:	005b      	lsls	r3, r3, #1
 80172f0:	4413      	add	r3, r2
 80172f2:	00db      	lsls	r3, r3, #3
 80172f4:	440b      	add	r3, r1
 80172f6:	3314      	adds	r3, #20
 80172f8:	781b      	ldrb	r3, [r3, #0]
 80172fa:	2b01      	cmp	r3, #1
 80172fc:	d806      	bhi.n	801730c <etharp_query+0xf0>
 80172fe:	4b66      	ldr	r3, [pc, #408]	; (8017498 <etharp_query+0x27c>)
 8017300:	f240 32c9 	movw	r2, #969	; 0x3c9
 8017304:	4965      	ldr	r1, [pc, #404]	; (801749c <etharp_query+0x280>)
 8017306:	4866      	ldr	r0, [pc, #408]	; (80174a0 <etharp_query+0x284>)
 8017308:	f001 fec2 	bl	8019090 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801730c:	6a3b      	ldr	r3, [r7, #32]
 801730e:	2b00      	cmp	r3, #0
 8017310:	d102      	bne.n	8017318 <etharp_query+0xfc>
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	2b00      	cmp	r3, #0
 8017316:	d10c      	bne.n	8017332 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017318:	68b9      	ldr	r1, [r7, #8]
 801731a:	68f8      	ldr	r0, [r7, #12]
 801731c:	f000 f976 	bl	801760c <etharp_request>
 8017320:	4603      	mov	r3, r0
 8017322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	2b00      	cmp	r3, #0
 801732a:	d102      	bne.n	8017332 <etharp_query+0x116>
      return result;
 801732c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017330:	e0ab      	b.n	801748a <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	2b00      	cmp	r3, #0
 8017336:	d106      	bne.n	8017346 <etharp_query+0x12a>
 8017338:	4b57      	ldr	r3, [pc, #348]	; (8017498 <etharp_query+0x27c>)
 801733a:	f240 32db 	movw	r2, #987	; 0x3db
 801733e:	4959      	ldr	r1, [pc, #356]	; (80174a4 <etharp_query+0x288>)
 8017340:	4857      	ldr	r0, [pc, #348]	; (80174a0 <etharp_query+0x284>)
 8017342:	f001 fea5 	bl	8019090 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017346:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801734a:	4952      	ldr	r1, [pc, #328]	; (8017494 <etharp_query+0x278>)
 801734c:	4613      	mov	r3, r2
 801734e:	005b      	lsls	r3, r3, #1
 8017350:	4413      	add	r3, r2
 8017352:	00db      	lsls	r3, r3, #3
 8017354:	440b      	add	r3, r1
 8017356:	3314      	adds	r3, #20
 8017358:	781b      	ldrb	r3, [r3, #0]
 801735a:	2b01      	cmp	r3, #1
 801735c:	d919      	bls.n	8017392 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 801735e:	7cfa      	ldrb	r2, [r7, #19]
 8017360:	4b51      	ldr	r3, [pc, #324]	; (80174a8 <etharp_query+0x28c>)
 8017362:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017364:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017368:	4613      	mov	r3, r2
 801736a:	005b      	lsls	r3, r3, #1
 801736c:	4413      	add	r3, r2
 801736e:	00db      	lsls	r3, r3, #3
 8017370:	3308      	adds	r3, #8
 8017372:	4a48      	ldr	r2, [pc, #288]	; (8017494 <etharp_query+0x278>)
 8017374:	4413      	add	r3, r2
 8017376:	1d1a      	adds	r2, r3, #4
 8017378:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801737c:	9300      	str	r3, [sp, #0]
 801737e:	4613      	mov	r3, r2
 8017380:	697a      	ldr	r2, [r7, #20]
 8017382:	6879      	ldr	r1, [r7, #4]
 8017384:	68f8      	ldr	r0, [r7, #12]
 8017386:	f001 fbfd 	bl	8018b84 <ethernet_output>
 801738a:	4603      	mov	r3, r0
 801738c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017390:	e079      	b.n	8017486 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017392:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017396:	493f      	ldr	r1, [pc, #252]	; (8017494 <etharp_query+0x278>)
 8017398:	4613      	mov	r3, r2
 801739a:	005b      	lsls	r3, r3, #1
 801739c:	4413      	add	r3, r2
 801739e:	00db      	lsls	r3, r3, #3
 80173a0:	440b      	add	r3, r1
 80173a2:	3314      	adds	r3, #20
 80173a4:	781b      	ldrb	r3, [r3, #0]
 80173a6:	2b01      	cmp	r3, #1
 80173a8:	d16d      	bne.n	8017486 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80173aa:	2300      	movs	r3, #0
 80173ac:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	61fb      	str	r3, [r7, #28]
    while (p) {
 80173b2:	e01a      	b.n	80173ea <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80173b4:	69fb      	ldr	r3, [r7, #28]
 80173b6:	895a      	ldrh	r2, [r3, #10]
 80173b8:	69fb      	ldr	r3, [r7, #28]
 80173ba:	891b      	ldrh	r3, [r3, #8]
 80173bc:	429a      	cmp	r2, r3
 80173be:	d10a      	bne.n	80173d6 <etharp_query+0x1ba>
 80173c0:	69fb      	ldr	r3, [r7, #28]
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	2b00      	cmp	r3, #0
 80173c6:	d006      	beq.n	80173d6 <etharp_query+0x1ba>
 80173c8:	4b33      	ldr	r3, [pc, #204]	; (8017498 <etharp_query+0x27c>)
 80173ca:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80173ce:	4937      	ldr	r1, [pc, #220]	; (80174ac <etharp_query+0x290>)
 80173d0:	4833      	ldr	r0, [pc, #204]	; (80174a0 <etharp_query+0x284>)
 80173d2:	f001 fe5d 	bl	8019090 <iprintf>
      if (p->type != PBUF_ROM) {
 80173d6:	69fb      	ldr	r3, [r7, #28]
 80173d8:	7b1b      	ldrb	r3, [r3, #12]
 80173da:	2b01      	cmp	r3, #1
 80173dc:	d002      	beq.n	80173e4 <etharp_query+0x1c8>
        copy_needed = 1;
 80173de:	2301      	movs	r3, #1
 80173e0:	61bb      	str	r3, [r7, #24]
        break;
 80173e2:	e005      	b.n	80173f0 <etharp_query+0x1d4>
      }
      p = p->next;
 80173e4:	69fb      	ldr	r3, [r7, #28]
 80173e6:	681b      	ldr	r3, [r3, #0]
 80173e8:	61fb      	str	r3, [r7, #28]
    while (p) {
 80173ea:	69fb      	ldr	r3, [r7, #28]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d1e1      	bne.n	80173b4 <etharp_query+0x198>
    }
    if (copy_needed) {
 80173f0:	69bb      	ldr	r3, [r7, #24]
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d017      	beq.n	8017426 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 80173f6:	69fb      	ldr	r3, [r7, #28]
 80173f8:	891b      	ldrh	r3, [r3, #8]
 80173fa:	2200      	movs	r2, #0
 80173fc:	4619      	mov	r1, r3
 80173fe:	2002      	movs	r0, #2
 8017400:	f7f8 fdf8 	bl	800fff4 <pbuf_alloc>
 8017404:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8017406:	69fb      	ldr	r3, [r7, #28]
 8017408:	2b00      	cmp	r3, #0
 801740a:	d011      	beq.n	8017430 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 801740c:	6879      	ldr	r1, [r7, #4]
 801740e:	69f8      	ldr	r0, [r7, #28]
 8017410:	f7f9 fa92 	bl	8010938 <pbuf_copy>
 8017414:	4603      	mov	r3, r0
 8017416:	2b00      	cmp	r3, #0
 8017418:	d00a      	beq.n	8017430 <etharp_query+0x214>
          pbuf_free(p);
 801741a:	69f8      	ldr	r0, [r7, #28]
 801741c:	f7f9 f95c 	bl	80106d8 <pbuf_free>
          p = NULL;
 8017420:	2300      	movs	r3, #0
 8017422:	61fb      	str	r3, [r7, #28]
 8017424:	e004      	b.n	8017430 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801742a:	69f8      	ldr	r0, [r7, #28]
 801742c:	f7f9 fa06 	bl	801083c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017430:	69fb      	ldr	r3, [r7, #28]
 8017432:	2b00      	cmp	r3, #0
 8017434:	d024      	beq.n	8017480 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017436:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801743a:	4916      	ldr	r1, [pc, #88]	; (8017494 <etharp_query+0x278>)
 801743c:	4613      	mov	r3, r2
 801743e:	005b      	lsls	r3, r3, #1
 8017440:	4413      	add	r3, r2
 8017442:	00db      	lsls	r3, r3, #3
 8017444:	440b      	add	r3, r1
 8017446:	681b      	ldr	r3, [r3, #0]
 8017448:	2b00      	cmp	r3, #0
 801744a:	d00b      	beq.n	8017464 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 801744c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017450:	4910      	ldr	r1, [pc, #64]	; (8017494 <etharp_query+0x278>)
 8017452:	4613      	mov	r3, r2
 8017454:	005b      	lsls	r3, r3, #1
 8017456:	4413      	add	r3, r2
 8017458:	00db      	lsls	r3, r3, #3
 801745a:	440b      	add	r3, r1
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	4618      	mov	r0, r3
 8017460:	f7f9 f93a 	bl	80106d8 <pbuf_free>
      }
      arp_table[i].q = p;
 8017464:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017468:	490a      	ldr	r1, [pc, #40]	; (8017494 <etharp_query+0x278>)
 801746a:	4613      	mov	r3, r2
 801746c:	005b      	lsls	r3, r3, #1
 801746e:	4413      	add	r3, r2
 8017470:	00db      	lsls	r3, r3, #3
 8017472:	440b      	add	r3, r1
 8017474:	69fa      	ldr	r2, [r7, #28]
 8017476:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8017478:	2300      	movs	r3, #0
 801747a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801747e:	e002      	b.n	8017486 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8017480:	23ff      	movs	r3, #255	; 0xff
 8017482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8017486:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801748a:	4618      	mov	r0, r3
 801748c:	3728      	adds	r7, #40	; 0x28
 801748e:	46bd      	mov	sp, r7
 8017490:	bd80      	pop	{r7, pc}
 8017492:	bf00      	nop
 8017494:	2000c844 	.word	0x2000c844
 8017498:	0801c138 	.word	0x0801c138
 801749c:	0801c308 	.word	0x0801c308
 80174a0:	0801c1d4 	.word	0x0801c1d4
 80174a4:	0801c2fc 	.word	0x0801c2fc
 80174a8:	2000c934 	.word	0x2000c934
 80174ac:	0801c330 	.word	0x0801c330

080174b0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80174b0:	b580      	push	{r7, lr}
 80174b2:	b08a      	sub	sp, #40	; 0x28
 80174b4:	af02      	add	r7, sp, #8
 80174b6:	60f8      	str	r0, [r7, #12]
 80174b8:	60b9      	str	r1, [r7, #8]
 80174ba:	607a      	str	r2, [r7, #4]
 80174bc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80174be:	2300      	movs	r3, #0
 80174c0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80174c2:	68fb      	ldr	r3, [r7, #12]
 80174c4:	2b00      	cmp	r3, #0
 80174c6:	d106      	bne.n	80174d6 <etharp_raw+0x26>
 80174c8:	4b3a      	ldr	r3, [pc, #232]	; (80175b4 <etharp_raw+0x104>)
 80174ca:	f44f 628b 	mov.w	r2, #1112	; 0x458
 80174ce:	493a      	ldr	r1, [pc, #232]	; (80175b8 <etharp_raw+0x108>)
 80174d0:	483a      	ldr	r0, [pc, #232]	; (80175bc <etharp_raw+0x10c>)
 80174d2:	f001 fddd 	bl	8019090 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80174d6:	2200      	movs	r2, #0
 80174d8:	211c      	movs	r1, #28
 80174da:	2002      	movs	r0, #2
 80174dc:	f7f8 fd8a 	bl	800fff4 <pbuf_alloc>
 80174e0:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80174e2:	69bb      	ldr	r3, [r7, #24]
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	d102      	bne.n	80174ee <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80174e8:	f04f 33ff 	mov.w	r3, #4294967295
 80174ec:	e05d      	b.n	80175aa <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80174ee:	69bb      	ldr	r3, [r7, #24]
 80174f0:	895b      	ldrh	r3, [r3, #10]
 80174f2:	2b1b      	cmp	r3, #27
 80174f4:	d806      	bhi.n	8017504 <etharp_raw+0x54>
 80174f6:	4b2f      	ldr	r3, [pc, #188]	; (80175b4 <etharp_raw+0x104>)
 80174f8:	f240 4264 	movw	r2, #1124	; 0x464
 80174fc:	4930      	ldr	r1, [pc, #192]	; (80175c0 <etharp_raw+0x110>)
 80174fe:	482f      	ldr	r0, [pc, #188]	; (80175bc <etharp_raw+0x10c>)
 8017500:	f001 fdc6 	bl	8019090 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017504:	69bb      	ldr	r3, [r7, #24]
 8017506:	685b      	ldr	r3, [r3, #4]
 8017508:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801750a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801750c:	4618      	mov	r0, r3
 801750e:	f7f7 fec9 	bl	800f2a4 <lwip_htons>
 8017512:	4603      	mov	r3, r0
 8017514:	461a      	mov	r2, r3
 8017516:	697b      	ldr	r3, [r7, #20]
 8017518:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801751a:	68fb      	ldr	r3, [r7, #12]
 801751c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017520:	2b06      	cmp	r3, #6
 8017522:	d006      	beq.n	8017532 <etharp_raw+0x82>
 8017524:	4b23      	ldr	r3, [pc, #140]	; (80175b4 <etharp_raw+0x104>)
 8017526:	f240 426b 	movw	r2, #1131	; 0x46b
 801752a:	4926      	ldr	r1, [pc, #152]	; (80175c4 <etharp_raw+0x114>)
 801752c:	4823      	ldr	r0, [pc, #140]	; (80175bc <etharp_raw+0x10c>)
 801752e:	f001 fdaf 	bl	8019090 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8017532:	697b      	ldr	r3, [r7, #20]
 8017534:	3308      	adds	r3, #8
 8017536:	2206      	movs	r2, #6
 8017538:	6839      	ldr	r1, [r7, #0]
 801753a:	4618      	mov	r0, r3
 801753c:	f001 fd95 	bl	801906a <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8017540:	697b      	ldr	r3, [r7, #20]
 8017542:	3312      	adds	r3, #18
 8017544:	2206      	movs	r2, #6
 8017546:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017548:	4618      	mov	r0, r3
 801754a:	f001 fd8e 	bl	801906a <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801754e:	697b      	ldr	r3, [r7, #20]
 8017550:	330e      	adds	r3, #14
 8017552:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017554:	6812      	ldr	r2, [r2, #0]
 8017556:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8017558:	697b      	ldr	r3, [r7, #20]
 801755a:	3318      	adds	r3, #24
 801755c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801755e:	6812      	ldr	r2, [r2, #0]
 8017560:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8017562:	697b      	ldr	r3, [r7, #20]
 8017564:	2200      	movs	r2, #0
 8017566:	701a      	strb	r2, [r3, #0]
 8017568:	2200      	movs	r2, #0
 801756a:	f042 0201 	orr.w	r2, r2, #1
 801756e:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8017570:	697b      	ldr	r3, [r7, #20]
 8017572:	2200      	movs	r2, #0
 8017574:	f042 0208 	orr.w	r2, r2, #8
 8017578:	709a      	strb	r2, [r3, #2]
 801757a:	2200      	movs	r2, #0
 801757c:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801757e:	697b      	ldr	r3, [r7, #20]
 8017580:	2206      	movs	r2, #6
 8017582:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8017584:	697b      	ldr	r3, [r7, #20]
 8017586:	2204      	movs	r2, #4
 8017588:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801758a:	f640 0306 	movw	r3, #2054	; 0x806
 801758e:	9300      	str	r3, [sp, #0]
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	68ba      	ldr	r2, [r7, #8]
 8017594:	69b9      	ldr	r1, [r7, #24]
 8017596:	68f8      	ldr	r0, [r7, #12]
 8017598:	f001 faf4 	bl	8018b84 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801759c:	69b8      	ldr	r0, [r7, #24]
 801759e:	f7f9 f89b 	bl	80106d8 <pbuf_free>
  p = NULL;
 80175a2:	2300      	movs	r3, #0
 80175a4:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80175a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80175aa:	4618      	mov	r0, r3
 80175ac:	3720      	adds	r7, #32
 80175ae:	46bd      	mov	sp, r7
 80175b0:	bd80      	pop	{r7, pc}
 80175b2:	bf00      	nop
 80175b4:	0801c138 	.word	0x0801c138
 80175b8:	0801c2ac 	.word	0x0801c2ac
 80175bc:	0801c1d4 	.word	0x0801c1d4
 80175c0:	0801c34c 	.word	0x0801c34c
 80175c4:	0801c380 	.word	0x0801c380

080175c8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 80175c8:	b580      	push	{r7, lr}
 80175ca:	b088      	sub	sp, #32
 80175cc:	af04      	add	r7, sp, #16
 80175ce:	60f8      	str	r0, [r7, #12]
 80175d0:	60b9      	str	r1, [r7, #8]
 80175d2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80175d4:	68fb      	ldr	r3, [r7, #12]
 80175d6:	f103 0125 	add.w	r1, r3, #37	; 0x25
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80175da:	68fb      	ldr	r3, [r7, #12]
 80175dc:	f103 0025 	add.w	r0, r3, #37	; 0x25
 80175e0:	68fb      	ldr	r3, [r7, #12]
 80175e2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80175e4:	2201      	movs	r2, #1
 80175e6:	9203      	str	r2, [sp, #12]
 80175e8:	68ba      	ldr	r2, [r7, #8]
 80175ea:	9202      	str	r2, [sp, #8]
 80175ec:	4a06      	ldr	r2, [pc, #24]	; (8017608 <etharp_request_dst+0x40>)
 80175ee:	9201      	str	r2, [sp, #4]
 80175f0:	9300      	str	r3, [sp, #0]
 80175f2:	4603      	mov	r3, r0
 80175f4:	687a      	ldr	r2, [r7, #4]
 80175f6:	68f8      	ldr	r0, [r7, #12]
 80175f8:	f7ff ff5a 	bl	80174b0 <etharp_raw>
 80175fc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80175fe:	4618      	mov	r0, r3
 8017600:	3710      	adds	r7, #16
 8017602:	46bd      	mov	sp, r7
 8017604:	bd80      	pop	{r7, pc}
 8017606:	bf00      	nop
 8017608:	0801c994 	.word	0x0801c994

0801760c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801760c:	b580      	push	{r7, lr}
 801760e:	b082      	sub	sp, #8
 8017610:	af00      	add	r7, sp, #0
 8017612:	6078      	str	r0, [r7, #4]
 8017614:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8017616:	4a05      	ldr	r2, [pc, #20]	; (801762c <etharp_request+0x20>)
 8017618:	6839      	ldr	r1, [r7, #0]
 801761a:	6878      	ldr	r0, [r7, #4]
 801761c:	f7ff ffd4 	bl	80175c8 <etharp_request_dst>
 8017620:	4603      	mov	r3, r0
}
 8017622:	4618      	mov	r0, r3
 8017624:	3708      	adds	r7, #8
 8017626:	46bd      	mov	sp, r7
 8017628:	bd80      	pop	{r7, pc}
 801762a:	bf00      	nop
 801762c:	0801c98c 	.word	0x0801c98c

08017630 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8017630:	b580      	push	{r7, lr}
 8017632:	b08e      	sub	sp, #56	; 0x38
 8017634:	af04      	add	r7, sp, #16
 8017636:	6078      	str	r0, [r7, #4]
 8017638:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801763a:	4b7a      	ldr	r3, [pc, #488]	; (8017824 <icmp_input+0x1f4>)
 801763c:	689b      	ldr	r3, [r3, #8]
 801763e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8017640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017642:	781b      	ldrb	r3, [r3, #0]
 8017644:	b29b      	uxth	r3, r3
 8017646:	f003 030f 	and.w	r3, r3, #15
 801764a:	b29b      	uxth	r3, r3
 801764c:	009b      	lsls	r3, r3, #2
 801764e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8017650:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017652:	2b13      	cmp	r3, #19
 8017654:	f240 80d1 	bls.w	80177fa <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	895b      	ldrh	r3, [r3, #10]
 801765c:	2b03      	cmp	r3, #3
 801765e:	f240 80ce 	bls.w	80177fe <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8017662:	687b      	ldr	r3, [r7, #4]
 8017664:	685b      	ldr	r3, [r3, #4]
 8017666:	781b      	ldrb	r3, [r3, #0]
 8017668:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 801766c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8017670:	2b00      	cmp	r3, #0
 8017672:	f000 80bb 	beq.w	80177ec <icmp_input+0x1bc>
 8017676:	2b08      	cmp	r3, #8
 8017678:	f040 80bb 	bne.w	80177f2 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 801767c:	4b6a      	ldr	r3, [pc, #424]	; (8017828 <icmp_input+0x1f8>)
 801767e:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017680:	4b68      	ldr	r3, [pc, #416]	; (8017824 <icmp_input+0x1f4>)
 8017682:	695b      	ldr	r3, [r3, #20]
 8017684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017688:	2be0      	cmp	r3, #224	; 0xe0
 801768a:	f000 80bf 	beq.w	801780c <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801768e:	4b65      	ldr	r3, [pc, #404]	; (8017824 <icmp_input+0x1f4>)
 8017690:	695a      	ldr	r2, [r3, #20]
 8017692:	4b64      	ldr	r3, [pc, #400]	; (8017824 <icmp_input+0x1f4>)
 8017694:	681b      	ldr	r3, [r3, #0]
 8017696:	4619      	mov	r1, r3
 8017698:	4610      	mov	r0, r2
 801769a:	f000 fbd1 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 801769e:	4603      	mov	r3, r0
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	f040 80b5 	bne.w	8017810 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80176a6:	687b      	ldr	r3, [r7, #4]
 80176a8:	891b      	ldrh	r3, [r3, #8]
 80176aa:	2b07      	cmp	r3, #7
 80176ac:	f240 80a9 	bls.w	8017802 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80176b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80176b2:	330e      	adds	r3, #14
 80176b4:	b29b      	uxth	r3, r3
 80176b6:	b21b      	sxth	r3, r3
 80176b8:	4619      	mov	r1, r3
 80176ba:	6878      	ldr	r0, [r7, #4]
 80176bc:	f7f8 ffe8 	bl	8010690 <pbuf_header>
 80176c0:	4603      	mov	r3, r0
 80176c2:	2b00      	cmp	r3, #0
 80176c4:	d046      	beq.n	8017754 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 80176c6:	687b      	ldr	r3, [r7, #4]
 80176c8:	891a      	ldrh	r2, [r3, #8]
 80176ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80176cc:	4413      	add	r3, r2
 80176ce:	b29b      	uxth	r3, r3
 80176d0:	2200      	movs	r2, #0
 80176d2:	4619      	mov	r1, r3
 80176d4:	2002      	movs	r0, #2
 80176d6:	f7f8 fc8d 	bl	800fff4 <pbuf_alloc>
 80176da:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 80176dc:	69bb      	ldr	r3, [r7, #24]
 80176de:	2b00      	cmp	r3, #0
 80176e0:	f000 8098 	beq.w	8017814 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80176e4:	69bb      	ldr	r3, [r7, #24]
 80176e6:	895b      	ldrh	r3, [r3, #10]
 80176e8:	461a      	mov	r2, r3
 80176ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80176ec:	3308      	adds	r3, #8
 80176ee:	429a      	cmp	r2, r3
 80176f0:	d203      	bcs.n	80176fa <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 80176f2:	69b8      	ldr	r0, [r7, #24]
 80176f4:	f7f8 fff0 	bl	80106d8 <pbuf_free>
        goto icmperr;
 80176f8:	e08d      	b.n	8017816 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 80176fa:	69bb      	ldr	r3, [r7, #24]
 80176fc:	685b      	ldr	r3, [r3, #4]
 80176fe:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017700:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017702:	4618      	mov	r0, r3
 8017704:	f001 fcb1 	bl	801906a <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8017708:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801770a:	425b      	negs	r3, r3
 801770c:	b29b      	uxth	r3, r3
 801770e:	b21b      	sxth	r3, r3
 8017710:	4619      	mov	r1, r3
 8017712:	69b8      	ldr	r0, [r7, #24]
 8017714:	f7f8 ffbc 	bl	8010690 <pbuf_header>
 8017718:	4603      	mov	r3, r0
 801771a:	2b00      	cmp	r3, #0
 801771c:	d009      	beq.n	8017732 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801771e:	4b43      	ldr	r3, [pc, #268]	; (801782c <icmp_input+0x1fc>)
 8017720:	22af      	movs	r2, #175	; 0xaf
 8017722:	4943      	ldr	r1, [pc, #268]	; (8017830 <icmp_input+0x200>)
 8017724:	4843      	ldr	r0, [pc, #268]	; (8017834 <icmp_input+0x204>)
 8017726:	f001 fcb3 	bl	8019090 <iprintf>
        pbuf_free(r);
 801772a:	69b8      	ldr	r0, [r7, #24]
 801772c:	f7f8 ffd4 	bl	80106d8 <pbuf_free>
        goto icmperr;
 8017730:	e071      	b.n	8017816 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 8017732:	6879      	ldr	r1, [r7, #4]
 8017734:	69b8      	ldr	r0, [r7, #24]
 8017736:	f7f9 f8ff 	bl	8010938 <pbuf_copy>
 801773a:	4603      	mov	r3, r0
 801773c:	2b00      	cmp	r3, #0
 801773e:	d003      	beq.n	8017748 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8017740:	69b8      	ldr	r0, [r7, #24]
 8017742:	f7f8 ffc9 	bl	80106d8 <pbuf_free>
        goto icmperr;
 8017746:	e066      	b.n	8017816 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8017748:	6878      	ldr	r0, [r7, #4]
 801774a:	f7f8 ffc5 	bl	80106d8 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801774e:	69bb      	ldr	r3, [r7, #24]
 8017750:	607b      	str	r3, [r7, #4]
 8017752:	e015      	b.n	8017780 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8017754:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017756:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 801775a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801775e:	33f2      	adds	r3, #242	; 0xf2
 8017760:	b29b      	uxth	r3, r3
 8017762:	b21b      	sxth	r3, r3
 8017764:	4619      	mov	r1, r3
 8017766:	6878      	ldr	r0, [r7, #4]
 8017768:	f7f8 ff92 	bl	8010690 <pbuf_header>
 801776c:	4603      	mov	r3, r0
 801776e:	2b00      	cmp	r3, #0
 8017770:	d006      	beq.n	8017780 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8017772:	4b2e      	ldr	r3, [pc, #184]	; (801782c <icmp_input+0x1fc>)
 8017774:	22c0      	movs	r2, #192	; 0xc0
 8017776:	4930      	ldr	r1, [pc, #192]	; (8017838 <icmp_input+0x208>)
 8017778:	482e      	ldr	r0, [pc, #184]	; (8017834 <icmp_input+0x204>)
 801777a:	f001 fc89 	bl	8019090 <iprintf>
        goto icmperr;
 801777e:	e04a      	b.n	8017816 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	685b      	ldr	r3, [r3, #4]
 8017784:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8017786:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801778a:	4619      	mov	r1, r3
 801778c:	6878      	ldr	r0, [r7, #4]
 801778e:	f7f8 ff7f 	bl	8010690 <pbuf_header>
 8017792:	4603      	mov	r3, r0
 8017794:	2b00      	cmp	r3, #0
 8017796:	d12b      	bne.n	80177f0 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8017798:	687b      	ldr	r3, [r7, #4]
 801779a:	685b      	ldr	r3, [r3, #4]
 801779c:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801779e:	69fb      	ldr	r3, [r7, #28]
 80177a0:	681a      	ldr	r2, [r3, #0]
 80177a2:	693b      	ldr	r3, [r7, #16]
 80177a4:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80177a6:	4b1f      	ldr	r3, [pc, #124]	; (8017824 <icmp_input+0x1f4>)
 80177a8:	691a      	ldr	r2, [r3, #16]
 80177aa:	693b      	ldr	r3, [r7, #16]
 80177ac:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 80177ae:	697b      	ldr	r3, [r7, #20]
 80177b0:	2200      	movs	r2, #0
 80177b2:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 80177b4:	697b      	ldr	r3, [r7, #20]
 80177b6:	2200      	movs	r2, #0
 80177b8:	709a      	strb	r2, [r3, #2]
 80177ba:	2200      	movs	r2, #0
 80177bc:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 80177be:	693b      	ldr	r3, [r7, #16]
 80177c0:	22ff      	movs	r2, #255	; 0xff
 80177c2:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 80177c4:	693b      	ldr	r3, [r7, #16]
 80177c6:	2200      	movs	r2, #0
 80177c8:	729a      	strb	r2, [r3, #10]
 80177ca:	2200      	movs	r2, #0
 80177cc:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80177ce:	683b      	ldr	r3, [r7, #0]
 80177d0:	9302      	str	r3, [sp, #8]
 80177d2:	2301      	movs	r3, #1
 80177d4:	9301      	str	r3, [sp, #4]
 80177d6:	2300      	movs	r3, #0
 80177d8:	9300      	str	r3, [sp, #0]
 80177da:	23ff      	movs	r3, #255	; 0xff
 80177dc:	2200      	movs	r2, #0
 80177de:	69f9      	ldr	r1, [r7, #28]
 80177e0:	6878      	ldr	r0, [r7, #4]
 80177e2:	f000 fa5b 	bl	8017c9c <ip4_output_if>
 80177e6:	4603      	mov	r3, r0
 80177e8:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 80177ea:	e001      	b.n	80177f0 <icmp_input+0x1c0>
    break;
 80177ec:	bf00      	nop
 80177ee:	e000      	b.n	80177f2 <icmp_input+0x1c2>
    break;
 80177f0:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80177f2:	6878      	ldr	r0, [r7, #4]
 80177f4:	f7f8 ff70 	bl	80106d8 <pbuf_free>
  return;
 80177f8:	e011      	b.n	801781e <icmp_input+0x1ee>
    goto lenerr;
 80177fa:	bf00      	nop
 80177fc:	e002      	b.n	8017804 <icmp_input+0x1d4>
    goto lenerr;
 80177fe:	bf00      	nop
 8017800:	e000      	b.n	8017804 <icmp_input+0x1d4>
      goto lenerr;
 8017802:	bf00      	nop
lenerr:
  pbuf_free(p);
 8017804:	6878      	ldr	r0, [r7, #4]
 8017806:	f7f8 ff67 	bl	80106d8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801780a:	e008      	b.n	801781e <icmp_input+0x1ee>
      goto icmperr;
 801780c:	bf00      	nop
 801780e:	e002      	b.n	8017816 <icmp_input+0x1e6>
      goto icmperr;
 8017810:	bf00      	nop
 8017812:	e000      	b.n	8017816 <icmp_input+0x1e6>
        goto icmperr;
 8017814:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8017816:	6878      	ldr	r0, [r7, #4]
 8017818:	f7f8 ff5e 	bl	80106d8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801781c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801781e:	3728      	adds	r7, #40	; 0x28
 8017820:	46bd      	mov	sp, r7
 8017822:	bd80      	pop	{r7, pc}
 8017824:	2000d044 	.word	0x2000d044
 8017828:	2000d058 	.word	0x2000d058
 801782c:	0801c3c4 	.word	0x0801c3c4
 8017830:	0801c41c 	.word	0x0801c41c
 8017834:	0801c454 	.word	0x0801c454
 8017838:	0801c47c 	.word	0x0801c47c

0801783c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801783c:	b580      	push	{r7, lr}
 801783e:	b082      	sub	sp, #8
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
 8017844:	460b      	mov	r3, r1
 8017846:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8017848:	78fb      	ldrb	r3, [r7, #3]
 801784a:	461a      	mov	r2, r3
 801784c:	2103      	movs	r1, #3
 801784e:	6878      	ldr	r0, [r7, #4]
 8017850:	f000 f814 	bl	801787c <icmp_send_response>
}
 8017854:	bf00      	nop
 8017856:	3708      	adds	r7, #8
 8017858:	46bd      	mov	sp, r7
 801785a:	bd80      	pop	{r7, pc}

0801785c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801785c:	b580      	push	{r7, lr}
 801785e:	b082      	sub	sp, #8
 8017860:	af00      	add	r7, sp, #0
 8017862:	6078      	str	r0, [r7, #4]
 8017864:	460b      	mov	r3, r1
 8017866:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8017868:	78fb      	ldrb	r3, [r7, #3]
 801786a:	461a      	mov	r2, r3
 801786c:	210b      	movs	r1, #11
 801786e:	6878      	ldr	r0, [r7, #4]
 8017870:	f000 f804 	bl	801787c <icmp_send_response>
}
 8017874:	bf00      	nop
 8017876:	3708      	adds	r7, #8
 8017878:	46bd      	mov	sp, r7
 801787a:	bd80      	pop	{r7, pc}

0801787c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801787c:	b580      	push	{r7, lr}
 801787e:	b08c      	sub	sp, #48	; 0x30
 8017880:	af04      	add	r7, sp, #16
 8017882:	6078      	str	r0, [r7, #4]
 8017884:	460b      	mov	r3, r1
 8017886:	70fb      	strb	r3, [r7, #3]
 8017888:	4613      	mov	r3, r2
 801788a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801788c:	2200      	movs	r2, #0
 801788e:	2124      	movs	r1, #36	; 0x24
 8017890:	2001      	movs	r0, #1
 8017892:	f7f8 fbaf 	bl	800fff4 <pbuf_alloc>
 8017896:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8017898:	69fb      	ldr	r3, [r7, #28]
 801789a:	2b00      	cmp	r3, #0
 801789c:	d04c      	beq.n	8017938 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801789e:	69fb      	ldr	r3, [r7, #28]
 80178a0:	895b      	ldrh	r3, [r3, #10]
 80178a2:	2b23      	cmp	r3, #35	; 0x23
 80178a4:	d806      	bhi.n	80178b4 <icmp_send_response+0x38>
 80178a6:	4b26      	ldr	r3, [pc, #152]	; (8017940 <icmp_send_response+0xc4>)
 80178a8:	f44f 72b1 	mov.w	r2, #354	; 0x162
 80178ac:	4925      	ldr	r1, [pc, #148]	; (8017944 <icmp_send_response+0xc8>)
 80178ae:	4826      	ldr	r0, [pc, #152]	; (8017948 <icmp_send_response+0xcc>)
 80178b0:	f001 fbee 	bl	8019090 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	685b      	ldr	r3, [r3, #4]
 80178b8:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80178ba:	69fb      	ldr	r3, [r7, #28]
 80178bc:	685b      	ldr	r3, [r3, #4]
 80178be:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80178c0:	697b      	ldr	r3, [r7, #20]
 80178c2:	78fa      	ldrb	r2, [r7, #3]
 80178c4:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80178c6:	697b      	ldr	r3, [r7, #20]
 80178c8:	78ba      	ldrb	r2, [r7, #2]
 80178ca:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80178cc:	697b      	ldr	r3, [r7, #20]
 80178ce:	2200      	movs	r2, #0
 80178d0:	711a      	strb	r2, [r3, #4]
 80178d2:	2200      	movs	r2, #0
 80178d4:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80178d6:	697b      	ldr	r3, [r7, #20]
 80178d8:	2200      	movs	r2, #0
 80178da:	719a      	strb	r2, [r3, #6]
 80178dc:	2200      	movs	r2, #0
 80178de:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80178e0:	69fb      	ldr	r3, [r7, #28]
 80178e2:	685b      	ldr	r3, [r3, #4]
 80178e4:	f103 0008 	add.w	r0, r3, #8
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	685b      	ldr	r3, [r3, #4]
 80178ec:	221c      	movs	r2, #28
 80178ee:	4619      	mov	r1, r3
 80178f0:	f001 fbbb 	bl	801906a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80178f4:	69bb      	ldr	r3, [r7, #24]
 80178f6:	68db      	ldr	r3, [r3, #12]
 80178f8:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 80178fa:	f107 030c 	add.w	r3, r7, #12
 80178fe:	4618      	mov	r0, r3
 8017900:	f000 f824 	bl	801794c <ip4_route>
 8017904:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8017906:	693b      	ldr	r3, [r7, #16]
 8017908:	2b00      	cmp	r3, #0
 801790a:	d011      	beq.n	8017930 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801790c:	697b      	ldr	r3, [r7, #20]
 801790e:	2200      	movs	r2, #0
 8017910:	709a      	strb	r2, [r3, #2]
 8017912:	2200      	movs	r2, #0
 8017914:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8017916:	f107 020c 	add.w	r2, r7, #12
 801791a:	693b      	ldr	r3, [r7, #16]
 801791c:	9302      	str	r3, [sp, #8]
 801791e:	2301      	movs	r3, #1
 8017920:	9301      	str	r3, [sp, #4]
 8017922:	2300      	movs	r3, #0
 8017924:	9300      	str	r3, [sp, #0]
 8017926:	23ff      	movs	r3, #255	; 0xff
 8017928:	2100      	movs	r1, #0
 801792a:	69f8      	ldr	r0, [r7, #28]
 801792c:	f000 f9b6 	bl	8017c9c <ip4_output_if>
  }
  pbuf_free(q);
 8017930:	69f8      	ldr	r0, [r7, #28]
 8017932:	f7f8 fed1 	bl	80106d8 <pbuf_free>
 8017936:	e000      	b.n	801793a <icmp_send_response+0xbe>
    return;
 8017938:	bf00      	nop
}
 801793a:	3720      	adds	r7, #32
 801793c:	46bd      	mov	sp, r7
 801793e:	bd80      	pop	{r7, pc}
 8017940:	0801c3c4 	.word	0x0801c3c4
 8017944:	0801c4b0 	.word	0x0801c4b0
 8017948:	0801c454 	.word	0x0801c454

0801794c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801794c:	b480      	push	{r7}
 801794e:	b085      	sub	sp, #20
 8017950:	af00      	add	r7, sp, #0
 8017952:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8017954:	4b30      	ldr	r3, [pc, #192]	; (8017a18 <ip4_route+0xcc>)
 8017956:	681b      	ldr	r3, [r3, #0]
 8017958:	60fb      	str	r3, [r7, #12]
 801795a:	e036      	b.n	80179ca <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801795c:	68fb      	ldr	r3, [r7, #12]
 801795e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017962:	f003 0301 	and.w	r3, r3, #1
 8017966:	b2db      	uxtb	r3, r3
 8017968:	2b00      	cmp	r3, #0
 801796a:	d02b      	beq.n	80179c4 <ip4_route+0x78>
 801796c:	68fb      	ldr	r3, [r7, #12]
 801796e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017972:	089b      	lsrs	r3, r3, #2
 8017974:	f003 0301 	and.w	r3, r3, #1
 8017978:	b2db      	uxtb	r3, r3
 801797a:	2b00      	cmp	r3, #0
 801797c:	d022      	beq.n	80179c4 <ip4_route+0x78>
 801797e:	68fb      	ldr	r3, [r7, #12]
 8017980:	3304      	adds	r3, #4
 8017982:	681b      	ldr	r3, [r3, #0]
 8017984:	2b00      	cmp	r3, #0
 8017986:	d01d      	beq.n	80179c4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8017988:	687b      	ldr	r3, [r7, #4]
 801798a:	681a      	ldr	r2, [r3, #0]
 801798c:	68fb      	ldr	r3, [r7, #12]
 801798e:	3304      	adds	r3, #4
 8017990:	681b      	ldr	r3, [r3, #0]
 8017992:	405a      	eors	r2, r3
 8017994:	68fb      	ldr	r3, [r7, #12]
 8017996:	3308      	adds	r3, #8
 8017998:	681b      	ldr	r3, [r3, #0]
 801799a:	4013      	ands	r3, r2
 801799c:	2b00      	cmp	r3, #0
 801799e:	d101      	bne.n	80179a4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80179a0:	68fb      	ldr	r3, [r7, #12]
 80179a2:	e033      	b.n	8017a0c <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80179a4:	68fb      	ldr	r3, [r7, #12]
 80179a6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80179aa:	f003 0302 	and.w	r3, r3, #2
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d108      	bne.n	80179c4 <ip4_route+0x78>
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	681a      	ldr	r2, [r3, #0]
 80179b6:	68fb      	ldr	r3, [r7, #12]
 80179b8:	330c      	adds	r3, #12
 80179ba:	681b      	ldr	r3, [r3, #0]
 80179bc:	429a      	cmp	r2, r3
 80179be:	d101      	bne.n	80179c4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80179c0:	68fb      	ldr	r3, [r7, #12]
 80179c2:	e023      	b.n	8017a0c <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	681b      	ldr	r3, [r3, #0]
 80179c8:	60fb      	str	r3, [r7, #12]
 80179ca:	68fb      	ldr	r3, [r7, #12]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d1c5      	bne.n	801795c <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80179d0:	4b12      	ldr	r3, [pc, #72]	; (8017a1c <ip4_route+0xd0>)
 80179d2:	681b      	ldr	r3, [r3, #0]
 80179d4:	2b00      	cmp	r3, #0
 80179d6:	d015      	beq.n	8017a04 <ip4_route+0xb8>
 80179d8:	4b10      	ldr	r3, [pc, #64]	; (8017a1c <ip4_route+0xd0>)
 80179da:	681b      	ldr	r3, [r3, #0]
 80179dc:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80179e0:	f003 0301 	and.w	r3, r3, #1
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	d00d      	beq.n	8017a04 <ip4_route+0xb8>
 80179e8:	4b0c      	ldr	r3, [pc, #48]	; (8017a1c <ip4_route+0xd0>)
 80179ea:	681b      	ldr	r3, [r3, #0]
 80179ec:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80179f0:	f003 0304 	and.w	r3, r3, #4
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d005      	beq.n	8017a04 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 80179f8:	4b08      	ldr	r3, [pc, #32]	; (8017a1c <ip4_route+0xd0>)
 80179fa:	681b      	ldr	r3, [r3, #0]
 80179fc:	3304      	adds	r3, #4
 80179fe:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d101      	bne.n	8017a08 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017a04:	2300      	movs	r3, #0
 8017a06:	e001      	b.n	8017a0c <ip4_route+0xc0>
  }

  return netif_default;
 8017a08:	4b04      	ldr	r3, [pc, #16]	; (8017a1c <ip4_route+0xd0>)
 8017a0a:	681b      	ldr	r3, [r3, #0]
}
 8017a0c:	4618      	mov	r0, r3
 8017a0e:	3714      	adds	r7, #20
 8017a10:	46bd      	mov	sp, r7
 8017a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a16:	4770      	bx	lr
 8017a18:	200100f0 	.word	0x200100f0
 8017a1c:	200100f4 	.word	0x200100f4

08017a20 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8017a20:	b580      	push	{r7, lr}
 8017a22:	b086      	sub	sp, #24
 8017a24:	af00      	add	r7, sp, #0
 8017a26:	6078      	str	r0, [r7, #4]
 8017a28:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	685b      	ldr	r3, [r3, #4]
 8017a2e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8017a30:	697b      	ldr	r3, [r7, #20]
 8017a32:	781b      	ldrb	r3, [r3, #0]
 8017a34:	091b      	lsrs	r3, r3, #4
 8017a36:	b2db      	uxtb	r3, r3
 8017a38:	2b04      	cmp	r3, #4
 8017a3a:	d004      	beq.n	8017a46 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8017a3c:	6878      	ldr	r0, [r7, #4]
 8017a3e:	f7f8 fe4b 	bl	80106d8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8017a42:	2300      	movs	r3, #0
 8017a44:	e122      	b.n	8017c8c <ip4_input+0x26c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8017a46:	697b      	ldr	r3, [r7, #20]
 8017a48:	781b      	ldrb	r3, [r3, #0]
 8017a4a:	b29b      	uxth	r3, r3
 8017a4c:	f003 030f 	and.w	r3, r3, #15
 8017a50:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8017a52:	897b      	ldrh	r3, [r7, #10]
 8017a54:	009b      	lsls	r3, r3, #2
 8017a56:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8017a58:	697b      	ldr	r3, [r7, #20]
 8017a5a:	885b      	ldrh	r3, [r3, #2]
 8017a5c:	b29b      	uxth	r3, r3
 8017a5e:	4618      	mov	r0, r3
 8017a60:	f7f7 fc20 	bl	800f2a4 <lwip_htons>
 8017a64:	4603      	mov	r3, r0
 8017a66:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	891b      	ldrh	r3, [r3, #8]
 8017a6c:	893a      	ldrh	r2, [r7, #8]
 8017a6e:	429a      	cmp	r2, r3
 8017a70:	d204      	bcs.n	8017a7c <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8017a72:	893b      	ldrh	r3, [r7, #8]
 8017a74:	4619      	mov	r1, r3
 8017a76:	6878      	ldr	r0, [r7, #4]
 8017a78:	f7f8 fcba 	bl	80103f0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	895b      	ldrh	r3, [r3, #10]
 8017a80:	897a      	ldrh	r2, [r7, #10]
 8017a82:	429a      	cmp	r2, r3
 8017a84:	d807      	bhi.n	8017a96 <ip4_input+0x76>
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	891b      	ldrh	r3, [r3, #8]
 8017a8a:	893a      	ldrh	r2, [r7, #8]
 8017a8c:	429a      	cmp	r2, r3
 8017a8e:	d802      	bhi.n	8017a96 <ip4_input+0x76>
 8017a90:	897b      	ldrh	r3, [r7, #10]
 8017a92:	2b13      	cmp	r3, #19
 8017a94:	d804      	bhi.n	8017aa0 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8017a96:	6878      	ldr	r0, [r7, #4]
 8017a98:	f7f8 fe1e 	bl	80106d8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8017a9c:	2300      	movs	r3, #0
 8017a9e:	e0f5      	b.n	8017c8c <ip4_input+0x26c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017aa0:	697b      	ldr	r3, [r7, #20]
 8017aa2:	691b      	ldr	r3, [r3, #16]
 8017aa4:	4a7b      	ldr	r2, [pc, #492]	; (8017c94 <ip4_input+0x274>)
 8017aa6:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8017aa8:	697b      	ldr	r3, [r7, #20]
 8017aaa:	68db      	ldr	r3, [r3, #12]
 8017aac:	4a79      	ldr	r2, [pc, #484]	; (8017c94 <ip4_input+0x274>)
 8017aae:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017ab0:	4b78      	ldr	r3, [pc, #480]	; (8017c94 <ip4_input+0x274>)
 8017ab2:	695b      	ldr	r3, [r3, #20]
 8017ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017ab8:	2be0      	cmp	r3, #224	; 0xe0
 8017aba:	d112      	bne.n	8017ae2 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8017abc:	683b      	ldr	r3, [r7, #0]
 8017abe:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017ac2:	f003 0301 	and.w	r3, r3, #1
 8017ac6:	b2db      	uxtb	r3, r3
 8017ac8:	2b00      	cmp	r3, #0
 8017aca:	d007      	beq.n	8017adc <ip4_input+0xbc>
 8017acc:	683b      	ldr	r3, [r7, #0]
 8017ace:	3304      	adds	r3, #4
 8017ad0:	681b      	ldr	r3, [r3, #0]
 8017ad2:	2b00      	cmp	r3, #0
 8017ad4:	d002      	beq.n	8017adc <ip4_input+0xbc>
      netif = inp;
 8017ad6:	683b      	ldr	r3, [r7, #0]
 8017ad8:	613b      	str	r3, [r7, #16]
 8017ada:	e041      	b.n	8017b60 <ip4_input+0x140>
    } else {
      netif = NULL;
 8017adc:	2300      	movs	r3, #0
 8017ade:	613b      	str	r3, [r7, #16]
 8017ae0:	e03e      	b.n	8017b60 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8017ae2:	2301      	movs	r3, #1
 8017ae4:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8017aea:	693b      	ldr	r3, [r7, #16]
 8017aec:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017af0:	f003 0301 	and.w	r3, r3, #1
 8017af4:	b2db      	uxtb	r3, r3
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d014      	beq.n	8017b24 <ip4_input+0x104>
 8017afa:	693b      	ldr	r3, [r7, #16]
 8017afc:	3304      	adds	r3, #4
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	d00f      	beq.n	8017b24 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017b04:	4b63      	ldr	r3, [pc, #396]	; (8017c94 <ip4_input+0x274>)
 8017b06:	695a      	ldr	r2, [r3, #20]
 8017b08:	693b      	ldr	r3, [r7, #16]
 8017b0a:	3304      	adds	r3, #4
 8017b0c:	681b      	ldr	r3, [r3, #0]
 8017b0e:	429a      	cmp	r2, r3
 8017b10:	d026      	beq.n	8017b60 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8017b12:	4b60      	ldr	r3, [pc, #384]	; (8017c94 <ip4_input+0x274>)
 8017b14:	695b      	ldr	r3, [r3, #20]
 8017b16:	6939      	ldr	r1, [r7, #16]
 8017b18:	4618      	mov	r0, r3
 8017b1a:	f000 f991 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8017b1e:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d11d      	bne.n	8017b60 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d00d      	beq.n	8017b46 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8017b2a:	4b5a      	ldr	r3, [pc, #360]	; (8017c94 <ip4_input+0x274>)
 8017b2c:	695b      	ldr	r3, [r3, #20]
 8017b2e:	b2db      	uxtb	r3, r3
 8017b30:	2b7f      	cmp	r3, #127	; 0x7f
 8017b32:	d102      	bne.n	8017b3a <ip4_input+0x11a>
          netif = NULL;
 8017b34:	2300      	movs	r3, #0
 8017b36:	613b      	str	r3, [r7, #16]
          break;
 8017b38:	e012      	b.n	8017b60 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8017b3a:	2300      	movs	r3, #0
 8017b3c:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8017b3e:	4b56      	ldr	r3, [pc, #344]	; (8017c98 <ip4_input+0x278>)
 8017b40:	681b      	ldr	r3, [r3, #0]
 8017b42:	613b      	str	r3, [r7, #16]
 8017b44:	e002      	b.n	8017b4c <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8017b46:	693b      	ldr	r3, [r7, #16]
 8017b48:	681b      	ldr	r3, [r3, #0]
 8017b4a:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8017b4c:	693a      	ldr	r2, [r7, #16]
 8017b4e:	683b      	ldr	r3, [r7, #0]
 8017b50:	429a      	cmp	r2, r3
 8017b52:	d102      	bne.n	8017b5a <ip4_input+0x13a>
        netif = netif->next;
 8017b54:	693b      	ldr	r3, [r7, #16]
 8017b56:	681b      	ldr	r3, [r3, #0]
 8017b58:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8017b5a:	693b      	ldr	r3, [r7, #16]
 8017b5c:	2b00      	cmp	r3, #0
 8017b5e:	d1c4      	bne.n	8017aea <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017b60:	4b4c      	ldr	r3, [pc, #304]	; (8017c94 <ip4_input+0x274>)
 8017b62:	691b      	ldr	r3, [r3, #16]
 8017b64:	6839      	ldr	r1, [r7, #0]
 8017b66:	4618      	mov	r0, r3
 8017b68:	f000 f96a 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8017b6c:	4603      	mov	r3, r0
 8017b6e:	2b00      	cmp	r3, #0
 8017b70:	d105      	bne.n	8017b7e <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8017b72:	4b48      	ldr	r3, [pc, #288]	; (8017c94 <ip4_input+0x274>)
 8017b74:	691b      	ldr	r3, [r3, #16]
 8017b76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017b7a:	2be0      	cmp	r3, #224	; 0xe0
 8017b7c:	d104      	bne.n	8017b88 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8017b7e:	6878      	ldr	r0, [r7, #4]
 8017b80:	f7f8 fdaa 	bl	80106d8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8017b84:	2300      	movs	r3, #0
 8017b86:	e081      	b.n	8017c8c <ip4_input+0x26c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8017b88:	693b      	ldr	r3, [r7, #16]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d104      	bne.n	8017b98 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8017b8e:	6878      	ldr	r0, [r7, #4]
 8017b90:	f7f8 fda2 	bl	80106d8 <pbuf_free>
    return ERR_OK;
 8017b94:	2300      	movs	r3, #0
 8017b96:	e079      	b.n	8017c8c <ip4_input+0x26c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8017b98:	697b      	ldr	r3, [r7, #20]
 8017b9a:	88db      	ldrh	r3, [r3, #6]
 8017b9c:	b29b      	uxth	r3, r3
 8017b9e:	461a      	mov	r2, r3
 8017ba0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8017ba4:	4013      	ands	r3, r2
 8017ba6:	2b00      	cmp	r3, #0
 8017ba8:	d00b      	beq.n	8017bc2 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8017baa:	6878      	ldr	r0, [r7, #4]
 8017bac:	f000 fc8e 	bl	80184cc <ip4_reass>
 8017bb0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	d101      	bne.n	8017bbc <ip4_input+0x19c>
      return ERR_OK;
 8017bb8:	2300      	movs	r3, #0
 8017bba:	e067      	b.n	8017c8c <ip4_input+0x26c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	685b      	ldr	r3, [r3, #4]
 8017bc0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8017bc2:	4a34      	ldr	r2, [pc, #208]	; (8017c94 <ip4_input+0x274>)
 8017bc4:	693b      	ldr	r3, [r7, #16]
 8017bc6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8017bc8:	4a32      	ldr	r2, [pc, #200]	; (8017c94 <ip4_input+0x274>)
 8017bca:	683b      	ldr	r3, [r7, #0]
 8017bcc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8017bce:	4a31      	ldr	r2, [pc, #196]	; (8017c94 <ip4_input+0x274>)
 8017bd0:	697b      	ldr	r3, [r7, #20]
 8017bd2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8017bd4:	697b      	ldr	r3, [r7, #20]
 8017bd6:	781b      	ldrb	r3, [r3, #0]
 8017bd8:	b29b      	uxth	r3, r3
 8017bda:	f003 030f 	and.w	r3, r3, #15
 8017bde:	b29b      	uxth	r3, r3
 8017be0:	009b      	lsls	r3, r3, #2
 8017be2:	b29a      	uxth	r2, r3
 8017be4:	4b2b      	ldr	r3, [pc, #172]	; (8017c94 <ip4_input+0x274>)
 8017be6:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8017be8:	897b      	ldrh	r3, [r7, #10]
 8017bea:	425b      	negs	r3, r3
 8017bec:	b29b      	uxth	r3, r3
 8017bee:	b21b      	sxth	r3, r3
 8017bf0:	4619      	mov	r1, r3
 8017bf2:	6878      	ldr	r0, [r7, #4]
 8017bf4:	f7f8 fd4c 	bl	8010690 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8017bf8:	697b      	ldr	r3, [r7, #20]
 8017bfa:	7a5b      	ldrb	r3, [r3, #9]
 8017bfc:	2b06      	cmp	r3, #6
 8017bfe:	d009      	beq.n	8017c14 <ip4_input+0x1f4>
 8017c00:	2b11      	cmp	r3, #17
 8017c02:	d002      	beq.n	8017c0a <ip4_input+0x1ea>
 8017c04:	2b01      	cmp	r3, #1
 8017c06:	d00a      	beq.n	8017c1e <ip4_input+0x1fe>
 8017c08:	e00e      	b.n	8017c28 <ip4_input+0x208>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8017c0a:	6839      	ldr	r1, [r7, #0]
 8017c0c:	6878      	ldr	r0, [r7, #4]
 8017c0e:	f7fe fc0b 	bl	8016428 <udp_input>
      break;
 8017c12:	e028      	b.n	8017c66 <ip4_input+0x246>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 8017c14:	6839      	ldr	r1, [r7, #0]
 8017c16:	6878      	ldr	r0, [r7, #4]
 8017c18:	f7fa fc28 	bl	801246c <tcp_input>
      break;
 8017c1c:	e023      	b.n	8017c66 <ip4_input+0x246>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8017c1e:	6839      	ldr	r1, [r7, #0]
 8017c20:	6878      	ldr	r0, [r7, #4]
 8017c22:	f7ff fd05 	bl	8017630 <icmp_input>
      break;
 8017c26:	e01e      	b.n	8017c66 <ip4_input+0x246>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017c28:	4b1a      	ldr	r3, [pc, #104]	; (8017c94 <ip4_input+0x274>)
 8017c2a:	695b      	ldr	r3, [r3, #20]
 8017c2c:	6939      	ldr	r1, [r7, #16]
 8017c2e:	4618      	mov	r0, r3
 8017c30:	f000 f906 	bl	8017e40 <ip4_addr_isbroadcast_u32>
 8017c34:	4603      	mov	r3, r0
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d112      	bne.n	8017c60 <ip4_input+0x240>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017c3a:	4b16      	ldr	r3, [pc, #88]	; (8017c94 <ip4_input+0x274>)
 8017c3c:	695b      	ldr	r3, [r3, #20]
 8017c3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017c42:	2be0      	cmp	r3, #224	; 0xe0
 8017c44:	d00c      	beq.n	8017c60 <ip4_input+0x240>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8017c46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8017c4a:	4619      	mov	r1, r3
 8017c4c:	6878      	ldr	r0, [r7, #4]
 8017c4e:	f7f8 fd31 	bl	80106b4 <pbuf_header_force>
        p->payload = iphdr;
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	697a      	ldr	r2, [r7, #20]
 8017c56:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8017c58:	2102      	movs	r1, #2
 8017c5a:	6878      	ldr	r0, [r7, #4]
 8017c5c:	f7ff fdee 	bl	801783c <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8017c60:	6878      	ldr	r0, [r7, #4]
 8017c62:	f7f8 fd39 	bl	80106d8 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8017c66:	4b0b      	ldr	r3, [pc, #44]	; (8017c94 <ip4_input+0x274>)
 8017c68:	2200      	movs	r2, #0
 8017c6a:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8017c6c:	4b09      	ldr	r3, [pc, #36]	; (8017c94 <ip4_input+0x274>)
 8017c6e:	2200      	movs	r2, #0
 8017c70:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8017c72:	4b08      	ldr	r3, [pc, #32]	; (8017c94 <ip4_input+0x274>)
 8017c74:	2200      	movs	r2, #0
 8017c76:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8017c78:	4b06      	ldr	r3, [pc, #24]	; (8017c94 <ip4_input+0x274>)
 8017c7a:	2200      	movs	r2, #0
 8017c7c:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8017c7e:	4b05      	ldr	r3, [pc, #20]	; (8017c94 <ip4_input+0x274>)
 8017c80:	2200      	movs	r2, #0
 8017c82:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8017c84:	4b03      	ldr	r3, [pc, #12]	; (8017c94 <ip4_input+0x274>)
 8017c86:	2200      	movs	r2, #0
 8017c88:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8017c8a:	2300      	movs	r3, #0
}
 8017c8c:	4618      	mov	r0, r3
 8017c8e:	3718      	adds	r7, #24
 8017c90:	46bd      	mov	sp, r7
 8017c92:	bd80      	pop	{r7, pc}
 8017c94:	2000d044 	.word	0x2000d044
 8017c98:	200100f0 	.word	0x200100f0

08017c9c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8017c9c:	b580      	push	{r7, lr}
 8017c9e:	b08a      	sub	sp, #40	; 0x28
 8017ca0:	af04      	add	r7, sp, #16
 8017ca2:	60f8      	str	r0, [r7, #12]
 8017ca4:	60b9      	str	r1, [r7, #8]
 8017ca6:	607a      	str	r2, [r7, #4]
 8017ca8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8017caa:	68bb      	ldr	r3, [r7, #8]
 8017cac:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d009      	beq.n	8017cc8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017cb4:	68bb      	ldr	r3, [r7, #8]
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d003      	beq.n	8017cc2 <ip4_output_if+0x26>
 8017cba:	68bb      	ldr	r3, [r7, #8]
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d102      	bne.n	8017cc8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8017cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017cc4:	3304      	adds	r3, #4
 8017cc6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017cc8:	78fa      	ldrb	r2, [r7, #3]
 8017cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ccc:	9302      	str	r3, [sp, #8]
 8017cce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017cd2:	9301      	str	r3, [sp, #4]
 8017cd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017cd8:	9300      	str	r3, [sp, #0]
 8017cda:	4613      	mov	r3, r2
 8017cdc:	687a      	ldr	r2, [r7, #4]
 8017cde:	6979      	ldr	r1, [r7, #20]
 8017ce0:	68f8      	ldr	r0, [r7, #12]
 8017ce2:	f000 f805 	bl	8017cf0 <ip4_output_if_src>
 8017ce6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017ce8:	4618      	mov	r0, r3
 8017cea:	3718      	adds	r7, #24
 8017cec:	46bd      	mov	sp, r7
 8017cee:	bd80      	pop	{r7, pc}

08017cf0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b088      	sub	sp, #32
 8017cf4:	af00      	add	r7, sp, #0
 8017cf6:	60f8      	str	r0, [r7, #12]
 8017cf8:	60b9      	str	r1, [r7, #8]
 8017cfa:	607a      	str	r2, [r7, #4]
 8017cfc:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8017cfe:	68fb      	ldr	r3, [r7, #12]
 8017d00:	89db      	ldrh	r3, [r3, #14]
 8017d02:	2b01      	cmp	r3, #1
 8017d04:	d006      	beq.n	8017d14 <ip4_output_if_src+0x24>
 8017d06:	4b48      	ldr	r3, [pc, #288]	; (8017e28 <ip4_output_if_src+0x138>)
 8017d08:	f240 3233 	movw	r2, #819	; 0x333
 8017d0c:	4947      	ldr	r1, [pc, #284]	; (8017e2c <ip4_output_if_src+0x13c>)
 8017d0e:	4848      	ldr	r0, [pc, #288]	; (8017e30 <ip4_output_if_src+0x140>)
 8017d10:	f001 f9be 	bl	8019090 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d060      	beq.n	8017ddc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8017d1a:	2314      	movs	r3, #20
 8017d1c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8017d1e:	2114      	movs	r1, #20
 8017d20:	68f8      	ldr	r0, [r7, #12]
 8017d22:	f7f8 fcb5 	bl	8010690 <pbuf_header>
 8017d26:	4603      	mov	r3, r0
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d002      	beq.n	8017d32 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017d2c:	f06f 0301 	mvn.w	r3, #1
 8017d30:	e075      	b.n	8017e1e <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8017d32:	68fb      	ldr	r3, [r7, #12]
 8017d34:	685b      	ldr	r3, [r3, #4]
 8017d36:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8017d38:	68fb      	ldr	r3, [r7, #12]
 8017d3a:	895b      	ldrh	r3, [r3, #10]
 8017d3c:	2b13      	cmp	r3, #19
 8017d3e:	d806      	bhi.n	8017d4e <ip4_output_if_src+0x5e>
 8017d40:	4b39      	ldr	r3, [pc, #228]	; (8017e28 <ip4_output_if_src+0x138>)
 8017d42:	f240 3261 	movw	r2, #865	; 0x361
 8017d46:	493b      	ldr	r1, [pc, #236]	; (8017e34 <ip4_output_if_src+0x144>)
 8017d48:	4839      	ldr	r0, [pc, #228]	; (8017e30 <ip4_output_if_src+0x140>)
 8017d4a:	f001 f9a1 	bl	8019090 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8017d4e:	69fb      	ldr	r3, [r7, #28]
 8017d50:	78fa      	ldrb	r2, [r7, #3]
 8017d52:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8017d54:	69fb      	ldr	r3, [r7, #28]
 8017d56:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017d5a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	681a      	ldr	r2, [r3, #0]
 8017d60:	69fb      	ldr	r3, [r7, #28]
 8017d62:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8017d64:	8b7b      	ldrh	r3, [r7, #26]
 8017d66:	089b      	lsrs	r3, r3, #2
 8017d68:	b29b      	uxth	r3, r3
 8017d6a:	b2db      	uxtb	r3, r3
 8017d6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017d70:	b2da      	uxtb	r2, r3
 8017d72:	69fb      	ldr	r3, [r7, #28]
 8017d74:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8017d76:	69fb      	ldr	r3, [r7, #28]
 8017d78:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017d7c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8017d7e:	68fb      	ldr	r3, [r7, #12]
 8017d80:	891b      	ldrh	r3, [r3, #8]
 8017d82:	4618      	mov	r0, r3
 8017d84:	f7f7 fa8e 	bl	800f2a4 <lwip_htons>
 8017d88:	4603      	mov	r3, r0
 8017d8a:	461a      	mov	r2, r3
 8017d8c:	69fb      	ldr	r3, [r7, #28]
 8017d8e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8017d90:	69fb      	ldr	r3, [r7, #28]
 8017d92:	2200      	movs	r2, #0
 8017d94:	719a      	strb	r2, [r3, #6]
 8017d96:	2200      	movs	r2, #0
 8017d98:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8017d9a:	4b27      	ldr	r3, [pc, #156]	; (8017e38 <ip4_output_if_src+0x148>)
 8017d9c:	881b      	ldrh	r3, [r3, #0]
 8017d9e:	4618      	mov	r0, r3
 8017da0:	f7f7 fa80 	bl	800f2a4 <lwip_htons>
 8017da4:	4603      	mov	r3, r0
 8017da6:	461a      	mov	r2, r3
 8017da8:	69fb      	ldr	r3, [r7, #28]
 8017daa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8017dac:	4b22      	ldr	r3, [pc, #136]	; (8017e38 <ip4_output_if_src+0x148>)
 8017dae:	881b      	ldrh	r3, [r3, #0]
 8017db0:	3301      	adds	r3, #1
 8017db2:	b29a      	uxth	r2, r3
 8017db4:	4b20      	ldr	r3, [pc, #128]	; (8017e38 <ip4_output_if_src+0x148>)
 8017db6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8017db8:	68bb      	ldr	r3, [r7, #8]
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d104      	bne.n	8017dc8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8017dbe:	4b1f      	ldr	r3, [pc, #124]	; (8017e3c <ip4_output_if_src+0x14c>)
 8017dc0:	681a      	ldr	r2, [r3, #0]
 8017dc2:	69fb      	ldr	r3, [r7, #28]
 8017dc4:	60da      	str	r2, [r3, #12]
 8017dc6:	e003      	b.n	8017dd0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8017dc8:	68bb      	ldr	r3, [r7, #8]
 8017dca:	681a      	ldr	r2, [r3, #0]
 8017dcc:	69fb      	ldr	r3, [r7, #28]
 8017dce:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8017dd0:	69fb      	ldr	r3, [r7, #28]
 8017dd2:	2200      	movs	r2, #0
 8017dd4:	729a      	strb	r2, [r3, #10]
 8017dd6:	2200      	movs	r2, #0
 8017dd8:	72da      	strb	r2, [r3, #11]
 8017dda:	e008      	b.n	8017dee <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8017ddc:	68fb      	ldr	r3, [r7, #12]
 8017dde:	685b      	ldr	r3, [r3, #4]
 8017de0:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8017de2:	69fb      	ldr	r3, [r7, #28]
 8017de4:	691b      	ldr	r3, [r3, #16]
 8017de6:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8017de8:	f107 0314 	add.w	r3, r7, #20
 8017dec:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8017dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017df0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	d00c      	beq.n	8017e10 <ip4_output_if_src+0x120>
 8017df6:	68fb      	ldr	r3, [r7, #12]
 8017df8:	891a      	ldrh	r2, [r3, #8]
 8017dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dfc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8017dfe:	429a      	cmp	r2, r3
 8017e00:	d906      	bls.n	8017e10 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8017e02:	687a      	ldr	r2, [r7, #4]
 8017e04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017e06:	68f8      	ldr	r0, [r7, #12]
 8017e08:	f000 fd0a 	bl	8018820 <ip4_frag>
 8017e0c:	4603      	mov	r3, r0
 8017e0e:	e006      	b.n	8017e1e <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8017e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e12:	695b      	ldr	r3, [r3, #20]
 8017e14:	687a      	ldr	r2, [r7, #4]
 8017e16:	68f9      	ldr	r1, [r7, #12]
 8017e18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017e1a:	4798      	blx	r3
 8017e1c:	4603      	mov	r3, r0
}
 8017e1e:	4618      	mov	r0, r3
 8017e20:	3720      	adds	r7, #32
 8017e22:	46bd      	mov	sp, r7
 8017e24:	bd80      	pop	{r7, pc}
 8017e26:	bf00      	nop
 8017e28:	0801c4dc 	.word	0x0801c4dc
 8017e2c:	0801c534 	.word	0x0801c534
 8017e30:	0801c540 	.word	0x0801c540
 8017e34:	0801c568 	.word	0x0801c568
 8017e38:	2000c936 	.word	0x2000c936
 8017e3c:	0801c988 	.word	0x0801c988

08017e40 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8017e40:	b480      	push	{r7}
 8017e42:	b085      	sub	sp, #20
 8017e44:	af00      	add	r7, sp, #0
 8017e46:	6078      	str	r0, [r7, #4]
 8017e48:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017e54:	d002      	beq.n	8017e5c <ip4_addr_isbroadcast_u32+0x1c>
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d101      	bne.n	8017e60 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8017e5c:	2301      	movs	r3, #1
 8017e5e:	e02a      	b.n	8017eb6 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8017e60:	683b      	ldr	r3, [r7, #0]
 8017e62:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8017e66:	f003 0302 	and.w	r3, r3, #2
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d101      	bne.n	8017e72 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8017e6e:	2300      	movs	r3, #0
 8017e70:	e021      	b.n	8017eb6 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8017e72:	683b      	ldr	r3, [r7, #0]
 8017e74:	3304      	adds	r3, #4
 8017e76:	681b      	ldr	r3, [r3, #0]
 8017e78:	687a      	ldr	r2, [r7, #4]
 8017e7a:	429a      	cmp	r2, r3
 8017e7c:	d101      	bne.n	8017e82 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8017e7e:	2300      	movs	r3, #0
 8017e80:	e019      	b.n	8017eb6 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8017e82:	68fa      	ldr	r2, [r7, #12]
 8017e84:	683b      	ldr	r3, [r7, #0]
 8017e86:	3304      	adds	r3, #4
 8017e88:	681b      	ldr	r3, [r3, #0]
 8017e8a:	405a      	eors	r2, r3
 8017e8c:	683b      	ldr	r3, [r7, #0]
 8017e8e:	3308      	adds	r3, #8
 8017e90:	681b      	ldr	r3, [r3, #0]
 8017e92:	4013      	ands	r3, r2
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d10d      	bne.n	8017eb4 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017e98:	683b      	ldr	r3, [r7, #0]
 8017e9a:	3308      	adds	r3, #8
 8017e9c:	681b      	ldr	r3, [r3, #0]
 8017e9e:	43da      	mvns	r2, r3
 8017ea0:	687b      	ldr	r3, [r7, #4]
 8017ea2:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8017ea4:	683b      	ldr	r3, [r7, #0]
 8017ea6:	3308      	adds	r3, #8
 8017ea8:	681b      	ldr	r3, [r3, #0]
 8017eaa:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017eac:	429a      	cmp	r2, r3
 8017eae:	d101      	bne.n	8017eb4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8017eb0:	2301      	movs	r3, #1
 8017eb2:	e000      	b.n	8017eb6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8017eb4:	2300      	movs	r3, #0
  }
}
 8017eb6:	4618      	mov	r0, r3
 8017eb8:	3714      	adds	r7, #20
 8017eba:	46bd      	mov	sp, r7
 8017ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ec0:	4770      	bx	lr
	...

08017ec4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8017ec4:	b580      	push	{r7, lr}
 8017ec6:	b084      	sub	sp, #16
 8017ec8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8017eca:	2300      	movs	r3, #0
 8017ecc:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8017ece:	4b12      	ldr	r3, [pc, #72]	; (8017f18 <ip_reass_tmr+0x54>)
 8017ed0:	681b      	ldr	r3, [r3, #0]
 8017ed2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8017ed4:	e018      	b.n	8017f08 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8017ed6:	68fb      	ldr	r3, [r7, #12]
 8017ed8:	7fdb      	ldrb	r3, [r3, #31]
 8017eda:	2b00      	cmp	r3, #0
 8017edc:	d00b      	beq.n	8017ef6 <ip_reass_tmr+0x32>
      r->timer--;
 8017ede:	68fb      	ldr	r3, [r7, #12]
 8017ee0:	7fdb      	ldrb	r3, [r3, #31]
 8017ee2:	3b01      	subs	r3, #1
 8017ee4:	b2da      	uxtb	r2, r3
 8017ee6:	68fb      	ldr	r3, [r7, #12]
 8017ee8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8017eea:	68fb      	ldr	r3, [r7, #12]
 8017eec:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8017eee:	68fb      	ldr	r3, [r7, #12]
 8017ef0:	681b      	ldr	r3, [r3, #0]
 8017ef2:	60fb      	str	r3, [r7, #12]
 8017ef4:	e008      	b.n	8017f08 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8017ef6:	68fb      	ldr	r3, [r7, #12]
 8017ef8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8017efa:	68fb      	ldr	r3, [r7, #12]
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8017f00:	68b9      	ldr	r1, [r7, #8]
 8017f02:	6878      	ldr	r0, [r7, #4]
 8017f04:	f000 f80a 	bl	8017f1c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8017f08:	68fb      	ldr	r3, [r7, #12]
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d1e3      	bne.n	8017ed6 <ip_reass_tmr+0x12>
     }
   }
}
 8017f0e:	bf00      	nop
 8017f10:	3710      	adds	r7, #16
 8017f12:	46bd      	mov	sp, r7
 8017f14:	bd80      	pop	{r7, pc}
 8017f16:	bf00      	nop
 8017f18:	2000c938 	.word	0x2000c938

08017f1c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8017f1c:	b580      	push	{r7, lr}
 8017f1e:	b088      	sub	sp, #32
 8017f20:	af00      	add	r7, sp, #0
 8017f22:	6078      	str	r0, [r7, #4]
 8017f24:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8017f26:	2300      	movs	r3, #0
 8017f28:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8017f2a:	683a      	ldr	r2, [r7, #0]
 8017f2c:	687b      	ldr	r3, [r7, #4]
 8017f2e:	429a      	cmp	r2, r3
 8017f30:	d105      	bne.n	8017f3e <ip_reass_free_complete_datagram+0x22>
 8017f32:	4b45      	ldr	r3, [pc, #276]	; (8018048 <ip_reass_free_complete_datagram+0x12c>)
 8017f34:	22ab      	movs	r2, #171	; 0xab
 8017f36:	4945      	ldr	r1, [pc, #276]	; (801804c <ip_reass_free_complete_datagram+0x130>)
 8017f38:	4845      	ldr	r0, [pc, #276]	; (8018050 <ip_reass_free_complete_datagram+0x134>)
 8017f3a:	f001 f8a9 	bl	8019090 <iprintf>
  if (prev != NULL) {
 8017f3e:	683b      	ldr	r3, [r7, #0]
 8017f40:	2b00      	cmp	r3, #0
 8017f42:	d00a      	beq.n	8017f5a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8017f44:	683b      	ldr	r3, [r7, #0]
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	687a      	ldr	r2, [r7, #4]
 8017f4a:	429a      	cmp	r2, r3
 8017f4c:	d005      	beq.n	8017f5a <ip_reass_free_complete_datagram+0x3e>
 8017f4e:	4b3e      	ldr	r3, [pc, #248]	; (8018048 <ip_reass_free_complete_datagram+0x12c>)
 8017f50:	22ad      	movs	r2, #173	; 0xad
 8017f52:	4940      	ldr	r1, [pc, #256]	; (8018054 <ip_reass_free_complete_datagram+0x138>)
 8017f54:	483e      	ldr	r0, [pc, #248]	; (8018050 <ip_reass_free_complete_datagram+0x134>)
 8017f56:	f001 f89b 	bl	8019090 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	685b      	ldr	r3, [r3, #4]
 8017f5e:	685b      	ldr	r3, [r3, #4]
 8017f60:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8017f62:	697b      	ldr	r3, [r7, #20]
 8017f64:	889b      	ldrh	r3, [r3, #4]
 8017f66:	b29b      	uxth	r3, r3
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d12a      	bne.n	8017fc2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8017f6c:	687b      	ldr	r3, [r7, #4]
 8017f6e:	685b      	ldr	r3, [r3, #4]
 8017f70:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8017f72:	697b      	ldr	r3, [r7, #20]
 8017f74:	681a      	ldr	r2, [r3, #0]
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8017f7a:	69bb      	ldr	r3, [r7, #24]
 8017f7c:	6858      	ldr	r0, [r3, #4]
 8017f7e:	687b      	ldr	r3, [r7, #4]
 8017f80:	3308      	adds	r3, #8
 8017f82:	2214      	movs	r2, #20
 8017f84:	4619      	mov	r1, r3
 8017f86:	f001 f870 	bl	801906a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8017f8a:	2101      	movs	r1, #1
 8017f8c:	69b8      	ldr	r0, [r7, #24]
 8017f8e:	f7ff fc65 	bl	801785c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8017f92:	69b8      	ldr	r0, [r7, #24]
 8017f94:	f7f8 fc3a 	bl	801080c <pbuf_clen>
 8017f98:	4603      	mov	r3, r0
 8017f9a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017f9c:	8bfa      	ldrh	r2, [r7, #30]
 8017f9e:	8a7b      	ldrh	r3, [r7, #18]
 8017fa0:	4413      	add	r3, r2
 8017fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017fa6:	db05      	blt.n	8017fb4 <ip_reass_free_complete_datagram+0x98>
 8017fa8:	4b27      	ldr	r3, [pc, #156]	; (8018048 <ip_reass_free_complete_datagram+0x12c>)
 8017faa:	22bc      	movs	r2, #188	; 0xbc
 8017fac:	492a      	ldr	r1, [pc, #168]	; (8018058 <ip_reass_free_complete_datagram+0x13c>)
 8017fae:	4828      	ldr	r0, [pc, #160]	; (8018050 <ip_reass_free_complete_datagram+0x134>)
 8017fb0:	f001 f86e 	bl	8019090 <iprintf>
    pbufs_freed += clen;
 8017fb4:	8bfa      	ldrh	r2, [r7, #30]
 8017fb6:	8a7b      	ldrh	r3, [r7, #18]
 8017fb8:	4413      	add	r3, r2
 8017fba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8017fbc:	69b8      	ldr	r0, [r7, #24]
 8017fbe:	f7f8 fb8b 	bl	80106d8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8017fc2:	687b      	ldr	r3, [r7, #4]
 8017fc4:	685b      	ldr	r3, [r3, #4]
 8017fc6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8017fc8:	e01f      	b.n	801800a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8017fca:	69bb      	ldr	r3, [r7, #24]
 8017fcc:	685b      	ldr	r3, [r3, #4]
 8017fce:	617b      	str	r3, [r7, #20]
    pcur = p;
 8017fd0:	69bb      	ldr	r3, [r7, #24]
 8017fd2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8017fd4:	697b      	ldr	r3, [r7, #20]
 8017fd6:	681b      	ldr	r3, [r3, #0]
 8017fd8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8017fda:	68f8      	ldr	r0, [r7, #12]
 8017fdc:	f7f8 fc16 	bl	801080c <pbuf_clen>
 8017fe0:	4603      	mov	r3, r0
 8017fe2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017fe4:	8bfa      	ldrh	r2, [r7, #30]
 8017fe6:	8a7b      	ldrh	r3, [r7, #18]
 8017fe8:	4413      	add	r3, r2
 8017fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017fee:	db05      	blt.n	8017ffc <ip_reass_free_complete_datagram+0xe0>
 8017ff0:	4b15      	ldr	r3, [pc, #84]	; (8018048 <ip_reass_free_complete_datagram+0x12c>)
 8017ff2:	22cc      	movs	r2, #204	; 0xcc
 8017ff4:	4918      	ldr	r1, [pc, #96]	; (8018058 <ip_reass_free_complete_datagram+0x13c>)
 8017ff6:	4816      	ldr	r0, [pc, #88]	; (8018050 <ip_reass_free_complete_datagram+0x134>)
 8017ff8:	f001 f84a 	bl	8019090 <iprintf>
    pbufs_freed += clen;
 8017ffc:	8bfa      	ldrh	r2, [r7, #30]
 8017ffe:	8a7b      	ldrh	r3, [r7, #18]
 8018000:	4413      	add	r3, r2
 8018002:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018004:	68f8      	ldr	r0, [r7, #12]
 8018006:	f7f8 fb67 	bl	80106d8 <pbuf_free>
  while (p != NULL) {
 801800a:	69bb      	ldr	r3, [r7, #24]
 801800c:	2b00      	cmp	r3, #0
 801800e:	d1dc      	bne.n	8017fca <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018010:	6839      	ldr	r1, [r7, #0]
 8018012:	6878      	ldr	r0, [r7, #4]
 8018014:	f000 f8c2 	bl	801819c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8018018:	4b10      	ldr	r3, [pc, #64]	; (801805c <ip_reass_free_complete_datagram+0x140>)
 801801a:	881b      	ldrh	r3, [r3, #0]
 801801c:	8bfa      	ldrh	r2, [r7, #30]
 801801e:	429a      	cmp	r2, r3
 8018020:	d905      	bls.n	801802e <ip_reass_free_complete_datagram+0x112>
 8018022:	4b09      	ldr	r3, [pc, #36]	; (8018048 <ip_reass_free_complete_datagram+0x12c>)
 8018024:	22d2      	movs	r2, #210	; 0xd2
 8018026:	490e      	ldr	r1, [pc, #56]	; (8018060 <ip_reass_free_complete_datagram+0x144>)
 8018028:	4809      	ldr	r0, [pc, #36]	; (8018050 <ip_reass_free_complete_datagram+0x134>)
 801802a:	f001 f831 	bl	8019090 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801802e:	4b0b      	ldr	r3, [pc, #44]	; (801805c <ip_reass_free_complete_datagram+0x140>)
 8018030:	881a      	ldrh	r2, [r3, #0]
 8018032:	8bfb      	ldrh	r3, [r7, #30]
 8018034:	1ad3      	subs	r3, r2, r3
 8018036:	b29a      	uxth	r2, r3
 8018038:	4b08      	ldr	r3, [pc, #32]	; (801805c <ip_reass_free_complete_datagram+0x140>)
 801803a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801803c:	8bfb      	ldrh	r3, [r7, #30]
}
 801803e:	4618      	mov	r0, r3
 8018040:	3720      	adds	r7, #32
 8018042:	46bd      	mov	sp, r7
 8018044:	bd80      	pop	{r7, pc}
 8018046:	bf00      	nop
 8018048:	0801c598 	.word	0x0801c598
 801804c:	0801c5f4 	.word	0x0801c5f4
 8018050:	0801c600 	.word	0x0801c600
 8018054:	0801c628 	.word	0x0801c628
 8018058:	0801c63c 	.word	0x0801c63c
 801805c:	2000c93c 	.word	0x2000c93c
 8018060:	0801c65c 	.word	0x0801c65c

08018064 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018064:	b580      	push	{r7, lr}
 8018066:	b08a      	sub	sp, #40	; 0x28
 8018068:	af00      	add	r7, sp, #0
 801806a:	6078      	str	r0, [r7, #4]
 801806c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801806e:	2300      	movs	r3, #0
 8018070:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018072:	2300      	movs	r3, #0
 8018074:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018076:	2300      	movs	r3, #0
 8018078:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801807a:	2300      	movs	r3, #0
 801807c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801807e:	2300      	movs	r3, #0
 8018080:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018082:	4b28      	ldr	r3, [pc, #160]	; (8018124 <ip_reass_remove_oldest_datagram+0xc0>)
 8018084:	681b      	ldr	r3, [r3, #0]
 8018086:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018088:	e030      	b.n	80180ec <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801808a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801808c:	695a      	ldr	r2, [r3, #20]
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	68db      	ldr	r3, [r3, #12]
 8018092:	429a      	cmp	r2, r3
 8018094:	d10c      	bne.n	80180b0 <ip_reass_remove_oldest_datagram+0x4c>
 8018096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018098:	699a      	ldr	r2, [r3, #24]
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	691b      	ldr	r3, [r3, #16]
 801809e:	429a      	cmp	r2, r3
 80180a0:	d106      	bne.n	80180b0 <ip_reass_remove_oldest_datagram+0x4c>
 80180a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180a4:	899a      	ldrh	r2, [r3, #12]
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	889b      	ldrh	r3, [r3, #4]
 80180aa:	b29b      	uxth	r3, r3
 80180ac:	429a      	cmp	r2, r3
 80180ae:	d014      	beq.n	80180da <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80180b0:	693b      	ldr	r3, [r7, #16]
 80180b2:	3301      	adds	r3, #1
 80180b4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80180b6:	6a3b      	ldr	r3, [r7, #32]
 80180b8:	2b00      	cmp	r3, #0
 80180ba:	d104      	bne.n	80180c6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80180bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180be:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80180c0:	69fb      	ldr	r3, [r7, #28]
 80180c2:	61bb      	str	r3, [r7, #24]
 80180c4:	e009      	b.n	80180da <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80180c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180c8:	7fda      	ldrb	r2, [r3, #31]
 80180ca:	6a3b      	ldr	r3, [r7, #32]
 80180cc:	7fdb      	ldrb	r3, [r3, #31]
 80180ce:	429a      	cmp	r2, r3
 80180d0:	d803      	bhi.n	80180da <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80180d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180d4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80180d6:	69fb      	ldr	r3, [r7, #28]
 80180d8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80180da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180dc:	681b      	ldr	r3, [r3, #0]
 80180de:	2b00      	cmp	r3, #0
 80180e0:	d001      	beq.n	80180e6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80180e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180e4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80180e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80180ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	d1cb      	bne.n	801808a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80180f2:	6a3b      	ldr	r3, [r7, #32]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d008      	beq.n	801810a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80180f8:	69b9      	ldr	r1, [r7, #24]
 80180fa:	6a38      	ldr	r0, [r7, #32]
 80180fc:	f7ff ff0e 	bl	8017f1c <ip_reass_free_complete_datagram>
 8018100:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018102:	697a      	ldr	r2, [r7, #20]
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	4413      	add	r3, r2
 8018108:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801810a:	697a      	ldr	r2, [r7, #20]
 801810c:	683b      	ldr	r3, [r7, #0]
 801810e:	429a      	cmp	r2, r3
 8018110:	da02      	bge.n	8018118 <ip_reass_remove_oldest_datagram+0xb4>
 8018112:	693b      	ldr	r3, [r7, #16]
 8018114:	2b01      	cmp	r3, #1
 8018116:	dcac      	bgt.n	8018072 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018118:	697b      	ldr	r3, [r7, #20]
}
 801811a:	4618      	mov	r0, r3
 801811c:	3728      	adds	r7, #40	; 0x28
 801811e:	46bd      	mov	sp, r7
 8018120:	bd80      	pop	{r7, pc}
 8018122:	bf00      	nop
 8018124:	2000c938 	.word	0x2000c938

08018128 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018128:	b580      	push	{r7, lr}
 801812a:	b084      	sub	sp, #16
 801812c:	af00      	add	r7, sp, #0
 801812e:	6078      	str	r0, [r7, #4]
 8018130:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018132:	2004      	movs	r0, #4
 8018134:	f7f7 fcc2 	bl	800fabc <memp_malloc>
 8018138:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801813a:	68fb      	ldr	r3, [r7, #12]
 801813c:	2b00      	cmp	r3, #0
 801813e:	d110      	bne.n	8018162 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018140:	6839      	ldr	r1, [r7, #0]
 8018142:	6878      	ldr	r0, [r7, #4]
 8018144:	f7ff ff8e 	bl	8018064 <ip_reass_remove_oldest_datagram>
 8018148:	4602      	mov	r2, r0
 801814a:	683b      	ldr	r3, [r7, #0]
 801814c:	4293      	cmp	r3, r2
 801814e:	dc03      	bgt.n	8018158 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018150:	2004      	movs	r0, #4
 8018152:	f7f7 fcb3 	bl	800fabc <memp_malloc>
 8018156:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d101      	bne.n	8018162 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801815e:	2300      	movs	r3, #0
 8018160:	e016      	b.n	8018190 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018162:	2220      	movs	r2, #32
 8018164:	2100      	movs	r1, #0
 8018166:	68f8      	ldr	r0, [r7, #12]
 8018168:	f000 ff8a 	bl	8019080 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801816c:	68fb      	ldr	r3, [r7, #12]
 801816e:	2203      	movs	r2, #3
 8018170:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018172:	4b09      	ldr	r3, [pc, #36]	; (8018198 <ip_reass_enqueue_new_datagram+0x70>)
 8018174:	681a      	ldr	r2, [r3, #0]
 8018176:	68fb      	ldr	r3, [r7, #12]
 8018178:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801817a:	4a07      	ldr	r2, [pc, #28]	; (8018198 <ip_reass_enqueue_new_datagram+0x70>)
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018180:	68fb      	ldr	r3, [r7, #12]
 8018182:	3308      	adds	r3, #8
 8018184:	2214      	movs	r2, #20
 8018186:	6879      	ldr	r1, [r7, #4]
 8018188:	4618      	mov	r0, r3
 801818a:	f000 ff6e 	bl	801906a <memcpy>
  return ipr;
 801818e:	68fb      	ldr	r3, [r7, #12]
}
 8018190:	4618      	mov	r0, r3
 8018192:	3710      	adds	r7, #16
 8018194:	46bd      	mov	sp, r7
 8018196:	bd80      	pop	{r7, pc}
 8018198:	2000c938 	.word	0x2000c938

0801819c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801819c:	b580      	push	{r7, lr}
 801819e:	b082      	sub	sp, #8
 80181a0:	af00      	add	r7, sp, #0
 80181a2:	6078      	str	r0, [r7, #4]
 80181a4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80181a6:	4b10      	ldr	r3, [pc, #64]	; (80181e8 <ip_reass_dequeue_datagram+0x4c>)
 80181a8:	681b      	ldr	r3, [r3, #0]
 80181aa:	687a      	ldr	r2, [r7, #4]
 80181ac:	429a      	cmp	r2, r3
 80181ae:	d104      	bne.n	80181ba <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	681b      	ldr	r3, [r3, #0]
 80181b4:	4a0c      	ldr	r2, [pc, #48]	; (80181e8 <ip_reass_dequeue_datagram+0x4c>)
 80181b6:	6013      	str	r3, [r2, #0]
 80181b8:	e00d      	b.n	80181d6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80181ba:	683b      	ldr	r3, [r7, #0]
 80181bc:	2b00      	cmp	r3, #0
 80181be:	d106      	bne.n	80181ce <ip_reass_dequeue_datagram+0x32>
 80181c0:	4b0a      	ldr	r3, [pc, #40]	; (80181ec <ip_reass_dequeue_datagram+0x50>)
 80181c2:	f240 1245 	movw	r2, #325	; 0x145
 80181c6:	490a      	ldr	r1, [pc, #40]	; (80181f0 <ip_reass_dequeue_datagram+0x54>)
 80181c8:	480a      	ldr	r0, [pc, #40]	; (80181f4 <ip_reass_dequeue_datagram+0x58>)
 80181ca:	f000 ff61 	bl	8019090 <iprintf>
    prev->next = ipr->next;
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	681a      	ldr	r2, [r3, #0]
 80181d2:	683b      	ldr	r3, [r7, #0]
 80181d4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80181d6:	6879      	ldr	r1, [r7, #4]
 80181d8:	2004      	movs	r0, #4
 80181da:	f7f7 fce5 	bl	800fba8 <memp_free>
}
 80181de:	bf00      	nop
 80181e0:	3708      	adds	r7, #8
 80181e2:	46bd      	mov	sp, r7
 80181e4:	bd80      	pop	{r7, pc}
 80181e6:	bf00      	nop
 80181e8:	2000c938 	.word	0x2000c938
 80181ec:	0801c598 	.word	0x0801c598
 80181f0:	0801c678 	.word	0x0801c678
 80181f4:	0801c600 	.word	0x0801c600

080181f8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80181f8:	b580      	push	{r7, lr}
 80181fa:	b08c      	sub	sp, #48	; 0x30
 80181fc:	af00      	add	r7, sp, #0
 80181fe:	60f8      	str	r0, [r7, #12]
 8018200:	60b9      	str	r1, [r7, #8]
 8018202:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8018204:	2300      	movs	r3, #0
 8018206:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018208:	2301      	movs	r3, #1
 801820a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 801820c:	68bb      	ldr	r3, [r7, #8]
 801820e:	685b      	ldr	r3, [r3, #4]
 8018210:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8018212:	69fb      	ldr	r3, [r7, #28]
 8018214:	885b      	ldrh	r3, [r3, #2]
 8018216:	b29b      	uxth	r3, r3
 8018218:	4618      	mov	r0, r3
 801821a:	f7f7 f843 	bl	800f2a4 <lwip_htons>
 801821e:	4603      	mov	r3, r0
 8018220:	461a      	mov	r2, r3
 8018222:	69fb      	ldr	r3, [r7, #28]
 8018224:	781b      	ldrb	r3, [r3, #0]
 8018226:	b29b      	uxth	r3, r3
 8018228:	f003 030f 	and.w	r3, r3, #15
 801822c:	b29b      	uxth	r3, r3
 801822e:	009b      	lsls	r3, r3, #2
 8018230:	b29b      	uxth	r3, r3
 8018232:	1ad3      	subs	r3, r2, r3
 8018234:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8018236:	69fb      	ldr	r3, [r7, #28]
 8018238:	88db      	ldrh	r3, [r3, #6]
 801823a:	b29b      	uxth	r3, r3
 801823c:	4618      	mov	r0, r3
 801823e:	f7f7 f831 	bl	800f2a4 <lwip_htons>
 8018242:	4603      	mov	r3, r0
 8018244:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018248:	b29b      	uxth	r3, r3
 801824a:	00db      	lsls	r3, r3, #3
 801824c:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 801824e:	68bb      	ldr	r3, [r7, #8]
 8018250:	685b      	ldr	r3, [r3, #4]
 8018252:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018256:	2200      	movs	r2, #0
 8018258:	701a      	strb	r2, [r3, #0]
 801825a:	2200      	movs	r2, #0
 801825c:	705a      	strb	r2, [r3, #1]
 801825e:	2200      	movs	r2, #0
 8018260:	709a      	strb	r2, [r3, #2]
 8018262:	2200      	movs	r2, #0
 8018264:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018268:	8b3a      	ldrh	r2, [r7, #24]
 801826a:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 801826c:	8b3a      	ldrh	r2, [r7, #24]
 801826e:	8b7b      	ldrh	r3, [r7, #26]
 8018270:	4413      	add	r3, r2
 8018272:	b29a      	uxth	r2, r3
 8018274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018276:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018278:	68fb      	ldr	r3, [r7, #12]
 801827a:	685b      	ldr	r3, [r3, #4]
 801827c:	627b      	str	r3, [r7, #36]	; 0x24
 801827e:	e061      	b.n	8018344 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8018280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018282:	685b      	ldr	r3, [r3, #4]
 8018284:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 8018286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018288:	889b      	ldrh	r3, [r3, #4]
 801828a:	b29a      	uxth	r2, r3
 801828c:	697b      	ldr	r3, [r7, #20]
 801828e:	889b      	ldrh	r3, [r3, #4]
 8018290:	b29b      	uxth	r3, r3
 8018292:	429a      	cmp	r2, r3
 8018294:	d232      	bcs.n	80182fc <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801829a:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801829c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d01f      	beq.n	80182e2 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80182a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182a4:	889b      	ldrh	r3, [r3, #4]
 80182a6:	b29a      	uxth	r2, r3
 80182a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182aa:	88db      	ldrh	r3, [r3, #6]
 80182ac:	b29b      	uxth	r3, r3
 80182ae:	429a      	cmp	r2, r3
 80182b0:	f0c0 80e3 	bcc.w	801847a <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80182b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182b6:	88db      	ldrh	r3, [r3, #6]
 80182b8:	b29a      	uxth	r2, r3
 80182ba:	697b      	ldr	r3, [r7, #20]
 80182bc:	889b      	ldrh	r3, [r3, #4]
 80182be:	b29b      	uxth	r3, r3
 80182c0:	429a      	cmp	r2, r3
 80182c2:	f200 80da 	bhi.w	801847a <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80182c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182c8:	68ba      	ldr	r2, [r7, #8]
 80182ca:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80182cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182ce:	88db      	ldrh	r3, [r3, #6]
 80182d0:	b29a      	uxth	r2, r3
 80182d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182d4:	889b      	ldrh	r3, [r3, #4]
 80182d6:	b29b      	uxth	r3, r3
 80182d8:	429a      	cmp	r2, r3
 80182da:	d037      	beq.n	801834c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80182dc:	2300      	movs	r3, #0
 80182de:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80182e0:	e034      	b.n	801834c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 80182e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182e4:	88db      	ldrh	r3, [r3, #6]
 80182e6:	b29a      	uxth	r2, r3
 80182e8:	697b      	ldr	r3, [r7, #20]
 80182ea:	889b      	ldrh	r3, [r3, #4]
 80182ec:	b29b      	uxth	r3, r3
 80182ee:	429a      	cmp	r2, r3
 80182f0:	f200 80c5 	bhi.w	801847e <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 80182f4:	68fb      	ldr	r3, [r7, #12]
 80182f6:	68ba      	ldr	r2, [r7, #8]
 80182f8:	605a      	str	r2, [r3, #4]
      break;
 80182fa:	e027      	b.n	801834c <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 80182fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182fe:	889b      	ldrh	r3, [r3, #4]
 8018300:	b29a      	uxth	r2, r3
 8018302:	697b      	ldr	r3, [r7, #20]
 8018304:	889b      	ldrh	r3, [r3, #4]
 8018306:	b29b      	uxth	r3, r3
 8018308:	429a      	cmp	r2, r3
 801830a:	f000 80ba 	beq.w	8018482 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801830e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018310:	889b      	ldrh	r3, [r3, #4]
 8018312:	b29a      	uxth	r2, r3
 8018314:	697b      	ldr	r3, [r7, #20]
 8018316:	88db      	ldrh	r3, [r3, #6]
 8018318:	b29b      	uxth	r3, r3
 801831a:	429a      	cmp	r2, r3
 801831c:	f0c0 80b3 	bcc.w	8018486 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018322:	2b00      	cmp	r3, #0
 8018324:	d009      	beq.n	801833a <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8018326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018328:	88db      	ldrh	r3, [r3, #6]
 801832a:	b29a      	uxth	r2, r3
 801832c:	697b      	ldr	r3, [r7, #20]
 801832e:	889b      	ldrh	r3, [r3, #4]
 8018330:	b29b      	uxth	r3, r3
 8018332:	429a      	cmp	r2, r3
 8018334:	d001      	beq.n	801833a <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018336:	2300      	movs	r3, #0
 8018338:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801833a:	697b      	ldr	r3, [r7, #20]
 801833c:	681b      	ldr	r3, [r3, #0]
 801833e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018340:	697b      	ldr	r3, [r7, #20]
 8018342:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018346:	2b00      	cmp	r3, #0
 8018348:	d19a      	bne.n	8018280 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801834a:	e000      	b.n	801834e <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 801834c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801834e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018350:	2b00      	cmp	r3, #0
 8018352:	d12d      	bne.n	80183b0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8018354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018356:	2b00      	cmp	r3, #0
 8018358:	d01c      	beq.n	8018394 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801835a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801835c:	88db      	ldrh	r3, [r3, #6]
 801835e:	b29a      	uxth	r2, r3
 8018360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018362:	889b      	ldrh	r3, [r3, #4]
 8018364:	b29b      	uxth	r3, r3
 8018366:	429a      	cmp	r2, r3
 8018368:	d906      	bls.n	8018378 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 801836a:	4b51      	ldr	r3, [pc, #324]	; (80184b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801836c:	f240 12ab 	movw	r2, #427	; 0x1ab
 8018370:	4950      	ldr	r1, [pc, #320]	; (80184b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018372:	4851      	ldr	r0, [pc, #324]	; (80184b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018374:	f000 fe8c 	bl	8019090 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801837a:	68ba      	ldr	r2, [r7, #8]
 801837c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801837e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018380:	88db      	ldrh	r3, [r3, #6]
 8018382:	b29a      	uxth	r2, r3
 8018384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018386:	889b      	ldrh	r3, [r3, #4]
 8018388:	b29b      	uxth	r3, r3
 801838a:	429a      	cmp	r2, r3
 801838c:	d010      	beq.n	80183b0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 801838e:	2300      	movs	r3, #0
 8018390:	623b      	str	r3, [r7, #32]
 8018392:	e00d      	b.n	80183b0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018394:	68fb      	ldr	r3, [r7, #12]
 8018396:	685b      	ldr	r3, [r3, #4]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d006      	beq.n	80183aa <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 801839c:	4b44      	ldr	r3, [pc, #272]	; (80184b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801839e:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80183a2:	4946      	ldr	r1, [pc, #280]	; (80184bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80183a4:	4844      	ldr	r0, [pc, #272]	; (80184b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80183a6:	f000 fe73 	bl	8019090 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80183aa:	68fb      	ldr	r3, [r7, #12]
 80183ac:	68ba      	ldr	r2, [r7, #8]
 80183ae:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d105      	bne.n	80183c2 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 80183b6:	68fb      	ldr	r3, [r7, #12]
 80183b8:	7f9b      	ldrb	r3, [r3, #30]
 80183ba:	f003 0301 	and.w	r3, r3, #1
 80183be:	2b00      	cmp	r3, #0
 80183c0:	d059      	beq.n	8018476 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 80183c2:	6a3b      	ldr	r3, [r7, #32]
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d04f      	beq.n	8018468 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80183c8:	68fb      	ldr	r3, [r7, #12]
 80183ca:	685b      	ldr	r3, [r3, #4]
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d006      	beq.n	80183de <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80183d0:	68fb      	ldr	r3, [r7, #12]
 80183d2:	685b      	ldr	r3, [r3, #4]
 80183d4:	685b      	ldr	r3, [r3, #4]
 80183d6:	889b      	ldrh	r3, [r3, #4]
 80183d8:	b29b      	uxth	r3, r3
 80183da:	2b00      	cmp	r3, #0
 80183dc:	d002      	beq.n	80183e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80183de:	2300      	movs	r3, #0
 80183e0:	623b      	str	r3, [r7, #32]
 80183e2:	e041      	b.n	8018468 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80183e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183e6:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80183e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80183ee:	e012      	b.n	8018416 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 80183f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183f2:	685b      	ldr	r3, [r3, #4]
 80183f4:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80183f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183f8:	88db      	ldrh	r3, [r3, #6]
 80183fa:	b29a      	uxth	r2, r3
 80183fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183fe:	889b      	ldrh	r3, [r3, #4]
 8018400:	b29b      	uxth	r3, r3
 8018402:	429a      	cmp	r2, r3
 8018404:	d002      	beq.n	801840c <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8018406:	2300      	movs	r3, #0
 8018408:	623b      	str	r3, [r7, #32]
            break;
 801840a:	e007      	b.n	801841c <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 801840c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801840e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8018410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018412:	681b      	ldr	r3, [r3, #0]
 8018414:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018418:	2b00      	cmp	r3, #0
 801841a:	d1e9      	bne.n	80183f0 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801841c:	6a3b      	ldr	r3, [r7, #32]
 801841e:	2b00      	cmp	r3, #0
 8018420:	d022      	beq.n	8018468 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8018422:	68fb      	ldr	r3, [r7, #12]
 8018424:	685b      	ldr	r3, [r3, #4]
 8018426:	2b00      	cmp	r3, #0
 8018428:	d106      	bne.n	8018438 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801842a:	4b21      	ldr	r3, [pc, #132]	; (80184b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801842c:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8018430:	4923      	ldr	r1, [pc, #140]	; (80184c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018432:	4821      	ldr	r0, [pc, #132]	; (80184b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018434:	f000 fe2c 	bl	8019090 <iprintf>
          LWIP_ASSERT("sanity check",
 8018438:	68fb      	ldr	r3, [r7, #12]
 801843a:	685b      	ldr	r3, [r3, #4]
 801843c:	685b      	ldr	r3, [r3, #4]
 801843e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018440:	429a      	cmp	r2, r3
 8018442:	d106      	bne.n	8018452 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8018444:	4b1a      	ldr	r3, [pc, #104]	; (80184b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8018446:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801844a:	491d      	ldr	r1, [pc, #116]	; (80184c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801844c:	481a      	ldr	r0, [pc, #104]	; (80184b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801844e:	f000 fe1f 	bl	8019090 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8018452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018454:	681b      	ldr	r3, [r3, #0]
 8018456:	2b00      	cmp	r3, #0
 8018458:	d006      	beq.n	8018468 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 801845a:	4b15      	ldr	r3, [pc, #84]	; (80184b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801845c:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8018460:	4918      	ldr	r1, [pc, #96]	; (80184c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018462:	4815      	ldr	r0, [pc, #84]	; (80184b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018464:	f000 fe14 	bl	8019090 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8018468:	6a3b      	ldr	r3, [r7, #32]
 801846a:	2b00      	cmp	r3, #0
 801846c:	bf14      	ite	ne
 801846e:	2301      	movne	r3, #1
 8018470:	2300      	moveq	r3, #0
 8018472:	b2db      	uxtb	r3, r3
 8018474:	e018      	b.n	80184a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8018476:	2300      	movs	r3, #0
 8018478:	e016      	b.n	80184a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 801847a:	bf00      	nop
 801847c:	e004      	b.n	8018488 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 801847e:	bf00      	nop
 8018480:	e002      	b.n	8018488 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8018482:	bf00      	nop
 8018484:	e000      	b.n	8018488 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8018486:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8018488:	68b8      	ldr	r0, [r7, #8]
 801848a:	f7f8 f9bf 	bl	801080c <pbuf_clen>
 801848e:	4603      	mov	r3, r0
 8018490:	461a      	mov	r2, r3
 8018492:	4b0d      	ldr	r3, [pc, #52]	; (80184c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8018494:	881b      	ldrh	r3, [r3, #0]
 8018496:	1a9b      	subs	r3, r3, r2
 8018498:	b29a      	uxth	r2, r3
 801849a:	4b0b      	ldr	r3, [pc, #44]	; (80184c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801849c:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 801849e:	68b8      	ldr	r0, [r7, #8]
 80184a0:	f7f8 f91a 	bl	80106d8 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80184a4:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80184a8:	4618      	mov	r0, r3
 80184aa:	3730      	adds	r7, #48	; 0x30
 80184ac:	46bd      	mov	sp, r7
 80184ae:	bd80      	pop	{r7, pc}
 80184b0:	0801c598 	.word	0x0801c598
 80184b4:	0801c694 	.word	0x0801c694
 80184b8:	0801c600 	.word	0x0801c600
 80184bc:	0801c6b4 	.word	0x0801c6b4
 80184c0:	0801c6ec 	.word	0x0801c6ec
 80184c4:	0801c6fc 	.word	0x0801c6fc
 80184c8:	2000c93c 	.word	0x2000c93c

080184cc <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80184cc:	b580      	push	{r7, lr}
 80184ce:	b08e      	sub	sp, #56	; 0x38
 80184d0:	af00      	add	r7, sp, #0
 80184d2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 80184d4:	687b      	ldr	r3, [r7, #4]
 80184d6:	685b      	ldr	r3, [r3, #4]
 80184d8:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 80184da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184dc:	781b      	ldrb	r3, [r3, #0]
 80184de:	f003 030f 	and.w	r3, r3, #15
 80184e2:	009b      	lsls	r3, r3, #2
 80184e4:	2b14      	cmp	r3, #20
 80184e6:	f040 8131 	bne.w	801874c <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80184ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184ec:	88db      	ldrh	r3, [r3, #6]
 80184ee:	b29b      	uxth	r3, r3
 80184f0:	4618      	mov	r0, r3
 80184f2:	f7f6 fed7 	bl	800f2a4 <lwip_htons>
 80184f6:	4603      	mov	r3, r0
 80184f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80184fc:	b29b      	uxth	r3, r3
 80184fe:	00db      	lsls	r3, r3, #3
 8018500:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8018502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018504:	885b      	ldrh	r3, [r3, #2]
 8018506:	b29b      	uxth	r3, r3
 8018508:	4618      	mov	r0, r3
 801850a:	f7f6 fecb 	bl	800f2a4 <lwip_htons>
 801850e:	4603      	mov	r3, r0
 8018510:	461a      	mov	r2, r3
 8018512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018514:	781b      	ldrb	r3, [r3, #0]
 8018516:	b29b      	uxth	r3, r3
 8018518:	f003 030f 	and.w	r3, r3, #15
 801851c:	b29b      	uxth	r3, r3
 801851e:	009b      	lsls	r3, r3, #2
 8018520:	b29b      	uxth	r3, r3
 8018522:	1ad3      	subs	r3, r2, r3
 8018524:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8018526:	6878      	ldr	r0, [r7, #4]
 8018528:	f7f8 f970 	bl	801080c <pbuf_clen>
 801852c:	4603      	mov	r3, r0
 801852e:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8018530:	4b8d      	ldr	r3, [pc, #564]	; (8018768 <ip4_reass+0x29c>)
 8018532:	881b      	ldrh	r3, [r3, #0]
 8018534:	461a      	mov	r2, r3
 8018536:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018538:	4413      	add	r3, r2
 801853a:	2b0a      	cmp	r3, #10
 801853c:	dd10      	ble.n	8018560 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801853e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018540:	4619      	mov	r1, r3
 8018542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018544:	f7ff fd8e 	bl	8018064 <ip_reass_remove_oldest_datagram>
 8018548:	4603      	mov	r3, r0
 801854a:	2b00      	cmp	r3, #0
 801854c:	f000 8100 	beq.w	8018750 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8018550:	4b85      	ldr	r3, [pc, #532]	; (8018768 <ip4_reass+0x29c>)
 8018552:	881b      	ldrh	r3, [r3, #0]
 8018554:	461a      	mov	r2, r3
 8018556:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018558:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801855a:	2b0a      	cmp	r3, #10
 801855c:	f300 80f8 	bgt.w	8018750 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8018560:	4b82      	ldr	r3, [pc, #520]	; (801876c <ip4_reass+0x2a0>)
 8018562:	681b      	ldr	r3, [r3, #0]
 8018564:	633b      	str	r3, [r7, #48]	; 0x30
 8018566:	e015      	b.n	8018594 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8018568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801856a:	695a      	ldr	r2, [r3, #20]
 801856c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801856e:	68db      	ldr	r3, [r3, #12]
 8018570:	429a      	cmp	r2, r3
 8018572:	d10c      	bne.n	801858e <ip4_reass+0xc2>
 8018574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018576:	699a      	ldr	r2, [r3, #24]
 8018578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801857a:	691b      	ldr	r3, [r3, #16]
 801857c:	429a      	cmp	r2, r3
 801857e:	d106      	bne.n	801858e <ip4_reass+0xc2>
 8018580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018582:	899a      	ldrh	r2, [r3, #12]
 8018584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018586:	889b      	ldrh	r3, [r3, #4]
 8018588:	b29b      	uxth	r3, r3
 801858a:	429a      	cmp	r2, r3
 801858c:	d006      	beq.n	801859c <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801858e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018590:	681b      	ldr	r3, [r3, #0]
 8018592:	633b      	str	r3, [r7, #48]	; 0x30
 8018594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018596:	2b00      	cmp	r3, #0
 8018598:	d1e6      	bne.n	8018568 <ip4_reass+0x9c>
 801859a:	e000      	b.n	801859e <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801859c:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801859e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d109      	bne.n	80185b8 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80185a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80185a6:	4619      	mov	r1, r3
 80185a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80185aa:	f7ff fdbd 	bl	8018128 <ip_reass_enqueue_new_datagram>
 80185ae:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80185b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d11c      	bne.n	80185f0 <ip4_reass+0x124>
      goto nullreturn;
 80185b6:	e0ce      	b.n	8018756 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80185b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185ba:	88db      	ldrh	r3, [r3, #6]
 80185bc:	b29b      	uxth	r3, r3
 80185be:	4618      	mov	r0, r3
 80185c0:	f7f6 fe70 	bl	800f2a4 <lwip_htons>
 80185c4:	4603      	mov	r3, r0
 80185c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d110      	bne.n	80185f0 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80185ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185d0:	89db      	ldrh	r3, [r3, #14]
 80185d2:	4618      	mov	r0, r3
 80185d4:	f7f6 fe66 	bl	800f2a4 <lwip_htons>
 80185d8:	4603      	mov	r3, r0
 80185da:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80185de:	2b00      	cmp	r3, #0
 80185e0:	d006      	beq.n	80185f0 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80185e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185e4:	3308      	adds	r3, #8
 80185e6:	2214      	movs	r2, #20
 80185e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80185ea:	4618      	mov	r0, r3
 80185ec:	f000 fd3d 	bl	801906a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80185f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185f2:	88db      	ldrh	r3, [r3, #6]
 80185f4:	b29b      	uxth	r3, r3
 80185f6:	f003 0320 	and.w	r3, r3, #32
 80185fa:	2b00      	cmp	r3, #0
 80185fc:	bf0c      	ite	eq
 80185fe:	2301      	moveq	r3, #1
 8018600:	2300      	movne	r3, #0
 8018602:	b2db      	uxtb	r3, r3
 8018604:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8018606:	69fb      	ldr	r3, [r7, #28]
 8018608:	2b00      	cmp	r3, #0
 801860a:	d00e      	beq.n	801862a <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 801860c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801860e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018610:	4413      	add	r3, r2
 8018612:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8018614:	8b7a      	ldrh	r2, [r7, #26]
 8018616:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018618:	429a      	cmp	r2, r3
 801861a:	f0c0 8099 	bcc.w	8018750 <ip4_reass+0x284>
 801861e:	8b7b      	ldrh	r3, [r7, #26]
 8018620:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8018624:	4293      	cmp	r3, r2
 8018626:	f200 8093 	bhi.w	8018750 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801862a:	69fa      	ldr	r2, [r7, #28]
 801862c:	6879      	ldr	r1, [r7, #4]
 801862e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018630:	f7ff fde2 	bl	80181f8 <ip_reass_chain_frag_into_datagram_and_validate>
 8018634:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8018636:	697b      	ldr	r3, [r7, #20]
 8018638:	f1b3 3fff 	cmp.w	r3, #4294967295
 801863c:	f000 808a 	beq.w	8018754 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8018640:	4b49      	ldr	r3, [pc, #292]	; (8018768 <ip4_reass+0x29c>)
 8018642:	881a      	ldrh	r2, [r3, #0]
 8018644:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018646:	4413      	add	r3, r2
 8018648:	b29a      	uxth	r2, r3
 801864a:	4b47      	ldr	r3, [pc, #284]	; (8018768 <ip4_reass+0x29c>)
 801864c:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801864e:	69fb      	ldr	r3, [r7, #28]
 8018650:	2b00      	cmp	r3, #0
 8018652:	d00d      	beq.n	8018670 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8018654:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018656:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018658:	4413      	add	r3, r2
 801865a:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801865c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801865e:	8a7a      	ldrh	r2, [r7, #18]
 8018660:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8018662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018664:	7f9b      	ldrb	r3, [r3, #30]
 8018666:	f043 0301 	orr.w	r3, r3, #1
 801866a:	b2da      	uxtb	r2, r3
 801866c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801866e:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8018670:	697b      	ldr	r3, [r7, #20]
 8018672:	2b01      	cmp	r3, #1
 8018674:	d168      	bne.n	8018748 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8018676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018678:	8b9b      	ldrh	r3, [r3, #28]
 801867a:	3314      	adds	r3, #20
 801867c:	b29a      	uxth	r2, r3
 801867e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018680:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8018682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018684:	685b      	ldr	r3, [r3, #4]
 8018686:	685b      	ldr	r3, [r3, #4]
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 801868c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801868e:	685b      	ldr	r3, [r3, #4]
 8018690:	685b      	ldr	r3, [r3, #4]
 8018692:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8018694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018696:	3308      	adds	r3, #8
 8018698:	2214      	movs	r2, #20
 801869a:	4619      	mov	r1, r3
 801869c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801869e:	f000 fce4 	bl	801906a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 80186a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80186a4:	8b9b      	ldrh	r3, [r3, #28]
 80186a6:	4618      	mov	r0, r3
 80186a8:	f7f6 fdfc 	bl	800f2a4 <lwip_htons>
 80186ac:	4603      	mov	r3, r0
 80186ae:	461a      	mov	r2, r3
 80186b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186b2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80186b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186b6:	2200      	movs	r2, #0
 80186b8:	719a      	strb	r2, [r3, #6]
 80186ba:	2200      	movs	r2, #0
 80186bc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80186be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186c0:	2200      	movs	r2, #0
 80186c2:	729a      	strb	r2, [r3, #10]
 80186c4:	2200      	movs	r2, #0
 80186c6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80186c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80186ca:	685b      	ldr	r3, [r3, #4]
 80186cc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80186ce:	e00e      	b.n	80186ee <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 80186d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186d2:	685b      	ldr	r3, [r3, #4]
 80186d4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 80186d6:	f06f 0113 	mvn.w	r1, #19
 80186da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80186dc:	f7f7 ffd8 	bl	8010690 <pbuf_header>
      pbuf_cat(p, r);
 80186e0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80186e2:	6878      	ldr	r0, [r7, #4]
 80186e4:	f7f8 f8d2 	bl	801088c <pbuf_cat>
      r = iprh->next_pbuf;
 80186e8:	68fb      	ldr	r3, [r7, #12]
 80186ea:	681b      	ldr	r3, [r3, #0]
 80186ec:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80186ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d1ed      	bne.n	80186d0 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80186f4:	4b1d      	ldr	r3, [pc, #116]	; (801876c <ip4_reass+0x2a0>)
 80186f6:	681b      	ldr	r3, [r3, #0]
 80186f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80186fa:	429a      	cmp	r2, r3
 80186fc:	d102      	bne.n	8018704 <ip4_reass+0x238>
      ipr_prev = NULL;
 80186fe:	2300      	movs	r3, #0
 8018700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018702:	e010      	b.n	8018726 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018704:	4b19      	ldr	r3, [pc, #100]	; (801876c <ip4_reass+0x2a0>)
 8018706:	681b      	ldr	r3, [r3, #0]
 8018708:	62fb      	str	r3, [r7, #44]	; 0x2c
 801870a:	e007      	b.n	801871c <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 801870c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801870e:	681b      	ldr	r3, [r3, #0]
 8018710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018712:	429a      	cmp	r2, r3
 8018714:	d006      	beq.n	8018724 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018718:	681b      	ldr	r3, [r3, #0]
 801871a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801871c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801871e:	2b00      	cmp	r3, #0
 8018720:	d1f4      	bne.n	801870c <ip4_reass+0x240>
 8018722:	e000      	b.n	8018726 <ip4_reass+0x25a>
          break;
 8018724:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8018726:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018728:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801872a:	f7ff fd37 	bl	801819c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 801872e:	6878      	ldr	r0, [r7, #4]
 8018730:	f7f8 f86c 	bl	801080c <pbuf_clen>
 8018734:	4603      	mov	r3, r0
 8018736:	461a      	mov	r2, r3
 8018738:	4b0b      	ldr	r3, [pc, #44]	; (8018768 <ip4_reass+0x29c>)
 801873a:	881b      	ldrh	r3, [r3, #0]
 801873c:	1a9b      	subs	r3, r3, r2
 801873e:	b29a      	uxth	r2, r3
 8018740:	4b09      	ldr	r3, [pc, #36]	; (8018768 <ip4_reass+0x29c>)
 8018742:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8018744:	687b      	ldr	r3, [r7, #4]
 8018746:	e00a      	b.n	801875e <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8018748:	2300      	movs	r3, #0
 801874a:	e008      	b.n	801875e <ip4_reass+0x292>
    goto nullreturn;
 801874c:	bf00      	nop
 801874e:	e002      	b.n	8018756 <ip4_reass+0x28a>

nullreturn:
 8018750:	bf00      	nop
 8018752:	e000      	b.n	8018756 <ip4_reass+0x28a>
    goto nullreturn;
 8018754:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8018756:	6878      	ldr	r0, [r7, #4]
 8018758:	f7f7 ffbe 	bl	80106d8 <pbuf_free>
  return NULL;
 801875c:	2300      	movs	r3, #0
}
 801875e:	4618      	mov	r0, r3
 8018760:	3738      	adds	r7, #56	; 0x38
 8018762:	46bd      	mov	sp, r7
 8018764:	bd80      	pop	{r7, pc}
 8018766:	bf00      	nop
 8018768:	2000c93c 	.word	0x2000c93c
 801876c:	2000c938 	.word	0x2000c938

08018770 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8018770:	b580      	push	{r7, lr}
 8018772:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8018774:	2005      	movs	r0, #5
 8018776:	f7f7 f9a1 	bl	800fabc <memp_malloc>
 801877a:	4603      	mov	r3, r0
}
 801877c:	4618      	mov	r0, r3
 801877e:	bd80      	pop	{r7, pc}

08018780 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8018780:	b580      	push	{r7, lr}
 8018782:	b082      	sub	sp, #8
 8018784:	af00      	add	r7, sp, #0
 8018786:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8018788:	687b      	ldr	r3, [r7, #4]
 801878a:	2b00      	cmp	r3, #0
 801878c:	d106      	bne.n	801879c <ip_frag_free_pbuf_custom_ref+0x1c>
 801878e:	4b07      	ldr	r3, [pc, #28]	; (80187ac <ip_frag_free_pbuf_custom_ref+0x2c>)
 8018790:	f240 22ae 	movw	r2, #686	; 0x2ae
 8018794:	4906      	ldr	r1, [pc, #24]	; (80187b0 <ip_frag_free_pbuf_custom_ref+0x30>)
 8018796:	4807      	ldr	r0, [pc, #28]	; (80187b4 <ip_frag_free_pbuf_custom_ref+0x34>)
 8018798:	f000 fc7a 	bl	8019090 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801879c:	6879      	ldr	r1, [r7, #4]
 801879e:	2005      	movs	r0, #5
 80187a0:	f7f7 fa02 	bl	800fba8 <memp_free>
}
 80187a4:	bf00      	nop
 80187a6:	3708      	adds	r7, #8
 80187a8:	46bd      	mov	sp, r7
 80187aa:	bd80      	pop	{r7, pc}
 80187ac:	0801c598 	.word	0x0801c598
 80187b0:	0801c720 	.word	0x0801c720
 80187b4:	0801c600 	.word	0x0801c600

080187b8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80187b8:	b580      	push	{r7, lr}
 80187ba:	b084      	sub	sp, #16
 80187bc:	af00      	add	r7, sp, #0
 80187be:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80187c4:	68fb      	ldr	r3, [r7, #12]
 80187c6:	2b00      	cmp	r3, #0
 80187c8:	d106      	bne.n	80187d8 <ipfrag_free_pbuf_custom+0x20>
 80187ca:	4b11      	ldr	r3, [pc, #68]	; (8018810 <ipfrag_free_pbuf_custom+0x58>)
 80187cc:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80187d0:	4910      	ldr	r1, [pc, #64]	; (8018814 <ipfrag_free_pbuf_custom+0x5c>)
 80187d2:	4811      	ldr	r0, [pc, #68]	; (8018818 <ipfrag_free_pbuf_custom+0x60>)
 80187d4:	f000 fc5c 	bl	8019090 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 80187d8:	68fa      	ldr	r2, [r7, #12]
 80187da:	687b      	ldr	r3, [r7, #4]
 80187dc:	429a      	cmp	r2, r3
 80187de:	d006      	beq.n	80187ee <ipfrag_free_pbuf_custom+0x36>
 80187e0:	4b0b      	ldr	r3, [pc, #44]	; (8018810 <ipfrag_free_pbuf_custom+0x58>)
 80187e2:	f240 22b9 	movw	r2, #697	; 0x2b9
 80187e6:	490d      	ldr	r1, [pc, #52]	; (801881c <ipfrag_free_pbuf_custom+0x64>)
 80187e8:	480b      	ldr	r0, [pc, #44]	; (8018818 <ipfrag_free_pbuf_custom+0x60>)
 80187ea:	f000 fc51 	bl	8019090 <iprintf>
  if (pcr->original != NULL) {
 80187ee:	68fb      	ldr	r3, [r7, #12]
 80187f0:	695b      	ldr	r3, [r3, #20]
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d004      	beq.n	8018800 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80187f6:	68fb      	ldr	r3, [r7, #12]
 80187f8:	695b      	ldr	r3, [r3, #20]
 80187fa:	4618      	mov	r0, r3
 80187fc:	f7f7 ff6c 	bl	80106d8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8018800:	68f8      	ldr	r0, [r7, #12]
 8018802:	f7ff ffbd 	bl	8018780 <ip_frag_free_pbuf_custom_ref>
}
 8018806:	bf00      	nop
 8018808:	3710      	adds	r7, #16
 801880a:	46bd      	mov	sp, r7
 801880c:	bd80      	pop	{r7, pc}
 801880e:	bf00      	nop
 8018810:	0801c598 	.word	0x0801c598
 8018814:	0801c72c 	.word	0x0801c72c
 8018818:	0801c600 	.word	0x0801c600
 801881c:	0801c738 	.word	0x0801c738

08018820 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018820:	b580      	push	{r7, lr}
 8018822:	b092      	sub	sp, #72	; 0x48
 8018824:	af02      	add	r7, sp, #8
 8018826:	60f8      	str	r0, [r7, #12]
 8018828:	60b9      	str	r1, [r7, #8]
 801882a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801882c:	2300      	movs	r3, #0
 801882e:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8018830:	68bb      	ldr	r3, [r7, #8]
 8018832:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8018834:	3b14      	subs	r3, #20
 8018836:	2b00      	cmp	r3, #0
 8018838:	da00      	bge.n	801883c <ip4_frag+0x1c>
 801883a:	3307      	adds	r3, #7
 801883c:	10db      	asrs	r3, r3, #3
 801883e:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8018840:	2314      	movs	r3, #20
 8018842:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8018844:	68fb      	ldr	r3, [r7, #12]
 8018846:	685b      	ldr	r3, [r3, #4]
 8018848:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801884a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801884c:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801884e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018850:	781b      	ldrb	r3, [r3, #0]
 8018852:	f003 030f 	and.w	r3, r3, #15
 8018856:	009b      	lsls	r3, r3, #2
 8018858:	2b14      	cmp	r3, #20
 801885a:	d009      	beq.n	8018870 <ip4_frag+0x50>
 801885c:	4b79      	ldr	r3, [pc, #484]	; (8018a44 <ip4_frag+0x224>)
 801885e:	f240 22e1 	movw	r2, #737	; 0x2e1
 8018862:	4979      	ldr	r1, [pc, #484]	; (8018a48 <ip4_frag+0x228>)
 8018864:	4879      	ldr	r0, [pc, #484]	; (8018a4c <ip4_frag+0x22c>)
 8018866:	f000 fc13 	bl	8019090 <iprintf>
 801886a:	f06f 0305 	mvn.w	r3, #5
 801886e:	e0e5      	b.n	8018a3c <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8018870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018872:	88db      	ldrh	r3, [r3, #6]
 8018874:	b29b      	uxth	r3, r3
 8018876:	4618      	mov	r0, r3
 8018878:	f7f6 fd14 	bl	800f2a4 <lwip_htons>
 801887c:	4603      	mov	r3, r0
 801887e:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8018880:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018882:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018886:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8018888:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801888a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801888e:	2b00      	cmp	r3, #0
 8018890:	d009      	beq.n	80188a6 <ip4_frag+0x86>
 8018892:	4b6c      	ldr	r3, [pc, #432]	; (8018a44 <ip4_frag+0x224>)
 8018894:	f240 22e6 	movw	r2, #742	; 0x2e6
 8018898:	496d      	ldr	r1, [pc, #436]	; (8018a50 <ip4_frag+0x230>)
 801889a:	486c      	ldr	r0, [pc, #432]	; (8018a4c <ip4_frag+0x22c>)
 801889c:	f000 fbf8 	bl	8019090 <iprintf>
 80188a0:	f06f 0305 	mvn.w	r3, #5
 80188a4:	e0ca      	b.n	8018a3c <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80188a6:	68fb      	ldr	r3, [r7, #12]
 80188a8:	891b      	ldrh	r3, [r3, #8]
 80188aa:	3b14      	subs	r3, #20
 80188ac:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80188ae:	e0bc      	b.n	8018a2a <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80188b0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80188b2:	00da      	lsls	r2, r3, #3
 80188b4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80188b6:	4293      	cmp	r3, r2
 80188b8:	bfa8      	it	ge
 80188ba:	4613      	movge	r3, r2
 80188bc:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80188be:	2200      	movs	r2, #0
 80188c0:	2114      	movs	r1, #20
 80188c2:	2002      	movs	r0, #2
 80188c4:	f7f7 fb96 	bl	800fff4 <pbuf_alloc>
 80188c8:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80188ca:	6a3b      	ldr	r3, [r7, #32]
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	f000 80b2 	beq.w	8018a36 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80188d2:	68fb      	ldr	r3, [r7, #12]
 80188d4:	895b      	ldrh	r3, [r3, #10]
 80188d6:	2b13      	cmp	r3, #19
 80188d8:	d806      	bhi.n	80188e8 <ip4_frag+0xc8>
 80188da:	4b5a      	ldr	r3, [pc, #360]	; (8018a44 <ip4_frag+0x224>)
 80188dc:	f240 3209 	movw	r2, #777	; 0x309
 80188e0:	495c      	ldr	r1, [pc, #368]	; (8018a54 <ip4_frag+0x234>)
 80188e2:	485a      	ldr	r0, [pc, #360]	; (8018a4c <ip4_frag+0x22c>)
 80188e4:	f000 fbd4 	bl	8019090 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80188e8:	6a3b      	ldr	r3, [r7, #32]
 80188ea:	685b      	ldr	r3, [r3, #4]
 80188ec:	2214      	movs	r2, #20
 80188ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80188f0:	4618      	mov	r0, r3
 80188f2:	f000 fbba 	bl	801906a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80188f6:	6a3b      	ldr	r3, [r7, #32]
 80188f8:	685b      	ldr	r3, [r3, #4]
 80188fa:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 80188fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80188fe:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8018900:	e04f      	b.n	80189a2 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8018902:	68fb      	ldr	r3, [r7, #12]
 8018904:	895a      	ldrh	r2, [r3, #10]
 8018906:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8018908:	1ad3      	subs	r3, r2, r3
 801890a:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801890c:	8b7a      	ldrh	r2, [r7, #26]
 801890e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018910:	4293      	cmp	r3, r2
 8018912:	bf28      	it	cs
 8018914:	4613      	movcs	r3, r2
 8018916:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018918:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801891a:	2b00      	cmp	r3, #0
 801891c:	d105      	bne.n	801892a <ip4_frag+0x10a>
        poff = 0;
 801891e:	2300      	movs	r3, #0
 8018920:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8018922:	68fb      	ldr	r3, [r7, #12]
 8018924:	681b      	ldr	r3, [r3, #0]
 8018926:	60fb      	str	r3, [r7, #12]
        continue;
 8018928:	e03b      	b.n	80189a2 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801892a:	f7ff ff21 	bl	8018770 <ip_frag_alloc_pbuf_custom_ref>
 801892e:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8018930:	697b      	ldr	r3, [r7, #20]
 8018932:	2b00      	cmp	r3, #0
 8018934:	d103      	bne.n	801893e <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8018936:	6a38      	ldr	r0, [r7, #32]
 8018938:	f7f7 fece 	bl	80106d8 <pbuf_free>
        goto memerr;
 801893c:	e07c      	b.n	8018a38 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801893e:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018944:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8018946:	4413      	add	r3, r2
 8018948:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 801894a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801894c:	9201      	str	r2, [sp, #4]
 801894e:	9300      	str	r3, [sp, #0]
 8018950:	4603      	mov	r3, r0
 8018952:	2202      	movs	r2, #2
 8018954:	2004      	movs	r0, #4
 8018956:	f7f7 fce1 	bl	801031c <pbuf_alloced_custom>
 801895a:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 801895c:	693b      	ldr	r3, [r7, #16]
 801895e:	2b00      	cmp	r3, #0
 8018960:	d106      	bne.n	8018970 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8018962:	6978      	ldr	r0, [r7, #20]
 8018964:	f7ff ff0c 	bl	8018780 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8018968:	6a38      	ldr	r0, [r7, #32]
 801896a:	f7f7 feb5 	bl	80106d8 <pbuf_free>
        goto memerr;
 801896e:	e063      	b.n	8018a38 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8018970:	68f8      	ldr	r0, [r7, #12]
 8018972:	f7f7 ff63 	bl	801083c <pbuf_ref>
      pcr->original = p;
 8018976:	697b      	ldr	r3, [r7, #20]
 8018978:	68fa      	ldr	r2, [r7, #12]
 801897a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801897c:	697b      	ldr	r3, [r7, #20]
 801897e:	4a36      	ldr	r2, [pc, #216]	; (8018a58 <ip4_frag+0x238>)
 8018980:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8018982:	6939      	ldr	r1, [r7, #16]
 8018984:	6a38      	ldr	r0, [r7, #32]
 8018986:	f7f7 ff81 	bl	801088c <pbuf_cat>
      left_to_copy -= newpbuflen;
 801898a:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801898c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801898e:	1ad3      	subs	r3, r2, r3
 8018990:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8018992:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018994:	2b00      	cmp	r3, #0
 8018996:	d004      	beq.n	80189a2 <ip4_frag+0x182>
        poff = 0;
 8018998:	2300      	movs	r3, #0
 801899a:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801899c:	68fb      	ldr	r3, [r7, #12]
 801899e:	681b      	ldr	r3, [r3, #0]
 80189a0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80189a2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80189a4:	2b00      	cmp	r3, #0
 80189a6:	d1ac      	bne.n	8018902 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 80189a8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80189aa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80189ac:	4413      	add	r3, r2
 80189ae:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80189b0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80189b2:	68bb      	ldr	r3, [r7, #8]
 80189b4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80189b6:	3b14      	subs	r3, #20
 80189b8:	429a      	cmp	r2, r3
 80189ba:	bfd4      	ite	le
 80189bc:	2301      	movle	r3, #1
 80189be:	2300      	movgt	r3, #0
 80189c0:	b2db      	uxtb	r3, r3
 80189c2:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80189c4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80189c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80189ca:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 80189cc:	69fb      	ldr	r3, [r7, #28]
 80189ce:	2b00      	cmp	r3, #0
 80189d0:	d103      	bne.n	80189da <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 80189d2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80189d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80189d8:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80189da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80189dc:	4618      	mov	r0, r3
 80189de:	f7f6 fc61 	bl	800f2a4 <lwip_htons>
 80189e2:	4603      	mov	r3, r0
 80189e4:	461a      	mov	r2, r3
 80189e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189e8:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 80189ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80189ec:	3314      	adds	r3, #20
 80189ee:	b29b      	uxth	r3, r3
 80189f0:	4618      	mov	r0, r3
 80189f2:	f7f6 fc57 	bl	800f2a4 <lwip_htons>
 80189f6:	4603      	mov	r3, r0
 80189f8:	461a      	mov	r2, r3
 80189fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189fc:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80189fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a00:	2200      	movs	r2, #0
 8018a02:	729a      	strb	r2, [r3, #10]
 8018a04:	2200      	movs	r2, #0
 8018a06:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018a08:	68bb      	ldr	r3, [r7, #8]
 8018a0a:	695b      	ldr	r3, [r3, #20]
 8018a0c:	687a      	ldr	r2, [r7, #4]
 8018a0e:	6a39      	ldr	r1, [r7, #32]
 8018a10:	68b8      	ldr	r0, [r7, #8]
 8018a12:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8018a14:	6a38      	ldr	r0, [r7, #32]
 8018a16:	f7f7 fe5f 	bl	80106d8 <pbuf_free>
    left -= fragsize;
 8018a1a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018a1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018a1e:	1ad3      	subs	r3, r2, r3
 8018a20:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8018a22:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8018a24:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8018a26:	4413      	add	r3, r2
 8018a28:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8018a2a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018a2c:	2b00      	cmp	r3, #0
 8018a2e:	f47f af3f 	bne.w	80188b0 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018a32:	2300      	movs	r3, #0
 8018a34:	e002      	b.n	8018a3c <ip4_frag+0x21c>
      goto memerr;
 8018a36:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8018a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a3c:	4618      	mov	r0, r3
 8018a3e:	3740      	adds	r7, #64	; 0x40
 8018a40:	46bd      	mov	sp, r7
 8018a42:	bd80      	pop	{r7, pc}
 8018a44:	0801c598 	.word	0x0801c598
 8018a48:	0801c744 	.word	0x0801c744
 8018a4c:	0801c600 	.word	0x0801c600
 8018a50:	0801c76c 	.word	0x0801c76c
 8018a54:	0801c788 	.word	0x0801c788
 8018a58:	080187b9 	.word	0x080187b9

08018a5c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8018a5c:	b580      	push	{r7, lr}
 8018a5e:	b086      	sub	sp, #24
 8018a60:	af00      	add	r7, sp, #0
 8018a62:	6078      	str	r0, [r7, #4]
 8018a64:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8018a66:	230e      	movs	r3, #14
 8018a68:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	895b      	ldrh	r3, [r3, #10]
 8018a6e:	2b0e      	cmp	r3, #14
 8018a70:	d977      	bls.n	8018b62 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8018a72:	687b      	ldr	r3, [r7, #4]
 8018a74:	685b      	ldr	r3, [r3, #4]
 8018a76:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8018a78:	693b      	ldr	r3, [r7, #16]
 8018a7a:	7b1a      	ldrb	r2, [r3, #12]
 8018a7c:	7b5b      	ldrb	r3, [r3, #13]
 8018a7e:	021b      	lsls	r3, r3, #8
 8018a80:	4313      	orrs	r3, r2
 8018a82:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8018a84:	693b      	ldr	r3, [r7, #16]
 8018a86:	781b      	ldrb	r3, [r3, #0]
 8018a88:	f003 0301 	and.w	r3, r3, #1
 8018a8c:	2b00      	cmp	r3, #0
 8018a8e:	d023      	beq.n	8018ad8 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8018a90:	693b      	ldr	r3, [r7, #16]
 8018a92:	781b      	ldrb	r3, [r3, #0]
 8018a94:	2b01      	cmp	r3, #1
 8018a96:	d10f      	bne.n	8018ab8 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018a98:	693b      	ldr	r3, [r7, #16]
 8018a9a:	785b      	ldrb	r3, [r3, #1]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d11b      	bne.n	8018ad8 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8018aa0:	693b      	ldr	r3, [r7, #16]
 8018aa2:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018aa4:	2b5e      	cmp	r3, #94	; 0x5e
 8018aa6:	d117      	bne.n	8018ad8 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8018aa8:	687b      	ldr	r3, [r7, #4]
 8018aaa:	7b5b      	ldrb	r3, [r3, #13]
 8018aac:	f043 0310 	orr.w	r3, r3, #16
 8018ab0:	b2da      	uxtb	r2, r3
 8018ab2:	687b      	ldr	r3, [r7, #4]
 8018ab4:	735a      	strb	r2, [r3, #13]
 8018ab6:	e00f      	b.n	8018ad8 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8018ab8:	693b      	ldr	r3, [r7, #16]
 8018aba:	2206      	movs	r2, #6
 8018abc:	4930      	ldr	r1, [pc, #192]	; (8018b80 <ethernet_input+0x124>)
 8018abe:	4618      	mov	r0, r3
 8018ac0:	f000 fac4 	bl	801904c <memcmp>
 8018ac4:	4603      	mov	r3, r0
 8018ac6:	2b00      	cmp	r3, #0
 8018ac8:	d106      	bne.n	8018ad8 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	7b5b      	ldrb	r3, [r3, #13]
 8018ace:	f043 0308 	orr.w	r3, r3, #8
 8018ad2:	b2da      	uxtb	r2, r3
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8018ad8:	89fb      	ldrh	r3, [r7, #14]
 8018ada:	2b08      	cmp	r3, #8
 8018adc:	d003      	beq.n	8018ae6 <ethernet_input+0x8a>
 8018ade:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8018ae2:	d01e      	beq.n	8018b22 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8018ae4:	e044      	b.n	8018b70 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018ae6:	683b      	ldr	r3, [r7, #0]
 8018ae8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8018aec:	f003 0308 	and.w	r3, r3, #8
 8018af0:	2b00      	cmp	r3, #0
 8018af2:	d038      	beq.n	8018b66 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	895b      	ldrh	r3, [r3, #10]
 8018af8:	461a      	mov	r2, r3
 8018afa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018afe:	429a      	cmp	r2, r3
 8018b00:	db33      	blt.n	8018b6a <ethernet_input+0x10e>
 8018b02:	8afb      	ldrh	r3, [r7, #22]
 8018b04:	425b      	negs	r3, r3
 8018b06:	b29b      	uxth	r3, r3
 8018b08:	b21b      	sxth	r3, r3
 8018b0a:	4619      	mov	r1, r3
 8018b0c:	6878      	ldr	r0, [r7, #4]
 8018b0e:	f7f7 fdbf 	bl	8010690 <pbuf_header>
 8018b12:	4603      	mov	r3, r0
 8018b14:	2b00      	cmp	r3, #0
 8018b16:	d128      	bne.n	8018b6a <ethernet_input+0x10e>
        ip4_input(p, netif);
 8018b18:	6839      	ldr	r1, [r7, #0]
 8018b1a:	6878      	ldr	r0, [r7, #4]
 8018b1c:	f7fe ff80 	bl	8017a20 <ip4_input>
      break;
 8018b20:	e01d      	b.n	8018b5e <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018b22:	683b      	ldr	r3, [r7, #0]
 8018b24:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8018b28:	f003 0308 	and.w	r3, r3, #8
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	d01e      	beq.n	8018b6e <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	895b      	ldrh	r3, [r3, #10]
 8018b34:	461a      	mov	r2, r3
 8018b36:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018b3a:	429a      	cmp	r2, r3
 8018b3c:	db15      	blt.n	8018b6a <ethernet_input+0x10e>
 8018b3e:	8afb      	ldrh	r3, [r7, #22]
 8018b40:	425b      	negs	r3, r3
 8018b42:	b29b      	uxth	r3, r3
 8018b44:	b21b      	sxth	r3, r3
 8018b46:	4619      	mov	r1, r3
 8018b48:	6878      	ldr	r0, [r7, #4]
 8018b4a:	f7f7 fda1 	bl	8010690 <pbuf_header>
 8018b4e:	4603      	mov	r3, r0
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d10a      	bne.n	8018b6a <ethernet_input+0x10e>
        etharp_input(p, netif);
 8018b54:	6839      	ldr	r1, [r7, #0]
 8018b56:	6878      	ldr	r0, [r7, #4]
 8018b58:	f7fe f94e 	bl	8016df8 <etharp_input>
      break;
 8018b5c:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8018b5e:	2300      	movs	r3, #0
 8018b60:	e00a      	b.n	8018b78 <ethernet_input+0x11c>
    goto free_and_return;
 8018b62:	bf00      	nop
 8018b64:	e004      	b.n	8018b70 <ethernet_input+0x114>
        goto free_and_return;
 8018b66:	bf00      	nop
 8018b68:	e002      	b.n	8018b70 <ethernet_input+0x114>

free_and_return:
 8018b6a:	bf00      	nop
 8018b6c:	e000      	b.n	8018b70 <ethernet_input+0x114>
        goto free_and_return;
 8018b6e:	bf00      	nop
  pbuf_free(p);
 8018b70:	6878      	ldr	r0, [r7, #4]
 8018b72:	f7f7 fdb1 	bl	80106d8 <pbuf_free>
  return ERR_OK;
 8018b76:	2300      	movs	r3, #0
}
 8018b78:	4618      	mov	r0, r3
 8018b7a:	3718      	adds	r7, #24
 8018b7c:	46bd      	mov	sp, r7
 8018b7e:	bd80      	pop	{r7, pc}
 8018b80:	0801c98c 	.word	0x0801c98c

08018b84 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8018b84:	b580      	push	{r7, lr}
 8018b86:	b086      	sub	sp, #24
 8018b88:	af00      	add	r7, sp, #0
 8018b8a:	60f8      	str	r0, [r7, #12]
 8018b8c:	60b9      	str	r1, [r7, #8]
 8018b8e:	607a      	str	r2, [r7, #4]
 8018b90:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8018b92:	8c3b      	ldrh	r3, [r7, #32]
 8018b94:	4618      	mov	r0, r3
 8018b96:	f7f6 fb85 	bl	800f2a4 <lwip_htons>
 8018b9a:	4603      	mov	r3, r0
 8018b9c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8018b9e:	210e      	movs	r1, #14
 8018ba0:	68b8      	ldr	r0, [r7, #8]
 8018ba2:	f7f7 fd75 	bl	8010690 <pbuf_header>
 8018ba6:	4603      	mov	r3, r0
 8018ba8:	2b00      	cmp	r3, #0
 8018baa:	d125      	bne.n	8018bf8 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8018bac:	68bb      	ldr	r3, [r7, #8]
 8018bae:	685b      	ldr	r3, [r3, #4]
 8018bb0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8018bb2:	693b      	ldr	r3, [r7, #16]
 8018bb4:	8afa      	ldrh	r2, [r7, #22]
 8018bb6:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8018bb8:	693b      	ldr	r3, [r7, #16]
 8018bba:	2206      	movs	r2, #6
 8018bbc:	6839      	ldr	r1, [r7, #0]
 8018bbe:	4618      	mov	r0, r3
 8018bc0:	f000 fa53 	bl	801906a <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8018bc4:	693b      	ldr	r3, [r7, #16]
 8018bc6:	3306      	adds	r3, #6
 8018bc8:	2206      	movs	r2, #6
 8018bca:	6879      	ldr	r1, [r7, #4]
 8018bcc:	4618      	mov	r0, r3
 8018bce:	f000 fa4c 	bl	801906a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8018bd2:	68fb      	ldr	r3, [r7, #12]
 8018bd4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018bd8:	2b06      	cmp	r3, #6
 8018bda:	d006      	beq.n	8018bea <ethernet_output+0x66>
 8018bdc:	4b0a      	ldr	r3, [pc, #40]	; (8018c08 <ethernet_output+0x84>)
 8018bde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8018be2:	490a      	ldr	r1, [pc, #40]	; (8018c0c <ethernet_output+0x88>)
 8018be4:	480a      	ldr	r0, [pc, #40]	; (8018c10 <ethernet_output+0x8c>)
 8018be6:	f000 fa53 	bl	8019090 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	699b      	ldr	r3, [r3, #24]
 8018bee:	68b9      	ldr	r1, [r7, #8]
 8018bf0:	68f8      	ldr	r0, [r7, #12]
 8018bf2:	4798      	blx	r3
 8018bf4:	4603      	mov	r3, r0
 8018bf6:	e002      	b.n	8018bfe <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8018bf8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8018bfa:	f06f 0301 	mvn.w	r3, #1
}
 8018bfe:	4618      	mov	r0, r3
 8018c00:	3718      	adds	r7, #24
 8018c02:	46bd      	mov	sp, r7
 8018c04:	bd80      	pop	{r7, pc}
 8018c06:	bf00      	nop
 8018c08:	0801c7a8 	.word	0x0801c7a8
 8018c0c:	0801c800 	.word	0x0801c800
 8018c10:	0801c834 	.word	0x0801c834

08018c14 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8018c14:	b580      	push	{r7, lr}
 8018c16:	b086      	sub	sp, #24
 8018c18:	af00      	add	r7, sp, #0
 8018c1a:	6078      	str	r0, [r7, #4]
 8018c1c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8018c1e:	683b      	ldr	r3, [r7, #0]
 8018c20:	60bb      	str	r3, [r7, #8]
 8018c22:	2304      	movs	r3, #4
 8018c24:	60fb      	str	r3, [r7, #12]
 8018c26:	2300      	movs	r3, #0
 8018c28:	613b      	str	r3, [r7, #16]
 8018c2a:	2300      	movs	r3, #0
 8018c2c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8018c2e:	f107 0308 	add.w	r3, r7, #8
 8018c32:	2100      	movs	r1, #0
 8018c34:	4618      	mov	r0, r3
 8018c36:	f7f1 fbca 	bl	800a3ce <osMessageCreate>
 8018c3a:	4602      	mov	r2, r0
 8018c3c:	687b      	ldr	r3, [r7, #4]
 8018c3e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8018c40:	687b      	ldr	r3, [r7, #4]
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d102      	bne.n	8018c4e <sys_mbox_new+0x3a>
    return ERR_MEM;
 8018c48:	f04f 33ff 	mov.w	r3, #4294967295
 8018c4c:	e000      	b.n	8018c50 <sys_mbox_new+0x3c>

  return ERR_OK;
 8018c4e:	2300      	movs	r3, #0
}
 8018c50:	4618      	mov	r0, r3
 8018c52:	3718      	adds	r7, #24
 8018c54:	46bd      	mov	sp, r7
 8018c56:	bd80      	pop	{r7, pc}

08018c58 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8018c58:	b580      	push	{r7, lr}
 8018c5a:	b082      	sub	sp, #8
 8018c5c:	af00      	add	r7, sp, #0
 8018c5e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	4618      	mov	r0, r3
 8018c66:	f7f1 fc8f 	bl	800a588 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 8018c6a:	687b      	ldr	r3, [r7, #4]
 8018c6c:	681b      	ldr	r3, [r3, #0]
 8018c6e:	4618      	mov	r0, r3
 8018c70:	f7f1 fca0 	bl	800a5b4 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 8018c74:	bf00      	nop
 8018c76:	3708      	adds	r7, #8
 8018c78:	46bd      	mov	sp, r7
 8018c7a:	bd80      	pop	{r7, pc}

08018c7c <sys_mbox_post>:

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 8018c7c:	b580      	push	{r7, lr}
 8018c7e:	b082      	sub	sp, #8
 8018c80:	af00      	add	r7, sp, #0
 8018c82:	6078      	str	r0, [r7, #4]
 8018c84:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 8018c86:	bf00      	nop
 8018c88:	687b      	ldr	r3, [r7, #4]
 8018c8a:	681b      	ldr	r3, [r3, #0]
 8018c8c:	6839      	ldr	r1, [r7, #0]
 8018c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8018c92:	4618      	mov	r0, r3
 8018c94:	f7f1 fbc4 	bl	800a420 <osMessagePut>
 8018c98:	4603      	mov	r3, r0
 8018c9a:	2b00      	cmp	r3, #0
 8018c9c:	d1f4      	bne.n	8018c88 <sys_mbox_post+0xc>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 8018c9e:	bf00      	nop
 8018ca0:	3708      	adds	r7, #8
 8018ca2:	46bd      	mov	sp, r7
 8018ca4:	bd80      	pop	{r7, pc}

08018ca6 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8018ca6:	b580      	push	{r7, lr}
 8018ca8:	b084      	sub	sp, #16
 8018caa:	af00      	add	r7, sp, #0
 8018cac:	6078      	str	r0, [r7, #4]
 8018cae:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	681b      	ldr	r3, [r3, #0]
 8018cb4:	6839      	ldr	r1, [r7, #0]
 8018cb6:	2200      	movs	r2, #0
 8018cb8:	4618      	mov	r0, r3
 8018cba:	f7f1 fbb1 	bl	800a420 <osMessagePut>
 8018cbe:	4603      	mov	r3, r0
 8018cc0:	2b00      	cmp	r3, #0
 8018cc2:	d102      	bne.n	8018cca <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8018cc4:	2300      	movs	r3, #0
 8018cc6:	73fb      	strb	r3, [r7, #15]
 8018cc8:	e001      	b.n	8018cce <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8018cca:	23ff      	movs	r3, #255	; 0xff
 8018ccc:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8018cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018cd2:	4618      	mov	r0, r3
 8018cd4:	3710      	adds	r7, #16
 8018cd6:	46bd      	mov	sp, r7
 8018cd8:	bd80      	pop	{r7, pc}

08018cda <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8018cda:	b580      	push	{r7, lr}
 8018cdc:	b08c      	sub	sp, #48	; 0x30
 8018cde:	af00      	add	r7, sp, #0
 8018ce0:	61f8      	str	r0, [r7, #28]
 8018ce2:	61b9      	str	r1, [r7, #24]
 8018ce4:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8018ce6:	f7f1 f99b 	bl	800a020 <osKernelSysTick>
 8018cea:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8018cec:	697b      	ldr	r3, [r7, #20]
 8018cee:	2b00      	cmp	r3, #0
 8018cf0:	d017      	beq.n	8018d22 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8018cf2:	69fb      	ldr	r3, [r7, #28]
 8018cf4:	6819      	ldr	r1, [r3, #0]
 8018cf6:	f107 0320 	add.w	r3, r7, #32
 8018cfa:	697a      	ldr	r2, [r7, #20]
 8018cfc:	4618      	mov	r0, r3
 8018cfe:	f7f1 fbcf 	bl	800a4a0 <osMessageGet>

    if(event.status == osEventMessage)
 8018d02:	6a3b      	ldr	r3, [r7, #32]
 8018d04:	2b10      	cmp	r3, #16
 8018d06:	d109      	bne.n	8018d1c <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8018d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d0a:	461a      	mov	r2, r3
 8018d0c:	69bb      	ldr	r3, [r7, #24]
 8018d0e:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8018d10:	f7f1 f986 	bl	800a020 <osKernelSysTick>
 8018d14:	4602      	mov	r2, r0
 8018d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018d18:	1ad3      	subs	r3, r2, r3
 8018d1a:	e019      	b.n	8018d50 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8018d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8018d20:	e016      	b.n	8018d50 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8018d22:	69fb      	ldr	r3, [r7, #28]
 8018d24:	6819      	ldr	r1, [r3, #0]
 8018d26:	463b      	mov	r3, r7
 8018d28:	f04f 32ff 	mov.w	r2, #4294967295
 8018d2c:	4618      	mov	r0, r3
 8018d2e:	f7f1 fbb7 	bl	800a4a0 <osMessageGet>
 8018d32:	f107 0320 	add.w	r3, r7, #32
 8018d36:	463a      	mov	r2, r7
 8018d38:	ca07      	ldmia	r2, {r0, r1, r2}
 8018d3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8018d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d40:	461a      	mov	r2, r3
 8018d42:	69bb      	ldr	r3, [r7, #24]
 8018d44:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8018d46:	f7f1 f96b 	bl	800a020 <osKernelSysTick>
 8018d4a:	4602      	mov	r2, r0
 8018d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018d4e:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8018d50:	4618      	mov	r0, r3
 8018d52:	3730      	adds	r7, #48	; 0x30
 8018d54:	46bd      	mov	sp, r7
 8018d56:	bd80      	pop	{r7, pc}

08018d58 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8018d58:	b580      	push	{r7, lr}
 8018d5a:	b086      	sub	sp, #24
 8018d5c:	af00      	add	r7, sp, #0
 8018d5e:	6078      	str	r0, [r7, #4]
 8018d60:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 8018d62:	687b      	ldr	r3, [r7, #4]
 8018d64:	6819      	ldr	r1, [r3, #0]
 8018d66:	f107 030c 	add.w	r3, r7, #12
 8018d6a:	2200      	movs	r2, #0
 8018d6c:	4618      	mov	r0, r3
 8018d6e:	f7f1 fb97 	bl	800a4a0 <osMessageGet>

  if(event.status == osEventMessage)
 8018d72:	68fb      	ldr	r3, [r7, #12]
 8018d74:	2b10      	cmp	r3, #16
 8018d76:	d105      	bne.n	8018d84 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 8018d78:	693b      	ldr	r3, [r7, #16]
 8018d7a:	461a      	mov	r2, r3
 8018d7c:	683b      	ldr	r3, [r7, #0]
 8018d7e:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 8018d80:	2300      	movs	r3, #0
 8018d82:	e001      	b.n	8018d88 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 8018d84:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8018d88:	4618      	mov	r0, r3
 8018d8a:	3718      	adds	r7, #24
 8018d8c:	46bd      	mov	sp, r7
 8018d8e:	bd80      	pop	{r7, pc}

08018d90 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8018d90:	b480      	push	{r7}
 8018d92:	b083      	sub	sp, #12
 8018d94:	af00      	add	r7, sp, #0
 8018d96:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8018d98:	687b      	ldr	r3, [r7, #4]
 8018d9a:	681b      	ldr	r3, [r3, #0]
 8018d9c:	2b00      	cmp	r3, #0
 8018d9e:	d101      	bne.n	8018da4 <sys_mbox_valid+0x14>
    return 0;
 8018da0:	2300      	movs	r3, #0
 8018da2:	e000      	b.n	8018da6 <sys_mbox_valid+0x16>
  else
    return 1;
 8018da4:	2301      	movs	r3, #1
}
 8018da6:	4618      	mov	r0, r3
 8018da8:	370c      	adds	r7, #12
 8018daa:	46bd      	mov	sp, r7
 8018dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018db0:	4770      	bx	lr

08018db2 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8018db2:	b480      	push	{r7}
 8018db4:	b083      	sub	sp, #12
 8018db6:	af00      	add	r7, sp, #0
 8018db8:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	2200      	movs	r2, #0
 8018dbe:	601a      	str	r2, [r3, #0]
}
 8018dc0:	bf00      	nop
 8018dc2:	370c      	adds	r7, #12
 8018dc4:	46bd      	mov	sp, r7
 8018dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dca:	4770      	bx	lr

08018dcc <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8018dcc:	b580      	push	{r7, lr}
 8018dce:	b084      	sub	sp, #16
 8018dd0:	af00      	add	r7, sp, #0
 8018dd2:	6078      	str	r0, [r7, #4]
 8018dd4:	460b      	mov	r3, r1
 8018dd6:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 8018dd8:	2300      	movs	r3, #0
 8018dda:	60bb      	str	r3, [r7, #8]
 8018ddc:	2300      	movs	r3, #0
 8018dde:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8018de0:	f107 0308 	add.w	r3, r7, #8
 8018de4:	2101      	movs	r1, #1
 8018de6:	4618      	mov	r0, r3
 8018de8:	f7f1 fa26 	bl	800a238 <osSemaphoreCreate>
 8018dec:	4602      	mov	r2, r0
 8018dee:	687b      	ldr	r3, [r7, #4]
 8018df0:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	681b      	ldr	r3, [r3, #0]
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d102      	bne.n	8018e00 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8018dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8018dfe:	e009      	b.n	8018e14 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8018e00:	78fb      	ldrb	r3, [r7, #3]
 8018e02:	2b00      	cmp	r3, #0
 8018e04:	d105      	bne.n	8018e12 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	681b      	ldr	r3, [r3, #0]
 8018e0a:	2100      	movs	r1, #0
 8018e0c:	4618      	mov	r0, r3
 8018e0e:	f7f1 fa47 	bl	800a2a0 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8018e12:	2300      	movs	r3, #0
}
 8018e14:	4618      	mov	r0, r3
 8018e16:	3710      	adds	r7, #16
 8018e18:	46bd      	mov	sp, r7
 8018e1a:	bd80      	pop	{r7, pc}

08018e1c <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 8018e1c:	b580      	push	{r7, lr}
 8018e1e:	b084      	sub	sp, #16
 8018e20:	af00      	add	r7, sp, #0
 8018e22:	6078      	str	r0, [r7, #4]
 8018e24:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8018e26:	f7f1 f8fb 	bl	800a020 <osKernelSysTick>
 8018e2a:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8018e2c:	683b      	ldr	r3, [r7, #0]
 8018e2e:	2b00      	cmp	r3, #0
 8018e30:	d011      	beq.n	8018e56 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8018e32:	687b      	ldr	r3, [r7, #4]
 8018e34:	681b      	ldr	r3, [r3, #0]
 8018e36:	6839      	ldr	r1, [r7, #0]
 8018e38:	4618      	mov	r0, r3
 8018e3a:	f7f1 fa31 	bl	800a2a0 <osSemaphoreWait>
 8018e3e:	4603      	mov	r3, r0
 8018e40:	2b00      	cmp	r3, #0
 8018e42:	d105      	bne.n	8018e50 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8018e44:	f7f1 f8ec 	bl	800a020 <osKernelSysTick>
 8018e48:	4602      	mov	r2, r0
 8018e4a:	68fb      	ldr	r3, [r7, #12]
 8018e4c:	1ad3      	subs	r3, r2, r3
 8018e4e:	e012      	b.n	8018e76 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8018e50:	f04f 33ff 	mov.w	r3, #4294967295
 8018e54:	e00f      	b.n	8018e76 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 8018e56:	bf00      	nop
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8018e60:	4618      	mov	r0, r3
 8018e62:	f7f1 fa1d 	bl	800a2a0 <osSemaphoreWait>
 8018e66:	4603      	mov	r3, r0
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d1f5      	bne.n	8018e58 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 8018e6c:	f7f1 f8d8 	bl	800a020 <osKernelSysTick>
 8018e70:	4602      	mov	r2, r0
 8018e72:	68fb      	ldr	r3, [r7, #12]
 8018e74:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8018e76:	4618      	mov	r0, r3
 8018e78:	3710      	adds	r7, #16
 8018e7a:	46bd      	mov	sp, r7
 8018e7c:	bd80      	pop	{r7, pc}

08018e7e <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8018e7e:	b580      	push	{r7, lr}
 8018e80:	b082      	sub	sp, #8
 8018e82:	af00      	add	r7, sp, #0
 8018e84:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8018e86:	687b      	ldr	r3, [r7, #4]
 8018e88:	681b      	ldr	r3, [r3, #0]
 8018e8a:	4618      	mov	r0, r3
 8018e8c:	f7f1 fa56 	bl	800a33c <osSemaphoreRelease>
}
 8018e90:	bf00      	nop
 8018e92:	3708      	adds	r7, #8
 8018e94:	46bd      	mov	sp, r7
 8018e96:	bd80      	pop	{r7, pc}

08018e98 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8018e98:	b580      	push	{r7, lr}
 8018e9a:	b082      	sub	sp, #8
 8018e9c:	af00      	add	r7, sp, #0
 8018e9e:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8018ea0:	687b      	ldr	r3, [r7, #4]
 8018ea2:	681b      	ldr	r3, [r3, #0]
 8018ea4:	4618      	mov	r0, r3
 8018ea6:	f7f1 fa7f 	bl	800a3a8 <osSemaphoreDelete>
}
 8018eaa:	bf00      	nop
 8018eac:	3708      	adds	r7, #8
 8018eae:	46bd      	mov	sp, r7
 8018eb0:	bd80      	pop	{r7, pc}

08018eb2 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8018eb2:	b480      	push	{r7}
 8018eb4:	b083      	sub	sp, #12
 8018eb6:	af00      	add	r7, sp, #0
 8018eb8:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8018eba:	687b      	ldr	r3, [r7, #4]
 8018ebc:	681b      	ldr	r3, [r3, #0]
 8018ebe:	2b00      	cmp	r3, #0
 8018ec0:	d101      	bne.n	8018ec6 <sys_sem_valid+0x14>
    return 0;
 8018ec2:	2300      	movs	r3, #0
 8018ec4:	e000      	b.n	8018ec8 <sys_sem_valid+0x16>
  else
    return 1;
 8018ec6:	2301      	movs	r3, #1
}
 8018ec8:	4618      	mov	r0, r3
 8018eca:	370c      	adds	r7, #12
 8018ecc:	46bd      	mov	sp, r7
 8018ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ed2:	4770      	bx	lr

08018ed4 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8018ed4:	b480      	push	{r7}
 8018ed6:	b083      	sub	sp, #12
 8018ed8:	af00      	add	r7, sp, #0
 8018eda:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	2200      	movs	r2, #0
 8018ee0:	601a      	str	r2, [r3, #0]
}
 8018ee2:	bf00      	nop
 8018ee4:	370c      	adds	r7, #12
 8018ee6:	46bd      	mov	sp, r7
 8018ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018eec:	4770      	bx	lr
	...

08018ef0 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8018ef0:	b580      	push	{r7, lr}
 8018ef2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8018ef4:	4803      	ldr	r0, [pc, #12]	; (8018f04 <sys_init+0x14>)
 8018ef6:	f7f1 f903 	bl	800a100 <osMutexCreate>
 8018efa:	4602      	mov	r2, r0
 8018efc:	4b02      	ldr	r3, [pc, #8]	; (8018f08 <sys_init+0x18>)
 8018efe:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8018f00:	bf00      	nop
 8018f02:	bd80      	pop	{r7, pc}
 8018f04:	0801c99c 	.word	0x0801c99c
 8018f08:	20010120 	.word	0x20010120

08018f0c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8018f0c:	b580      	push	{r7, lr}
 8018f0e:	b084      	sub	sp, #16
 8018f10:	af00      	add	r7, sp, #0
 8018f12:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8018f14:	2300      	movs	r3, #0
 8018f16:	60bb      	str	r3, [r7, #8]
 8018f18:	2300      	movs	r3, #0
 8018f1a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8018f1c:	f107 0308 	add.w	r3, r7, #8
 8018f20:	4618      	mov	r0, r3
 8018f22:	f7f1 f8ed 	bl	800a100 <osMutexCreate>
 8018f26:	4602      	mov	r2, r0
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	681b      	ldr	r3, [r3, #0]
 8018f30:	2b00      	cmp	r3, #0
 8018f32:	d102      	bne.n	8018f3a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8018f34:	f04f 33ff 	mov.w	r3, #4294967295
 8018f38:	e000      	b.n	8018f3c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8018f3a:	2300      	movs	r3, #0
}
 8018f3c:	4618      	mov	r0, r3
 8018f3e:	3710      	adds	r7, #16
 8018f40:	46bd      	mov	sp, r7
 8018f42:	bd80      	pop	{r7, pc}

08018f44 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8018f44:	b580      	push	{r7, lr}
 8018f46:	b082      	sub	sp, #8
 8018f48:	af00      	add	r7, sp, #0
 8018f4a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	681b      	ldr	r3, [r3, #0]
 8018f50:	f04f 31ff 	mov.w	r1, #4294967295
 8018f54:	4618      	mov	r0, r3
 8018f56:	f7f1 f8eb 	bl	800a130 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8018f5a:	bf00      	nop
 8018f5c:	3708      	adds	r7, #8
 8018f5e:	46bd      	mov	sp, r7
 8018f60:	bd80      	pop	{r7, pc}

08018f62 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8018f62:	b580      	push	{r7, lr}
 8018f64:	b082      	sub	sp, #8
 8018f66:	af00      	add	r7, sp, #0
 8018f68:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8018f6a:	687b      	ldr	r3, [r7, #4]
 8018f6c:	681b      	ldr	r3, [r3, #0]
 8018f6e:	4618      	mov	r0, r3
 8018f70:	f7f1 f92c 	bl	800a1cc <osMutexRelease>
}
 8018f74:	bf00      	nop
 8018f76:	3708      	adds	r7, #8
 8018f78:	46bd      	mov	sp, r7
 8018f7a:	bd80      	pop	{r7, pc}

08018f7c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8018f7c:	b580      	push	{r7, lr}
 8018f7e:	b08c      	sub	sp, #48	; 0x30
 8018f80:	af00      	add	r7, sp, #0
 8018f82:	60f8      	str	r0, [r7, #12]
 8018f84:	60b9      	str	r1, [r7, #8]
 8018f86:	607a      	str	r2, [r7, #4]
 8018f88:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8018f8a:	f107 0314 	add.w	r3, r7, #20
 8018f8e:	2200      	movs	r2, #0
 8018f90:	601a      	str	r2, [r3, #0]
 8018f92:	605a      	str	r2, [r3, #4]
 8018f94:	609a      	str	r2, [r3, #8]
 8018f96:	60da      	str	r2, [r3, #12]
 8018f98:	611a      	str	r2, [r3, #16]
 8018f9a:	615a      	str	r2, [r3, #20]
 8018f9c:	619a      	str	r2, [r3, #24]
 8018f9e:	68fb      	ldr	r3, [r7, #12]
 8018fa0:	617b      	str	r3, [r7, #20]
 8018fa2:	68bb      	ldr	r3, [r7, #8]
 8018fa4:	61bb      	str	r3, [r7, #24]
 8018fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018fa8:	b21b      	sxth	r3, r3
 8018faa:	83bb      	strh	r3, [r7, #28]
 8018fac:	683b      	ldr	r3, [r7, #0]
 8018fae:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8018fb0:	f107 0314 	add.w	r3, r7, #20
 8018fb4:	6879      	ldr	r1, [r7, #4]
 8018fb6:	4618      	mov	r0, r3
 8018fb8:	f7f1 f842 	bl	800a040 <osThreadCreate>
 8018fbc:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8018fbe:	4618      	mov	r0, r3
 8018fc0:	3730      	adds	r7, #48	; 0x30
 8018fc2:	46bd      	mov	sp, r7
 8018fc4:	bd80      	pop	{r7, pc}
	...

08018fc8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8018fc8:	b580      	push	{r7, lr}
 8018fca:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8018fcc:	4b04      	ldr	r3, [pc, #16]	; (8018fe0 <sys_arch_protect+0x18>)
 8018fce:	681b      	ldr	r3, [r3, #0]
 8018fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8018fd4:	4618      	mov	r0, r3
 8018fd6:	f7f1 f8ab 	bl	800a130 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8018fda:	2301      	movs	r3, #1
}
 8018fdc:	4618      	mov	r0, r3
 8018fde:	bd80      	pop	{r7, pc}
 8018fe0:	20010120 	.word	0x20010120

08018fe4 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8018fe4:	b580      	push	{r7, lr}
 8018fe6:	b082      	sub	sp, #8
 8018fe8:	af00      	add	r7, sp, #0
 8018fea:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8018fec:	4b04      	ldr	r3, [pc, #16]	; (8019000 <sys_arch_unprotect+0x1c>)
 8018fee:	681b      	ldr	r3, [r3, #0]
 8018ff0:	4618      	mov	r0, r3
 8018ff2:	f7f1 f8eb 	bl	800a1cc <osMutexRelease>
}
 8018ff6:	bf00      	nop
 8018ff8:	3708      	adds	r7, #8
 8018ffa:	46bd      	mov	sp, r7
 8018ffc:	bd80      	pop	{r7, pc}
 8018ffe:	bf00      	nop
 8019000:	20010120 	.word	0x20010120

08019004 <__libc_init_array>:
 8019004:	b570      	push	{r4, r5, r6, lr}
 8019006:	4e0d      	ldr	r6, [pc, #52]	; (801903c <__libc_init_array+0x38>)
 8019008:	4c0d      	ldr	r4, [pc, #52]	; (8019040 <__libc_init_array+0x3c>)
 801900a:	1ba4      	subs	r4, r4, r6
 801900c:	10a4      	asrs	r4, r4, #2
 801900e:	2500      	movs	r5, #0
 8019010:	42a5      	cmp	r5, r4
 8019012:	d109      	bne.n	8019028 <__libc_init_array+0x24>
 8019014:	4e0b      	ldr	r6, [pc, #44]	; (8019044 <__libc_init_array+0x40>)
 8019016:	4c0c      	ldr	r4, [pc, #48]	; (8019048 <__libc_init_array+0x44>)
 8019018:	f000 ff1e 	bl	8019e58 <_init>
 801901c:	1ba4      	subs	r4, r4, r6
 801901e:	10a4      	asrs	r4, r4, #2
 8019020:	2500      	movs	r5, #0
 8019022:	42a5      	cmp	r5, r4
 8019024:	d105      	bne.n	8019032 <__libc_init_array+0x2e>
 8019026:	bd70      	pop	{r4, r5, r6, pc}
 8019028:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801902c:	4798      	blx	r3
 801902e:	3501      	adds	r5, #1
 8019030:	e7ee      	b.n	8019010 <__libc_init_array+0xc>
 8019032:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019036:	4798      	blx	r3
 8019038:	3501      	adds	r5, #1
 801903a:	e7f2      	b.n	8019022 <__libc_init_array+0x1e>
 801903c:	0801ca44 	.word	0x0801ca44
 8019040:	0801ca44 	.word	0x0801ca44
 8019044:	0801ca44 	.word	0x0801ca44
 8019048:	0801ca48 	.word	0x0801ca48

0801904c <memcmp>:
 801904c:	b530      	push	{r4, r5, lr}
 801904e:	2400      	movs	r4, #0
 8019050:	42a2      	cmp	r2, r4
 8019052:	d101      	bne.n	8019058 <memcmp+0xc>
 8019054:	2000      	movs	r0, #0
 8019056:	e007      	b.n	8019068 <memcmp+0x1c>
 8019058:	5d03      	ldrb	r3, [r0, r4]
 801905a:	3401      	adds	r4, #1
 801905c:	190d      	adds	r5, r1, r4
 801905e:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8019062:	42ab      	cmp	r3, r5
 8019064:	d0f4      	beq.n	8019050 <memcmp+0x4>
 8019066:	1b58      	subs	r0, r3, r5
 8019068:	bd30      	pop	{r4, r5, pc}

0801906a <memcpy>:
 801906a:	b510      	push	{r4, lr}
 801906c:	1e43      	subs	r3, r0, #1
 801906e:	440a      	add	r2, r1
 8019070:	4291      	cmp	r1, r2
 8019072:	d100      	bne.n	8019076 <memcpy+0xc>
 8019074:	bd10      	pop	{r4, pc}
 8019076:	f811 4b01 	ldrb.w	r4, [r1], #1
 801907a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801907e:	e7f7      	b.n	8019070 <memcpy+0x6>

08019080 <memset>:
 8019080:	4402      	add	r2, r0
 8019082:	4603      	mov	r3, r0
 8019084:	4293      	cmp	r3, r2
 8019086:	d100      	bne.n	801908a <memset+0xa>
 8019088:	4770      	bx	lr
 801908a:	f803 1b01 	strb.w	r1, [r3], #1
 801908e:	e7f9      	b.n	8019084 <memset+0x4>

08019090 <iprintf>:
 8019090:	b40f      	push	{r0, r1, r2, r3}
 8019092:	4b0a      	ldr	r3, [pc, #40]	; (80190bc <iprintf+0x2c>)
 8019094:	b513      	push	{r0, r1, r4, lr}
 8019096:	681c      	ldr	r4, [r3, #0]
 8019098:	b124      	cbz	r4, 80190a4 <iprintf+0x14>
 801909a:	69a3      	ldr	r3, [r4, #24]
 801909c:	b913      	cbnz	r3, 80190a4 <iprintf+0x14>
 801909e:	4620      	mov	r0, r4
 80190a0:	f000 f84e 	bl	8019140 <__sinit>
 80190a4:	ab05      	add	r3, sp, #20
 80190a6:	9a04      	ldr	r2, [sp, #16]
 80190a8:	68a1      	ldr	r1, [r4, #8]
 80190aa:	9301      	str	r3, [sp, #4]
 80190ac:	4620      	mov	r0, r4
 80190ae:	f000 f955 	bl	801935c <_vfiprintf_r>
 80190b2:	b002      	add	sp, #8
 80190b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80190b8:	b004      	add	sp, #16
 80190ba:	4770      	bx	lr
 80190bc:	20000034 	.word	0x20000034

080190c0 <std>:
 80190c0:	2300      	movs	r3, #0
 80190c2:	b510      	push	{r4, lr}
 80190c4:	4604      	mov	r4, r0
 80190c6:	e9c0 3300 	strd	r3, r3, [r0]
 80190ca:	6083      	str	r3, [r0, #8]
 80190cc:	8181      	strh	r1, [r0, #12]
 80190ce:	6643      	str	r3, [r0, #100]	; 0x64
 80190d0:	81c2      	strh	r2, [r0, #14]
 80190d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80190d6:	6183      	str	r3, [r0, #24]
 80190d8:	4619      	mov	r1, r3
 80190da:	2208      	movs	r2, #8
 80190dc:	305c      	adds	r0, #92	; 0x5c
 80190de:	f7ff ffcf 	bl	8019080 <memset>
 80190e2:	4b05      	ldr	r3, [pc, #20]	; (80190f8 <std+0x38>)
 80190e4:	6263      	str	r3, [r4, #36]	; 0x24
 80190e6:	4b05      	ldr	r3, [pc, #20]	; (80190fc <std+0x3c>)
 80190e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80190ea:	4b05      	ldr	r3, [pc, #20]	; (8019100 <std+0x40>)
 80190ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80190ee:	4b05      	ldr	r3, [pc, #20]	; (8019104 <std+0x44>)
 80190f0:	6224      	str	r4, [r4, #32]
 80190f2:	6323      	str	r3, [r4, #48]	; 0x30
 80190f4:	bd10      	pop	{r4, pc}
 80190f6:	bf00      	nop
 80190f8:	080198b9 	.word	0x080198b9
 80190fc:	080198db 	.word	0x080198db
 8019100:	08019913 	.word	0x08019913
 8019104:	08019937 	.word	0x08019937

08019108 <_cleanup_r>:
 8019108:	4901      	ldr	r1, [pc, #4]	; (8019110 <_cleanup_r+0x8>)
 801910a:	f000 b885 	b.w	8019218 <_fwalk_reent>
 801910e:	bf00      	nop
 8019110:	08019c11 	.word	0x08019c11

08019114 <__sfmoreglue>:
 8019114:	b570      	push	{r4, r5, r6, lr}
 8019116:	1e4a      	subs	r2, r1, #1
 8019118:	2568      	movs	r5, #104	; 0x68
 801911a:	4355      	muls	r5, r2
 801911c:	460e      	mov	r6, r1
 801911e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8019122:	f000 f897 	bl	8019254 <_malloc_r>
 8019126:	4604      	mov	r4, r0
 8019128:	b140      	cbz	r0, 801913c <__sfmoreglue+0x28>
 801912a:	2100      	movs	r1, #0
 801912c:	e9c0 1600 	strd	r1, r6, [r0]
 8019130:	300c      	adds	r0, #12
 8019132:	60a0      	str	r0, [r4, #8]
 8019134:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8019138:	f7ff ffa2 	bl	8019080 <memset>
 801913c:	4620      	mov	r0, r4
 801913e:	bd70      	pop	{r4, r5, r6, pc}

08019140 <__sinit>:
 8019140:	6983      	ldr	r3, [r0, #24]
 8019142:	b510      	push	{r4, lr}
 8019144:	4604      	mov	r4, r0
 8019146:	bb33      	cbnz	r3, 8019196 <__sinit+0x56>
 8019148:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801914c:	6503      	str	r3, [r0, #80]	; 0x50
 801914e:	4b12      	ldr	r3, [pc, #72]	; (8019198 <__sinit+0x58>)
 8019150:	4a12      	ldr	r2, [pc, #72]	; (801919c <__sinit+0x5c>)
 8019152:	681b      	ldr	r3, [r3, #0]
 8019154:	6282      	str	r2, [r0, #40]	; 0x28
 8019156:	4298      	cmp	r0, r3
 8019158:	bf04      	itt	eq
 801915a:	2301      	moveq	r3, #1
 801915c:	6183      	streq	r3, [r0, #24]
 801915e:	f000 f81f 	bl	80191a0 <__sfp>
 8019162:	6060      	str	r0, [r4, #4]
 8019164:	4620      	mov	r0, r4
 8019166:	f000 f81b 	bl	80191a0 <__sfp>
 801916a:	60a0      	str	r0, [r4, #8]
 801916c:	4620      	mov	r0, r4
 801916e:	f000 f817 	bl	80191a0 <__sfp>
 8019172:	2200      	movs	r2, #0
 8019174:	60e0      	str	r0, [r4, #12]
 8019176:	2104      	movs	r1, #4
 8019178:	6860      	ldr	r0, [r4, #4]
 801917a:	f7ff ffa1 	bl	80190c0 <std>
 801917e:	2201      	movs	r2, #1
 8019180:	2109      	movs	r1, #9
 8019182:	68a0      	ldr	r0, [r4, #8]
 8019184:	f7ff ff9c 	bl	80190c0 <std>
 8019188:	2202      	movs	r2, #2
 801918a:	2112      	movs	r1, #18
 801918c:	68e0      	ldr	r0, [r4, #12]
 801918e:	f7ff ff97 	bl	80190c0 <std>
 8019192:	2301      	movs	r3, #1
 8019194:	61a3      	str	r3, [r4, #24]
 8019196:	bd10      	pop	{r4, pc}
 8019198:	0801c9a4 	.word	0x0801c9a4
 801919c:	08019109 	.word	0x08019109

080191a0 <__sfp>:
 80191a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80191a2:	4b1b      	ldr	r3, [pc, #108]	; (8019210 <__sfp+0x70>)
 80191a4:	681e      	ldr	r6, [r3, #0]
 80191a6:	69b3      	ldr	r3, [r6, #24]
 80191a8:	4607      	mov	r7, r0
 80191aa:	b913      	cbnz	r3, 80191b2 <__sfp+0x12>
 80191ac:	4630      	mov	r0, r6
 80191ae:	f7ff ffc7 	bl	8019140 <__sinit>
 80191b2:	3648      	adds	r6, #72	; 0x48
 80191b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80191b8:	3b01      	subs	r3, #1
 80191ba:	d503      	bpl.n	80191c4 <__sfp+0x24>
 80191bc:	6833      	ldr	r3, [r6, #0]
 80191be:	b133      	cbz	r3, 80191ce <__sfp+0x2e>
 80191c0:	6836      	ldr	r6, [r6, #0]
 80191c2:	e7f7      	b.n	80191b4 <__sfp+0x14>
 80191c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80191c8:	b16d      	cbz	r5, 80191e6 <__sfp+0x46>
 80191ca:	3468      	adds	r4, #104	; 0x68
 80191cc:	e7f4      	b.n	80191b8 <__sfp+0x18>
 80191ce:	2104      	movs	r1, #4
 80191d0:	4638      	mov	r0, r7
 80191d2:	f7ff ff9f 	bl	8019114 <__sfmoreglue>
 80191d6:	6030      	str	r0, [r6, #0]
 80191d8:	2800      	cmp	r0, #0
 80191da:	d1f1      	bne.n	80191c0 <__sfp+0x20>
 80191dc:	230c      	movs	r3, #12
 80191de:	603b      	str	r3, [r7, #0]
 80191e0:	4604      	mov	r4, r0
 80191e2:	4620      	mov	r0, r4
 80191e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80191e6:	4b0b      	ldr	r3, [pc, #44]	; (8019214 <__sfp+0x74>)
 80191e8:	6665      	str	r5, [r4, #100]	; 0x64
 80191ea:	e9c4 5500 	strd	r5, r5, [r4]
 80191ee:	60a5      	str	r5, [r4, #8]
 80191f0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80191f4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80191f8:	2208      	movs	r2, #8
 80191fa:	4629      	mov	r1, r5
 80191fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019200:	f7ff ff3e 	bl	8019080 <memset>
 8019204:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8019208:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801920c:	e7e9      	b.n	80191e2 <__sfp+0x42>
 801920e:	bf00      	nop
 8019210:	0801c9a4 	.word	0x0801c9a4
 8019214:	ffff0001 	.word	0xffff0001

08019218 <_fwalk_reent>:
 8019218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801921c:	4680      	mov	r8, r0
 801921e:	4689      	mov	r9, r1
 8019220:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8019224:	2600      	movs	r6, #0
 8019226:	b914      	cbnz	r4, 801922e <_fwalk_reent+0x16>
 8019228:	4630      	mov	r0, r6
 801922a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801922e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8019232:	3f01      	subs	r7, #1
 8019234:	d501      	bpl.n	801923a <_fwalk_reent+0x22>
 8019236:	6824      	ldr	r4, [r4, #0]
 8019238:	e7f5      	b.n	8019226 <_fwalk_reent+0xe>
 801923a:	89ab      	ldrh	r3, [r5, #12]
 801923c:	2b01      	cmp	r3, #1
 801923e:	d907      	bls.n	8019250 <_fwalk_reent+0x38>
 8019240:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019244:	3301      	adds	r3, #1
 8019246:	d003      	beq.n	8019250 <_fwalk_reent+0x38>
 8019248:	4629      	mov	r1, r5
 801924a:	4640      	mov	r0, r8
 801924c:	47c8      	blx	r9
 801924e:	4306      	orrs	r6, r0
 8019250:	3568      	adds	r5, #104	; 0x68
 8019252:	e7ee      	b.n	8019232 <_fwalk_reent+0x1a>

08019254 <_malloc_r>:
 8019254:	b570      	push	{r4, r5, r6, lr}
 8019256:	1ccd      	adds	r5, r1, #3
 8019258:	f025 0503 	bic.w	r5, r5, #3
 801925c:	3508      	adds	r5, #8
 801925e:	2d0c      	cmp	r5, #12
 8019260:	bf38      	it	cc
 8019262:	250c      	movcc	r5, #12
 8019264:	2d00      	cmp	r5, #0
 8019266:	4606      	mov	r6, r0
 8019268:	db01      	blt.n	801926e <_malloc_r+0x1a>
 801926a:	42a9      	cmp	r1, r5
 801926c:	d903      	bls.n	8019276 <_malloc_r+0x22>
 801926e:	230c      	movs	r3, #12
 8019270:	6033      	str	r3, [r6, #0]
 8019272:	2000      	movs	r0, #0
 8019274:	bd70      	pop	{r4, r5, r6, pc}
 8019276:	f000 fd6b 	bl	8019d50 <__malloc_lock>
 801927a:	4a21      	ldr	r2, [pc, #132]	; (8019300 <_malloc_r+0xac>)
 801927c:	6814      	ldr	r4, [r2, #0]
 801927e:	4621      	mov	r1, r4
 8019280:	b991      	cbnz	r1, 80192a8 <_malloc_r+0x54>
 8019282:	4c20      	ldr	r4, [pc, #128]	; (8019304 <_malloc_r+0xb0>)
 8019284:	6823      	ldr	r3, [r4, #0]
 8019286:	b91b      	cbnz	r3, 8019290 <_malloc_r+0x3c>
 8019288:	4630      	mov	r0, r6
 801928a:	f000 fb05 	bl	8019898 <_sbrk_r>
 801928e:	6020      	str	r0, [r4, #0]
 8019290:	4629      	mov	r1, r5
 8019292:	4630      	mov	r0, r6
 8019294:	f000 fb00 	bl	8019898 <_sbrk_r>
 8019298:	1c43      	adds	r3, r0, #1
 801929a:	d124      	bne.n	80192e6 <_malloc_r+0x92>
 801929c:	230c      	movs	r3, #12
 801929e:	6033      	str	r3, [r6, #0]
 80192a0:	4630      	mov	r0, r6
 80192a2:	f000 fd56 	bl	8019d52 <__malloc_unlock>
 80192a6:	e7e4      	b.n	8019272 <_malloc_r+0x1e>
 80192a8:	680b      	ldr	r3, [r1, #0]
 80192aa:	1b5b      	subs	r3, r3, r5
 80192ac:	d418      	bmi.n	80192e0 <_malloc_r+0x8c>
 80192ae:	2b0b      	cmp	r3, #11
 80192b0:	d90f      	bls.n	80192d2 <_malloc_r+0x7e>
 80192b2:	600b      	str	r3, [r1, #0]
 80192b4:	50cd      	str	r5, [r1, r3]
 80192b6:	18cc      	adds	r4, r1, r3
 80192b8:	4630      	mov	r0, r6
 80192ba:	f000 fd4a 	bl	8019d52 <__malloc_unlock>
 80192be:	f104 000b 	add.w	r0, r4, #11
 80192c2:	1d23      	adds	r3, r4, #4
 80192c4:	f020 0007 	bic.w	r0, r0, #7
 80192c8:	1ac3      	subs	r3, r0, r3
 80192ca:	d0d3      	beq.n	8019274 <_malloc_r+0x20>
 80192cc:	425a      	negs	r2, r3
 80192ce:	50e2      	str	r2, [r4, r3]
 80192d0:	e7d0      	b.n	8019274 <_malloc_r+0x20>
 80192d2:	428c      	cmp	r4, r1
 80192d4:	684b      	ldr	r3, [r1, #4]
 80192d6:	bf16      	itet	ne
 80192d8:	6063      	strne	r3, [r4, #4]
 80192da:	6013      	streq	r3, [r2, #0]
 80192dc:	460c      	movne	r4, r1
 80192de:	e7eb      	b.n	80192b8 <_malloc_r+0x64>
 80192e0:	460c      	mov	r4, r1
 80192e2:	6849      	ldr	r1, [r1, #4]
 80192e4:	e7cc      	b.n	8019280 <_malloc_r+0x2c>
 80192e6:	1cc4      	adds	r4, r0, #3
 80192e8:	f024 0403 	bic.w	r4, r4, #3
 80192ec:	42a0      	cmp	r0, r4
 80192ee:	d005      	beq.n	80192fc <_malloc_r+0xa8>
 80192f0:	1a21      	subs	r1, r4, r0
 80192f2:	4630      	mov	r0, r6
 80192f4:	f000 fad0 	bl	8019898 <_sbrk_r>
 80192f8:	3001      	adds	r0, #1
 80192fa:	d0cf      	beq.n	801929c <_malloc_r+0x48>
 80192fc:	6025      	str	r5, [r4, #0]
 80192fe:	e7db      	b.n	80192b8 <_malloc_r+0x64>
 8019300:	2000c940 	.word	0x2000c940
 8019304:	2000c944 	.word	0x2000c944

08019308 <__sfputc_r>:
 8019308:	6893      	ldr	r3, [r2, #8]
 801930a:	3b01      	subs	r3, #1
 801930c:	2b00      	cmp	r3, #0
 801930e:	b410      	push	{r4}
 8019310:	6093      	str	r3, [r2, #8]
 8019312:	da08      	bge.n	8019326 <__sfputc_r+0x1e>
 8019314:	6994      	ldr	r4, [r2, #24]
 8019316:	42a3      	cmp	r3, r4
 8019318:	db01      	blt.n	801931e <__sfputc_r+0x16>
 801931a:	290a      	cmp	r1, #10
 801931c:	d103      	bne.n	8019326 <__sfputc_r+0x1e>
 801931e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019322:	f000 bb0d 	b.w	8019940 <__swbuf_r>
 8019326:	6813      	ldr	r3, [r2, #0]
 8019328:	1c58      	adds	r0, r3, #1
 801932a:	6010      	str	r0, [r2, #0]
 801932c:	7019      	strb	r1, [r3, #0]
 801932e:	4608      	mov	r0, r1
 8019330:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019334:	4770      	bx	lr

08019336 <__sfputs_r>:
 8019336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019338:	4606      	mov	r6, r0
 801933a:	460f      	mov	r7, r1
 801933c:	4614      	mov	r4, r2
 801933e:	18d5      	adds	r5, r2, r3
 8019340:	42ac      	cmp	r4, r5
 8019342:	d101      	bne.n	8019348 <__sfputs_r+0x12>
 8019344:	2000      	movs	r0, #0
 8019346:	e007      	b.n	8019358 <__sfputs_r+0x22>
 8019348:	463a      	mov	r2, r7
 801934a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801934e:	4630      	mov	r0, r6
 8019350:	f7ff ffda 	bl	8019308 <__sfputc_r>
 8019354:	1c43      	adds	r3, r0, #1
 8019356:	d1f3      	bne.n	8019340 <__sfputs_r+0xa>
 8019358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801935c <_vfiprintf_r>:
 801935c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019360:	460c      	mov	r4, r1
 8019362:	b09d      	sub	sp, #116	; 0x74
 8019364:	4617      	mov	r7, r2
 8019366:	461d      	mov	r5, r3
 8019368:	4606      	mov	r6, r0
 801936a:	b118      	cbz	r0, 8019374 <_vfiprintf_r+0x18>
 801936c:	6983      	ldr	r3, [r0, #24]
 801936e:	b90b      	cbnz	r3, 8019374 <_vfiprintf_r+0x18>
 8019370:	f7ff fee6 	bl	8019140 <__sinit>
 8019374:	4b7c      	ldr	r3, [pc, #496]	; (8019568 <_vfiprintf_r+0x20c>)
 8019376:	429c      	cmp	r4, r3
 8019378:	d158      	bne.n	801942c <_vfiprintf_r+0xd0>
 801937a:	6874      	ldr	r4, [r6, #4]
 801937c:	89a3      	ldrh	r3, [r4, #12]
 801937e:	0718      	lsls	r0, r3, #28
 8019380:	d55e      	bpl.n	8019440 <_vfiprintf_r+0xe4>
 8019382:	6923      	ldr	r3, [r4, #16]
 8019384:	2b00      	cmp	r3, #0
 8019386:	d05b      	beq.n	8019440 <_vfiprintf_r+0xe4>
 8019388:	2300      	movs	r3, #0
 801938a:	9309      	str	r3, [sp, #36]	; 0x24
 801938c:	2320      	movs	r3, #32
 801938e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019392:	2330      	movs	r3, #48	; 0x30
 8019394:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019398:	9503      	str	r5, [sp, #12]
 801939a:	f04f 0b01 	mov.w	fp, #1
 801939e:	46b8      	mov	r8, r7
 80193a0:	4645      	mov	r5, r8
 80193a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80193a6:	b10b      	cbz	r3, 80193ac <_vfiprintf_r+0x50>
 80193a8:	2b25      	cmp	r3, #37	; 0x25
 80193aa:	d154      	bne.n	8019456 <_vfiprintf_r+0xfa>
 80193ac:	ebb8 0a07 	subs.w	sl, r8, r7
 80193b0:	d00b      	beq.n	80193ca <_vfiprintf_r+0x6e>
 80193b2:	4653      	mov	r3, sl
 80193b4:	463a      	mov	r2, r7
 80193b6:	4621      	mov	r1, r4
 80193b8:	4630      	mov	r0, r6
 80193ba:	f7ff ffbc 	bl	8019336 <__sfputs_r>
 80193be:	3001      	adds	r0, #1
 80193c0:	f000 80c2 	beq.w	8019548 <_vfiprintf_r+0x1ec>
 80193c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80193c6:	4453      	add	r3, sl
 80193c8:	9309      	str	r3, [sp, #36]	; 0x24
 80193ca:	f898 3000 	ldrb.w	r3, [r8]
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	f000 80ba 	beq.w	8019548 <_vfiprintf_r+0x1ec>
 80193d4:	2300      	movs	r3, #0
 80193d6:	f04f 32ff 	mov.w	r2, #4294967295
 80193da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80193de:	9304      	str	r3, [sp, #16]
 80193e0:	9307      	str	r3, [sp, #28]
 80193e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80193e6:	931a      	str	r3, [sp, #104]	; 0x68
 80193e8:	46a8      	mov	r8, r5
 80193ea:	2205      	movs	r2, #5
 80193ec:	f818 1b01 	ldrb.w	r1, [r8], #1
 80193f0:	485e      	ldr	r0, [pc, #376]	; (801956c <_vfiprintf_r+0x210>)
 80193f2:	f7e6 ff75 	bl	80002e0 <memchr>
 80193f6:	9b04      	ldr	r3, [sp, #16]
 80193f8:	bb78      	cbnz	r0, 801945a <_vfiprintf_r+0xfe>
 80193fa:	06d9      	lsls	r1, r3, #27
 80193fc:	bf44      	itt	mi
 80193fe:	2220      	movmi	r2, #32
 8019400:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019404:	071a      	lsls	r2, r3, #28
 8019406:	bf44      	itt	mi
 8019408:	222b      	movmi	r2, #43	; 0x2b
 801940a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801940e:	782a      	ldrb	r2, [r5, #0]
 8019410:	2a2a      	cmp	r2, #42	; 0x2a
 8019412:	d02a      	beq.n	801946a <_vfiprintf_r+0x10e>
 8019414:	9a07      	ldr	r2, [sp, #28]
 8019416:	46a8      	mov	r8, r5
 8019418:	2000      	movs	r0, #0
 801941a:	250a      	movs	r5, #10
 801941c:	4641      	mov	r1, r8
 801941e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019422:	3b30      	subs	r3, #48	; 0x30
 8019424:	2b09      	cmp	r3, #9
 8019426:	d969      	bls.n	80194fc <_vfiprintf_r+0x1a0>
 8019428:	b360      	cbz	r0, 8019484 <_vfiprintf_r+0x128>
 801942a:	e024      	b.n	8019476 <_vfiprintf_r+0x11a>
 801942c:	4b50      	ldr	r3, [pc, #320]	; (8019570 <_vfiprintf_r+0x214>)
 801942e:	429c      	cmp	r4, r3
 8019430:	d101      	bne.n	8019436 <_vfiprintf_r+0xda>
 8019432:	68b4      	ldr	r4, [r6, #8]
 8019434:	e7a2      	b.n	801937c <_vfiprintf_r+0x20>
 8019436:	4b4f      	ldr	r3, [pc, #316]	; (8019574 <_vfiprintf_r+0x218>)
 8019438:	429c      	cmp	r4, r3
 801943a:	bf08      	it	eq
 801943c:	68f4      	ldreq	r4, [r6, #12]
 801943e:	e79d      	b.n	801937c <_vfiprintf_r+0x20>
 8019440:	4621      	mov	r1, r4
 8019442:	4630      	mov	r0, r6
 8019444:	f000 fae0 	bl	8019a08 <__swsetup_r>
 8019448:	2800      	cmp	r0, #0
 801944a:	d09d      	beq.n	8019388 <_vfiprintf_r+0x2c>
 801944c:	f04f 30ff 	mov.w	r0, #4294967295
 8019450:	b01d      	add	sp, #116	; 0x74
 8019452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019456:	46a8      	mov	r8, r5
 8019458:	e7a2      	b.n	80193a0 <_vfiprintf_r+0x44>
 801945a:	4a44      	ldr	r2, [pc, #272]	; (801956c <_vfiprintf_r+0x210>)
 801945c:	1a80      	subs	r0, r0, r2
 801945e:	fa0b f000 	lsl.w	r0, fp, r0
 8019462:	4318      	orrs	r0, r3
 8019464:	9004      	str	r0, [sp, #16]
 8019466:	4645      	mov	r5, r8
 8019468:	e7be      	b.n	80193e8 <_vfiprintf_r+0x8c>
 801946a:	9a03      	ldr	r2, [sp, #12]
 801946c:	1d11      	adds	r1, r2, #4
 801946e:	6812      	ldr	r2, [r2, #0]
 8019470:	9103      	str	r1, [sp, #12]
 8019472:	2a00      	cmp	r2, #0
 8019474:	db01      	blt.n	801947a <_vfiprintf_r+0x11e>
 8019476:	9207      	str	r2, [sp, #28]
 8019478:	e004      	b.n	8019484 <_vfiprintf_r+0x128>
 801947a:	4252      	negs	r2, r2
 801947c:	f043 0302 	orr.w	r3, r3, #2
 8019480:	9207      	str	r2, [sp, #28]
 8019482:	9304      	str	r3, [sp, #16]
 8019484:	f898 3000 	ldrb.w	r3, [r8]
 8019488:	2b2e      	cmp	r3, #46	; 0x2e
 801948a:	d10e      	bne.n	80194aa <_vfiprintf_r+0x14e>
 801948c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8019490:	2b2a      	cmp	r3, #42	; 0x2a
 8019492:	d138      	bne.n	8019506 <_vfiprintf_r+0x1aa>
 8019494:	9b03      	ldr	r3, [sp, #12]
 8019496:	1d1a      	adds	r2, r3, #4
 8019498:	681b      	ldr	r3, [r3, #0]
 801949a:	9203      	str	r2, [sp, #12]
 801949c:	2b00      	cmp	r3, #0
 801949e:	bfb8      	it	lt
 80194a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80194a4:	f108 0802 	add.w	r8, r8, #2
 80194a8:	9305      	str	r3, [sp, #20]
 80194aa:	4d33      	ldr	r5, [pc, #204]	; (8019578 <_vfiprintf_r+0x21c>)
 80194ac:	f898 1000 	ldrb.w	r1, [r8]
 80194b0:	2203      	movs	r2, #3
 80194b2:	4628      	mov	r0, r5
 80194b4:	f7e6 ff14 	bl	80002e0 <memchr>
 80194b8:	b140      	cbz	r0, 80194cc <_vfiprintf_r+0x170>
 80194ba:	2340      	movs	r3, #64	; 0x40
 80194bc:	1b40      	subs	r0, r0, r5
 80194be:	fa03 f000 	lsl.w	r0, r3, r0
 80194c2:	9b04      	ldr	r3, [sp, #16]
 80194c4:	4303      	orrs	r3, r0
 80194c6:	f108 0801 	add.w	r8, r8, #1
 80194ca:	9304      	str	r3, [sp, #16]
 80194cc:	f898 1000 	ldrb.w	r1, [r8]
 80194d0:	482a      	ldr	r0, [pc, #168]	; (801957c <_vfiprintf_r+0x220>)
 80194d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80194d6:	2206      	movs	r2, #6
 80194d8:	f108 0701 	add.w	r7, r8, #1
 80194dc:	f7e6 ff00 	bl	80002e0 <memchr>
 80194e0:	2800      	cmp	r0, #0
 80194e2:	d037      	beq.n	8019554 <_vfiprintf_r+0x1f8>
 80194e4:	4b26      	ldr	r3, [pc, #152]	; (8019580 <_vfiprintf_r+0x224>)
 80194e6:	bb1b      	cbnz	r3, 8019530 <_vfiprintf_r+0x1d4>
 80194e8:	9b03      	ldr	r3, [sp, #12]
 80194ea:	3307      	adds	r3, #7
 80194ec:	f023 0307 	bic.w	r3, r3, #7
 80194f0:	3308      	adds	r3, #8
 80194f2:	9303      	str	r3, [sp, #12]
 80194f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80194f6:	444b      	add	r3, r9
 80194f8:	9309      	str	r3, [sp, #36]	; 0x24
 80194fa:	e750      	b.n	801939e <_vfiprintf_r+0x42>
 80194fc:	fb05 3202 	mla	r2, r5, r2, r3
 8019500:	2001      	movs	r0, #1
 8019502:	4688      	mov	r8, r1
 8019504:	e78a      	b.n	801941c <_vfiprintf_r+0xc0>
 8019506:	2300      	movs	r3, #0
 8019508:	f108 0801 	add.w	r8, r8, #1
 801950c:	9305      	str	r3, [sp, #20]
 801950e:	4619      	mov	r1, r3
 8019510:	250a      	movs	r5, #10
 8019512:	4640      	mov	r0, r8
 8019514:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019518:	3a30      	subs	r2, #48	; 0x30
 801951a:	2a09      	cmp	r2, #9
 801951c:	d903      	bls.n	8019526 <_vfiprintf_r+0x1ca>
 801951e:	2b00      	cmp	r3, #0
 8019520:	d0c3      	beq.n	80194aa <_vfiprintf_r+0x14e>
 8019522:	9105      	str	r1, [sp, #20]
 8019524:	e7c1      	b.n	80194aa <_vfiprintf_r+0x14e>
 8019526:	fb05 2101 	mla	r1, r5, r1, r2
 801952a:	2301      	movs	r3, #1
 801952c:	4680      	mov	r8, r0
 801952e:	e7f0      	b.n	8019512 <_vfiprintf_r+0x1b6>
 8019530:	ab03      	add	r3, sp, #12
 8019532:	9300      	str	r3, [sp, #0]
 8019534:	4622      	mov	r2, r4
 8019536:	4b13      	ldr	r3, [pc, #76]	; (8019584 <_vfiprintf_r+0x228>)
 8019538:	a904      	add	r1, sp, #16
 801953a:	4630      	mov	r0, r6
 801953c:	f3af 8000 	nop.w
 8019540:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019544:	4681      	mov	r9, r0
 8019546:	d1d5      	bne.n	80194f4 <_vfiprintf_r+0x198>
 8019548:	89a3      	ldrh	r3, [r4, #12]
 801954a:	065b      	lsls	r3, r3, #25
 801954c:	f53f af7e 	bmi.w	801944c <_vfiprintf_r+0xf0>
 8019550:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019552:	e77d      	b.n	8019450 <_vfiprintf_r+0xf4>
 8019554:	ab03      	add	r3, sp, #12
 8019556:	9300      	str	r3, [sp, #0]
 8019558:	4622      	mov	r2, r4
 801955a:	4b0a      	ldr	r3, [pc, #40]	; (8019584 <_vfiprintf_r+0x228>)
 801955c:	a904      	add	r1, sp, #16
 801955e:	4630      	mov	r0, r6
 8019560:	f000 f888 	bl	8019674 <_printf_i>
 8019564:	e7ec      	b.n	8019540 <_vfiprintf_r+0x1e4>
 8019566:	bf00      	nop
 8019568:	0801c9c8 	.word	0x0801c9c8
 801956c:	0801ca08 	.word	0x0801ca08
 8019570:	0801c9e8 	.word	0x0801c9e8
 8019574:	0801c9a8 	.word	0x0801c9a8
 8019578:	0801ca0e 	.word	0x0801ca0e
 801957c:	0801ca12 	.word	0x0801ca12
 8019580:	00000000 	.word	0x00000000
 8019584:	08019337 	.word	0x08019337

08019588 <_printf_common>:
 8019588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801958c:	4691      	mov	r9, r2
 801958e:	461f      	mov	r7, r3
 8019590:	688a      	ldr	r2, [r1, #8]
 8019592:	690b      	ldr	r3, [r1, #16]
 8019594:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019598:	4293      	cmp	r3, r2
 801959a:	bfb8      	it	lt
 801959c:	4613      	movlt	r3, r2
 801959e:	f8c9 3000 	str.w	r3, [r9]
 80195a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80195a6:	4606      	mov	r6, r0
 80195a8:	460c      	mov	r4, r1
 80195aa:	b112      	cbz	r2, 80195b2 <_printf_common+0x2a>
 80195ac:	3301      	adds	r3, #1
 80195ae:	f8c9 3000 	str.w	r3, [r9]
 80195b2:	6823      	ldr	r3, [r4, #0]
 80195b4:	0699      	lsls	r1, r3, #26
 80195b6:	bf42      	ittt	mi
 80195b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80195bc:	3302      	addmi	r3, #2
 80195be:	f8c9 3000 	strmi.w	r3, [r9]
 80195c2:	6825      	ldr	r5, [r4, #0]
 80195c4:	f015 0506 	ands.w	r5, r5, #6
 80195c8:	d107      	bne.n	80195da <_printf_common+0x52>
 80195ca:	f104 0a19 	add.w	sl, r4, #25
 80195ce:	68e3      	ldr	r3, [r4, #12]
 80195d0:	f8d9 2000 	ldr.w	r2, [r9]
 80195d4:	1a9b      	subs	r3, r3, r2
 80195d6:	42ab      	cmp	r3, r5
 80195d8:	dc28      	bgt.n	801962c <_printf_common+0xa4>
 80195da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80195de:	6822      	ldr	r2, [r4, #0]
 80195e0:	3300      	adds	r3, #0
 80195e2:	bf18      	it	ne
 80195e4:	2301      	movne	r3, #1
 80195e6:	0692      	lsls	r2, r2, #26
 80195e8:	d42d      	bmi.n	8019646 <_printf_common+0xbe>
 80195ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80195ee:	4639      	mov	r1, r7
 80195f0:	4630      	mov	r0, r6
 80195f2:	47c0      	blx	r8
 80195f4:	3001      	adds	r0, #1
 80195f6:	d020      	beq.n	801963a <_printf_common+0xb2>
 80195f8:	6823      	ldr	r3, [r4, #0]
 80195fa:	68e5      	ldr	r5, [r4, #12]
 80195fc:	f8d9 2000 	ldr.w	r2, [r9]
 8019600:	f003 0306 	and.w	r3, r3, #6
 8019604:	2b04      	cmp	r3, #4
 8019606:	bf08      	it	eq
 8019608:	1aad      	subeq	r5, r5, r2
 801960a:	68a3      	ldr	r3, [r4, #8]
 801960c:	6922      	ldr	r2, [r4, #16]
 801960e:	bf0c      	ite	eq
 8019610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019614:	2500      	movne	r5, #0
 8019616:	4293      	cmp	r3, r2
 8019618:	bfc4      	itt	gt
 801961a:	1a9b      	subgt	r3, r3, r2
 801961c:	18ed      	addgt	r5, r5, r3
 801961e:	f04f 0900 	mov.w	r9, #0
 8019622:	341a      	adds	r4, #26
 8019624:	454d      	cmp	r5, r9
 8019626:	d11a      	bne.n	801965e <_printf_common+0xd6>
 8019628:	2000      	movs	r0, #0
 801962a:	e008      	b.n	801963e <_printf_common+0xb6>
 801962c:	2301      	movs	r3, #1
 801962e:	4652      	mov	r2, sl
 8019630:	4639      	mov	r1, r7
 8019632:	4630      	mov	r0, r6
 8019634:	47c0      	blx	r8
 8019636:	3001      	adds	r0, #1
 8019638:	d103      	bne.n	8019642 <_printf_common+0xba>
 801963a:	f04f 30ff 	mov.w	r0, #4294967295
 801963e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019642:	3501      	adds	r5, #1
 8019644:	e7c3      	b.n	80195ce <_printf_common+0x46>
 8019646:	18e1      	adds	r1, r4, r3
 8019648:	1c5a      	adds	r2, r3, #1
 801964a:	2030      	movs	r0, #48	; 0x30
 801964c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019650:	4422      	add	r2, r4
 8019652:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019656:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801965a:	3302      	adds	r3, #2
 801965c:	e7c5      	b.n	80195ea <_printf_common+0x62>
 801965e:	2301      	movs	r3, #1
 8019660:	4622      	mov	r2, r4
 8019662:	4639      	mov	r1, r7
 8019664:	4630      	mov	r0, r6
 8019666:	47c0      	blx	r8
 8019668:	3001      	adds	r0, #1
 801966a:	d0e6      	beq.n	801963a <_printf_common+0xb2>
 801966c:	f109 0901 	add.w	r9, r9, #1
 8019670:	e7d8      	b.n	8019624 <_printf_common+0x9c>
	...

08019674 <_printf_i>:
 8019674:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019678:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801967c:	460c      	mov	r4, r1
 801967e:	7e09      	ldrb	r1, [r1, #24]
 8019680:	b085      	sub	sp, #20
 8019682:	296e      	cmp	r1, #110	; 0x6e
 8019684:	4617      	mov	r7, r2
 8019686:	4606      	mov	r6, r0
 8019688:	4698      	mov	r8, r3
 801968a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801968c:	f000 80b3 	beq.w	80197f6 <_printf_i+0x182>
 8019690:	d822      	bhi.n	80196d8 <_printf_i+0x64>
 8019692:	2963      	cmp	r1, #99	; 0x63
 8019694:	d036      	beq.n	8019704 <_printf_i+0x90>
 8019696:	d80a      	bhi.n	80196ae <_printf_i+0x3a>
 8019698:	2900      	cmp	r1, #0
 801969a:	f000 80b9 	beq.w	8019810 <_printf_i+0x19c>
 801969e:	2958      	cmp	r1, #88	; 0x58
 80196a0:	f000 8083 	beq.w	80197aa <_printf_i+0x136>
 80196a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80196a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80196ac:	e032      	b.n	8019714 <_printf_i+0xa0>
 80196ae:	2964      	cmp	r1, #100	; 0x64
 80196b0:	d001      	beq.n	80196b6 <_printf_i+0x42>
 80196b2:	2969      	cmp	r1, #105	; 0x69
 80196b4:	d1f6      	bne.n	80196a4 <_printf_i+0x30>
 80196b6:	6820      	ldr	r0, [r4, #0]
 80196b8:	6813      	ldr	r3, [r2, #0]
 80196ba:	0605      	lsls	r5, r0, #24
 80196bc:	f103 0104 	add.w	r1, r3, #4
 80196c0:	d52a      	bpl.n	8019718 <_printf_i+0xa4>
 80196c2:	681b      	ldr	r3, [r3, #0]
 80196c4:	6011      	str	r1, [r2, #0]
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	da03      	bge.n	80196d2 <_printf_i+0x5e>
 80196ca:	222d      	movs	r2, #45	; 0x2d
 80196cc:	425b      	negs	r3, r3
 80196ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80196d2:	486f      	ldr	r0, [pc, #444]	; (8019890 <_printf_i+0x21c>)
 80196d4:	220a      	movs	r2, #10
 80196d6:	e039      	b.n	801974c <_printf_i+0xd8>
 80196d8:	2973      	cmp	r1, #115	; 0x73
 80196da:	f000 809d 	beq.w	8019818 <_printf_i+0x1a4>
 80196de:	d808      	bhi.n	80196f2 <_printf_i+0x7e>
 80196e0:	296f      	cmp	r1, #111	; 0x6f
 80196e2:	d020      	beq.n	8019726 <_printf_i+0xb2>
 80196e4:	2970      	cmp	r1, #112	; 0x70
 80196e6:	d1dd      	bne.n	80196a4 <_printf_i+0x30>
 80196e8:	6823      	ldr	r3, [r4, #0]
 80196ea:	f043 0320 	orr.w	r3, r3, #32
 80196ee:	6023      	str	r3, [r4, #0]
 80196f0:	e003      	b.n	80196fa <_printf_i+0x86>
 80196f2:	2975      	cmp	r1, #117	; 0x75
 80196f4:	d017      	beq.n	8019726 <_printf_i+0xb2>
 80196f6:	2978      	cmp	r1, #120	; 0x78
 80196f8:	d1d4      	bne.n	80196a4 <_printf_i+0x30>
 80196fa:	2378      	movs	r3, #120	; 0x78
 80196fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019700:	4864      	ldr	r0, [pc, #400]	; (8019894 <_printf_i+0x220>)
 8019702:	e055      	b.n	80197b0 <_printf_i+0x13c>
 8019704:	6813      	ldr	r3, [r2, #0]
 8019706:	1d19      	adds	r1, r3, #4
 8019708:	681b      	ldr	r3, [r3, #0]
 801970a:	6011      	str	r1, [r2, #0]
 801970c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019710:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019714:	2301      	movs	r3, #1
 8019716:	e08c      	b.n	8019832 <_printf_i+0x1be>
 8019718:	681b      	ldr	r3, [r3, #0]
 801971a:	6011      	str	r1, [r2, #0]
 801971c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8019720:	bf18      	it	ne
 8019722:	b21b      	sxthne	r3, r3
 8019724:	e7cf      	b.n	80196c6 <_printf_i+0x52>
 8019726:	6813      	ldr	r3, [r2, #0]
 8019728:	6825      	ldr	r5, [r4, #0]
 801972a:	1d18      	adds	r0, r3, #4
 801972c:	6010      	str	r0, [r2, #0]
 801972e:	0628      	lsls	r0, r5, #24
 8019730:	d501      	bpl.n	8019736 <_printf_i+0xc2>
 8019732:	681b      	ldr	r3, [r3, #0]
 8019734:	e002      	b.n	801973c <_printf_i+0xc8>
 8019736:	0668      	lsls	r0, r5, #25
 8019738:	d5fb      	bpl.n	8019732 <_printf_i+0xbe>
 801973a:	881b      	ldrh	r3, [r3, #0]
 801973c:	4854      	ldr	r0, [pc, #336]	; (8019890 <_printf_i+0x21c>)
 801973e:	296f      	cmp	r1, #111	; 0x6f
 8019740:	bf14      	ite	ne
 8019742:	220a      	movne	r2, #10
 8019744:	2208      	moveq	r2, #8
 8019746:	2100      	movs	r1, #0
 8019748:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801974c:	6865      	ldr	r5, [r4, #4]
 801974e:	60a5      	str	r5, [r4, #8]
 8019750:	2d00      	cmp	r5, #0
 8019752:	f2c0 8095 	blt.w	8019880 <_printf_i+0x20c>
 8019756:	6821      	ldr	r1, [r4, #0]
 8019758:	f021 0104 	bic.w	r1, r1, #4
 801975c:	6021      	str	r1, [r4, #0]
 801975e:	2b00      	cmp	r3, #0
 8019760:	d13d      	bne.n	80197de <_printf_i+0x16a>
 8019762:	2d00      	cmp	r5, #0
 8019764:	f040 808e 	bne.w	8019884 <_printf_i+0x210>
 8019768:	4665      	mov	r5, ip
 801976a:	2a08      	cmp	r2, #8
 801976c:	d10b      	bne.n	8019786 <_printf_i+0x112>
 801976e:	6823      	ldr	r3, [r4, #0]
 8019770:	07db      	lsls	r3, r3, #31
 8019772:	d508      	bpl.n	8019786 <_printf_i+0x112>
 8019774:	6923      	ldr	r3, [r4, #16]
 8019776:	6862      	ldr	r2, [r4, #4]
 8019778:	429a      	cmp	r2, r3
 801977a:	bfde      	ittt	le
 801977c:	2330      	movle	r3, #48	; 0x30
 801977e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019782:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019786:	ebac 0305 	sub.w	r3, ip, r5
 801978a:	6123      	str	r3, [r4, #16]
 801978c:	f8cd 8000 	str.w	r8, [sp]
 8019790:	463b      	mov	r3, r7
 8019792:	aa03      	add	r2, sp, #12
 8019794:	4621      	mov	r1, r4
 8019796:	4630      	mov	r0, r6
 8019798:	f7ff fef6 	bl	8019588 <_printf_common>
 801979c:	3001      	adds	r0, #1
 801979e:	d14d      	bne.n	801983c <_printf_i+0x1c8>
 80197a0:	f04f 30ff 	mov.w	r0, #4294967295
 80197a4:	b005      	add	sp, #20
 80197a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80197aa:	4839      	ldr	r0, [pc, #228]	; (8019890 <_printf_i+0x21c>)
 80197ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80197b0:	6813      	ldr	r3, [r2, #0]
 80197b2:	6821      	ldr	r1, [r4, #0]
 80197b4:	1d1d      	adds	r5, r3, #4
 80197b6:	681b      	ldr	r3, [r3, #0]
 80197b8:	6015      	str	r5, [r2, #0]
 80197ba:	060a      	lsls	r2, r1, #24
 80197bc:	d50b      	bpl.n	80197d6 <_printf_i+0x162>
 80197be:	07ca      	lsls	r2, r1, #31
 80197c0:	bf44      	itt	mi
 80197c2:	f041 0120 	orrmi.w	r1, r1, #32
 80197c6:	6021      	strmi	r1, [r4, #0]
 80197c8:	b91b      	cbnz	r3, 80197d2 <_printf_i+0x15e>
 80197ca:	6822      	ldr	r2, [r4, #0]
 80197cc:	f022 0220 	bic.w	r2, r2, #32
 80197d0:	6022      	str	r2, [r4, #0]
 80197d2:	2210      	movs	r2, #16
 80197d4:	e7b7      	b.n	8019746 <_printf_i+0xd2>
 80197d6:	064d      	lsls	r5, r1, #25
 80197d8:	bf48      	it	mi
 80197da:	b29b      	uxthmi	r3, r3
 80197dc:	e7ef      	b.n	80197be <_printf_i+0x14a>
 80197de:	4665      	mov	r5, ip
 80197e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80197e4:	fb02 3311 	mls	r3, r2, r1, r3
 80197e8:	5cc3      	ldrb	r3, [r0, r3]
 80197ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80197ee:	460b      	mov	r3, r1
 80197f0:	2900      	cmp	r1, #0
 80197f2:	d1f5      	bne.n	80197e0 <_printf_i+0x16c>
 80197f4:	e7b9      	b.n	801976a <_printf_i+0xf6>
 80197f6:	6813      	ldr	r3, [r2, #0]
 80197f8:	6825      	ldr	r5, [r4, #0]
 80197fa:	6961      	ldr	r1, [r4, #20]
 80197fc:	1d18      	adds	r0, r3, #4
 80197fe:	6010      	str	r0, [r2, #0]
 8019800:	0628      	lsls	r0, r5, #24
 8019802:	681b      	ldr	r3, [r3, #0]
 8019804:	d501      	bpl.n	801980a <_printf_i+0x196>
 8019806:	6019      	str	r1, [r3, #0]
 8019808:	e002      	b.n	8019810 <_printf_i+0x19c>
 801980a:	066a      	lsls	r2, r5, #25
 801980c:	d5fb      	bpl.n	8019806 <_printf_i+0x192>
 801980e:	8019      	strh	r1, [r3, #0]
 8019810:	2300      	movs	r3, #0
 8019812:	6123      	str	r3, [r4, #16]
 8019814:	4665      	mov	r5, ip
 8019816:	e7b9      	b.n	801978c <_printf_i+0x118>
 8019818:	6813      	ldr	r3, [r2, #0]
 801981a:	1d19      	adds	r1, r3, #4
 801981c:	6011      	str	r1, [r2, #0]
 801981e:	681d      	ldr	r5, [r3, #0]
 8019820:	6862      	ldr	r2, [r4, #4]
 8019822:	2100      	movs	r1, #0
 8019824:	4628      	mov	r0, r5
 8019826:	f7e6 fd5b 	bl	80002e0 <memchr>
 801982a:	b108      	cbz	r0, 8019830 <_printf_i+0x1bc>
 801982c:	1b40      	subs	r0, r0, r5
 801982e:	6060      	str	r0, [r4, #4]
 8019830:	6863      	ldr	r3, [r4, #4]
 8019832:	6123      	str	r3, [r4, #16]
 8019834:	2300      	movs	r3, #0
 8019836:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801983a:	e7a7      	b.n	801978c <_printf_i+0x118>
 801983c:	6923      	ldr	r3, [r4, #16]
 801983e:	462a      	mov	r2, r5
 8019840:	4639      	mov	r1, r7
 8019842:	4630      	mov	r0, r6
 8019844:	47c0      	blx	r8
 8019846:	3001      	adds	r0, #1
 8019848:	d0aa      	beq.n	80197a0 <_printf_i+0x12c>
 801984a:	6823      	ldr	r3, [r4, #0]
 801984c:	079b      	lsls	r3, r3, #30
 801984e:	d413      	bmi.n	8019878 <_printf_i+0x204>
 8019850:	68e0      	ldr	r0, [r4, #12]
 8019852:	9b03      	ldr	r3, [sp, #12]
 8019854:	4298      	cmp	r0, r3
 8019856:	bfb8      	it	lt
 8019858:	4618      	movlt	r0, r3
 801985a:	e7a3      	b.n	80197a4 <_printf_i+0x130>
 801985c:	2301      	movs	r3, #1
 801985e:	464a      	mov	r2, r9
 8019860:	4639      	mov	r1, r7
 8019862:	4630      	mov	r0, r6
 8019864:	47c0      	blx	r8
 8019866:	3001      	adds	r0, #1
 8019868:	d09a      	beq.n	80197a0 <_printf_i+0x12c>
 801986a:	3501      	adds	r5, #1
 801986c:	68e3      	ldr	r3, [r4, #12]
 801986e:	9a03      	ldr	r2, [sp, #12]
 8019870:	1a9b      	subs	r3, r3, r2
 8019872:	42ab      	cmp	r3, r5
 8019874:	dcf2      	bgt.n	801985c <_printf_i+0x1e8>
 8019876:	e7eb      	b.n	8019850 <_printf_i+0x1dc>
 8019878:	2500      	movs	r5, #0
 801987a:	f104 0919 	add.w	r9, r4, #25
 801987e:	e7f5      	b.n	801986c <_printf_i+0x1f8>
 8019880:	2b00      	cmp	r3, #0
 8019882:	d1ac      	bne.n	80197de <_printf_i+0x16a>
 8019884:	7803      	ldrb	r3, [r0, #0]
 8019886:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801988a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801988e:	e76c      	b.n	801976a <_printf_i+0xf6>
 8019890:	0801ca19 	.word	0x0801ca19
 8019894:	0801ca2a 	.word	0x0801ca2a

08019898 <_sbrk_r>:
 8019898:	b538      	push	{r3, r4, r5, lr}
 801989a:	4c06      	ldr	r4, [pc, #24]	; (80198b4 <_sbrk_r+0x1c>)
 801989c:	2300      	movs	r3, #0
 801989e:	4605      	mov	r5, r0
 80198a0:	4608      	mov	r0, r1
 80198a2:	6023      	str	r3, [r4, #0]
 80198a4:	f7e7 fbd4 	bl	8001050 <_sbrk>
 80198a8:	1c43      	adds	r3, r0, #1
 80198aa:	d102      	bne.n	80198b2 <_sbrk_r+0x1a>
 80198ac:	6823      	ldr	r3, [r4, #0]
 80198ae:	b103      	cbz	r3, 80198b2 <_sbrk_r+0x1a>
 80198b0:	602b      	str	r3, [r5, #0]
 80198b2:	bd38      	pop	{r3, r4, r5, pc}
 80198b4:	2001011c 	.word	0x2001011c

080198b8 <__sread>:
 80198b8:	b510      	push	{r4, lr}
 80198ba:	460c      	mov	r4, r1
 80198bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80198c0:	f000 fa96 	bl	8019df0 <_read_r>
 80198c4:	2800      	cmp	r0, #0
 80198c6:	bfab      	itete	ge
 80198c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80198ca:	89a3      	ldrhlt	r3, [r4, #12]
 80198cc:	181b      	addge	r3, r3, r0
 80198ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80198d2:	bfac      	ite	ge
 80198d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80198d6:	81a3      	strhlt	r3, [r4, #12]
 80198d8:	bd10      	pop	{r4, pc}

080198da <__swrite>:
 80198da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198de:	461f      	mov	r7, r3
 80198e0:	898b      	ldrh	r3, [r1, #12]
 80198e2:	05db      	lsls	r3, r3, #23
 80198e4:	4605      	mov	r5, r0
 80198e6:	460c      	mov	r4, r1
 80198e8:	4616      	mov	r6, r2
 80198ea:	d505      	bpl.n	80198f8 <__swrite+0x1e>
 80198ec:	2302      	movs	r3, #2
 80198ee:	2200      	movs	r2, #0
 80198f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80198f4:	f000 f9b6 	bl	8019c64 <_lseek_r>
 80198f8:	89a3      	ldrh	r3, [r4, #12]
 80198fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80198fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019902:	81a3      	strh	r3, [r4, #12]
 8019904:	4632      	mov	r2, r6
 8019906:	463b      	mov	r3, r7
 8019908:	4628      	mov	r0, r5
 801990a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801990e:	f000 b869 	b.w	80199e4 <_write_r>

08019912 <__sseek>:
 8019912:	b510      	push	{r4, lr}
 8019914:	460c      	mov	r4, r1
 8019916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801991a:	f000 f9a3 	bl	8019c64 <_lseek_r>
 801991e:	1c43      	adds	r3, r0, #1
 8019920:	89a3      	ldrh	r3, [r4, #12]
 8019922:	bf15      	itete	ne
 8019924:	6560      	strne	r0, [r4, #84]	; 0x54
 8019926:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801992a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801992e:	81a3      	strheq	r3, [r4, #12]
 8019930:	bf18      	it	ne
 8019932:	81a3      	strhne	r3, [r4, #12]
 8019934:	bd10      	pop	{r4, pc}

08019936 <__sclose>:
 8019936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801993a:	f000 b8d3 	b.w	8019ae4 <_close_r>
	...

08019940 <__swbuf_r>:
 8019940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019942:	460e      	mov	r6, r1
 8019944:	4614      	mov	r4, r2
 8019946:	4605      	mov	r5, r0
 8019948:	b118      	cbz	r0, 8019952 <__swbuf_r+0x12>
 801994a:	6983      	ldr	r3, [r0, #24]
 801994c:	b90b      	cbnz	r3, 8019952 <__swbuf_r+0x12>
 801994e:	f7ff fbf7 	bl	8019140 <__sinit>
 8019952:	4b21      	ldr	r3, [pc, #132]	; (80199d8 <__swbuf_r+0x98>)
 8019954:	429c      	cmp	r4, r3
 8019956:	d12a      	bne.n	80199ae <__swbuf_r+0x6e>
 8019958:	686c      	ldr	r4, [r5, #4]
 801995a:	69a3      	ldr	r3, [r4, #24]
 801995c:	60a3      	str	r3, [r4, #8]
 801995e:	89a3      	ldrh	r3, [r4, #12]
 8019960:	071a      	lsls	r2, r3, #28
 8019962:	d52e      	bpl.n	80199c2 <__swbuf_r+0x82>
 8019964:	6923      	ldr	r3, [r4, #16]
 8019966:	b363      	cbz	r3, 80199c2 <__swbuf_r+0x82>
 8019968:	6923      	ldr	r3, [r4, #16]
 801996a:	6820      	ldr	r0, [r4, #0]
 801996c:	1ac0      	subs	r0, r0, r3
 801996e:	6963      	ldr	r3, [r4, #20]
 8019970:	b2f6      	uxtb	r6, r6
 8019972:	4283      	cmp	r3, r0
 8019974:	4637      	mov	r7, r6
 8019976:	dc04      	bgt.n	8019982 <__swbuf_r+0x42>
 8019978:	4621      	mov	r1, r4
 801997a:	4628      	mov	r0, r5
 801997c:	f000 f948 	bl	8019c10 <_fflush_r>
 8019980:	bb28      	cbnz	r0, 80199ce <__swbuf_r+0x8e>
 8019982:	68a3      	ldr	r3, [r4, #8]
 8019984:	3b01      	subs	r3, #1
 8019986:	60a3      	str	r3, [r4, #8]
 8019988:	6823      	ldr	r3, [r4, #0]
 801998a:	1c5a      	adds	r2, r3, #1
 801998c:	6022      	str	r2, [r4, #0]
 801998e:	701e      	strb	r6, [r3, #0]
 8019990:	6963      	ldr	r3, [r4, #20]
 8019992:	3001      	adds	r0, #1
 8019994:	4283      	cmp	r3, r0
 8019996:	d004      	beq.n	80199a2 <__swbuf_r+0x62>
 8019998:	89a3      	ldrh	r3, [r4, #12]
 801999a:	07db      	lsls	r3, r3, #31
 801999c:	d519      	bpl.n	80199d2 <__swbuf_r+0x92>
 801999e:	2e0a      	cmp	r6, #10
 80199a0:	d117      	bne.n	80199d2 <__swbuf_r+0x92>
 80199a2:	4621      	mov	r1, r4
 80199a4:	4628      	mov	r0, r5
 80199a6:	f000 f933 	bl	8019c10 <_fflush_r>
 80199aa:	b190      	cbz	r0, 80199d2 <__swbuf_r+0x92>
 80199ac:	e00f      	b.n	80199ce <__swbuf_r+0x8e>
 80199ae:	4b0b      	ldr	r3, [pc, #44]	; (80199dc <__swbuf_r+0x9c>)
 80199b0:	429c      	cmp	r4, r3
 80199b2:	d101      	bne.n	80199b8 <__swbuf_r+0x78>
 80199b4:	68ac      	ldr	r4, [r5, #8]
 80199b6:	e7d0      	b.n	801995a <__swbuf_r+0x1a>
 80199b8:	4b09      	ldr	r3, [pc, #36]	; (80199e0 <__swbuf_r+0xa0>)
 80199ba:	429c      	cmp	r4, r3
 80199bc:	bf08      	it	eq
 80199be:	68ec      	ldreq	r4, [r5, #12]
 80199c0:	e7cb      	b.n	801995a <__swbuf_r+0x1a>
 80199c2:	4621      	mov	r1, r4
 80199c4:	4628      	mov	r0, r5
 80199c6:	f000 f81f 	bl	8019a08 <__swsetup_r>
 80199ca:	2800      	cmp	r0, #0
 80199cc:	d0cc      	beq.n	8019968 <__swbuf_r+0x28>
 80199ce:	f04f 37ff 	mov.w	r7, #4294967295
 80199d2:	4638      	mov	r0, r7
 80199d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80199d6:	bf00      	nop
 80199d8:	0801c9c8 	.word	0x0801c9c8
 80199dc:	0801c9e8 	.word	0x0801c9e8
 80199e0:	0801c9a8 	.word	0x0801c9a8

080199e4 <_write_r>:
 80199e4:	b538      	push	{r3, r4, r5, lr}
 80199e6:	4c07      	ldr	r4, [pc, #28]	; (8019a04 <_write_r+0x20>)
 80199e8:	4605      	mov	r5, r0
 80199ea:	4608      	mov	r0, r1
 80199ec:	4611      	mov	r1, r2
 80199ee:	2200      	movs	r2, #0
 80199f0:	6022      	str	r2, [r4, #0]
 80199f2:	461a      	mov	r2, r3
 80199f4:	f7e7 fadb 	bl	8000fae <_write>
 80199f8:	1c43      	adds	r3, r0, #1
 80199fa:	d102      	bne.n	8019a02 <_write_r+0x1e>
 80199fc:	6823      	ldr	r3, [r4, #0]
 80199fe:	b103      	cbz	r3, 8019a02 <_write_r+0x1e>
 8019a00:	602b      	str	r3, [r5, #0]
 8019a02:	bd38      	pop	{r3, r4, r5, pc}
 8019a04:	2001011c 	.word	0x2001011c

08019a08 <__swsetup_r>:
 8019a08:	4b32      	ldr	r3, [pc, #200]	; (8019ad4 <__swsetup_r+0xcc>)
 8019a0a:	b570      	push	{r4, r5, r6, lr}
 8019a0c:	681d      	ldr	r5, [r3, #0]
 8019a0e:	4606      	mov	r6, r0
 8019a10:	460c      	mov	r4, r1
 8019a12:	b125      	cbz	r5, 8019a1e <__swsetup_r+0x16>
 8019a14:	69ab      	ldr	r3, [r5, #24]
 8019a16:	b913      	cbnz	r3, 8019a1e <__swsetup_r+0x16>
 8019a18:	4628      	mov	r0, r5
 8019a1a:	f7ff fb91 	bl	8019140 <__sinit>
 8019a1e:	4b2e      	ldr	r3, [pc, #184]	; (8019ad8 <__swsetup_r+0xd0>)
 8019a20:	429c      	cmp	r4, r3
 8019a22:	d10f      	bne.n	8019a44 <__swsetup_r+0x3c>
 8019a24:	686c      	ldr	r4, [r5, #4]
 8019a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019a2a:	b29a      	uxth	r2, r3
 8019a2c:	0715      	lsls	r5, r2, #28
 8019a2e:	d42c      	bmi.n	8019a8a <__swsetup_r+0x82>
 8019a30:	06d0      	lsls	r0, r2, #27
 8019a32:	d411      	bmi.n	8019a58 <__swsetup_r+0x50>
 8019a34:	2209      	movs	r2, #9
 8019a36:	6032      	str	r2, [r6, #0]
 8019a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019a3c:	81a3      	strh	r3, [r4, #12]
 8019a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8019a42:	e03e      	b.n	8019ac2 <__swsetup_r+0xba>
 8019a44:	4b25      	ldr	r3, [pc, #148]	; (8019adc <__swsetup_r+0xd4>)
 8019a46:	429c      	cmp	r4, r3
 8019a48:	d101      	bne.n	8019a4e <__swsetup_r+0x46>
 8019a4a:	68ac      	ldr	r4, [r5, #8]
 8019a4c:	e7eb      	b.n	8019a26 <__swsetup_r+0x1e>
 8019a4e:	4b24      	ldr	r3, [pc, #144]	; (8019ae0 <__swsetup_r+0xd8>)
 8019a50:	429c      	cmp	r4, r3
 8019a52:	bf08      	it	eq
 8019a54:	68ec      	ldreq	r4, [r5, #12]
 8019a56:	e7e6      	b.n	8019a26 <__swsetup_r+0x1e>
 8019a58:	0751      	lsls	r1, r2, #29
 8019a5a:	d512      	bpl.n	8019a82 <__swsetup_r+0x7a>
 8019a5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019a5e:	b141      	cbz	r1, 8019a72 <__swsetup_r+0x6a>
 8019a60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019a64:	4299      	cmp	r1, r3
 8019a66:	d002      	beq.n	8019a6e <__swsetup_r+0x66>
 8019a68:	4630      	mov	r0, r6
 8019a6a:	f000 f973 	bl	8019d54 <_free_r>
 8019a6e:	2300      	movs	r3, #0
 8019a70:	6363      	str	r3, [r4, #52]	; 0x34
 8019a72:	89a3      	ldrh	r3, [r4, #12]
 8019a74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019a78:	81a3      	strh	r3, [r4, #12]
 8019a7a:	2300      	movs	r3, #0
 8019a7c:	6063      	str	r3, [r4, #4]
 8019a7e:	6923      	ldr	r3, [r4, #16]
 8019a80:	6023      	str	r3, [r4, #0]
 8019a82:	89a3      	ldrh	r3, [r4, #12]
 8019a84:	f043 0308 	orr.w	r3, r3, #8
 8019a88:	81a3      	strh	r3, [r4, #12]
 8019a8a:	6923      	ldr	r3, [r4, #16]
 8019a8c:	b94b      	cbnz	r3, 8019aa2 <__swsetup_r+0x9a>
 8019a8e:	89a3      	ldrh	r3, [r4, #12]
 8019a90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019a94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019a98:	d003      	beq.n	8019aa2 <__swsetup_r+0x9a>
 8019a9a:	4621      	mov	r1, r4
 8019a9c:	4630      	mov	r0, r6
 8019a9e:	f000 f917 	bl	8019cd0 <__smakebuf_r>
 8019aa2:	89a2      	ldrh	r2, [r4, #12]
 8019aa4:	f012 0301 	ands.w	r3, r2, #1
 8019aa8:	d00c      	beq.n	8019ac4 <__swsetup_r+0xbc>
 8019aaa:	2300      	movs	r3, #0
 8019aac:	60a3      	str	r3, [r4, #8]
 8019aae:	6963      	ldr	r3, [r4, #20]
 8019ab0:	425b      	negs	r3, r3
 8019ab2:	61a3      	str	r3, [r4, #24]
 8019ab4:	6923      	ldr	r3, [r4, #16]
 8019ab6:	b953      	cbnz	r3, 8019ace <__swsetup_r+0xc6>
 8019ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019abc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8019ac0:	d1ba      	bne.n	8019a38 <__swsetup_r+0x30>
 8019ac2:	bd70      	pop	{r4, r5, r6, pc}
 8019ac4:	0792      	lsls	r2, r2, #30
 8019ac6:	bf58      	it	pl
 8019ac8:	6963      	ldrpl	r3, [r4, #20]
 8019aca:	60a3      	str	r3, [r4, #8]
 8019acc:	e7f2      	b.n	8019ab4 <__swsetup_r+0xac>
 8019ace:	2000      	movs	r0, #0
 8019ad0:	e7f7      	b.n	8019ac2 <__swsetup_r+0xba>
 8019ad2:	bf00      	nop
 8019ad4:	20000034 	.word	0x20000034
 8019ad8:	0801c9c8 	.word	0x0801c9c8
 8019adc:	0801c9e8 	.word	0x0801c9e8
 8019ae0:	0801c9a8 	.word	0x0801c9a8

08019ae4 <_close_r>:
 8019ae4:	b538      	push	{r3, r4, r5, lr}
 8019ae6:	4c06      	ldr	r4, [pc, #24]	; (8019b00 <_close_r+0x1c>)
 8019ae8:	2300      	movs	r3, #0
 8019aea:	4605      	mov	r5, r0
 8019aec:	4608      	mov	r0, r1
 8019aee:	6023      	str	r3, [r4, #0]
 8019af0:	f7e7 fa79 	bl	8000fe6 <_close>
 8019af4:	1c43      	adds	r3, r0, #1
 8019af6:	d102      	bne.n	8019afe <_close_r+0x1a>
 8019af8:	6823      	ldr	r3, [r4, #0]
 8019afa:	b103      	cbz	r3, 8019afe <_close_r+0x1a>
 8019afc:	602b      	str	r3, [r5, #0]
 8019afe:	bd38      	pop	{r3, r4, r5, pc}
 8019b00:	2001011c 	.word	0x2001011c

08019b04 <__sflush_r>:
 8019b04:	898a      	ldrh	r2, [r1, #12]
 8019b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b0a:	4605      	mov	r5, r0
 8019b0c:	0710      	lsls	r0, r2, #28
 8019b0e:	460c      	mov	r4, r1
 8019b10:	d458      	bmi.n	8019bc4 <__sflush_r+0xc0>
 8019b12:	684b      	ldr	r3, [r1, #4]
 8019b14:	2b00      	cmp	r3, #0
 8019b16:	dc05      	bgt.n	8019b24 <__sflush_r+0x20>
 8019b18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8019b1a:	2b00      	cmp	r3, #0
 8019b1c:	dc02      	bgt.n	8019b24 <__sflush_r+0x20>
 8019b1e:	2000      	movs	r0, #0
 8019b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019b26:	2e00      	cmp	r6, #0
 8019b28:	d0f9      	beq.n	8019b1e <__sflush_r+0x1a>
 8019b2a:	2300      	movs	r3, #0
 8019b2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8019b30:	682f      	ldr	r7, [r5, #0]
 8019b32:	6a21      	ldr	r1, [r4, #32]
 8019b34:	602b      	str	r3, [r5, #0]
 8019b36:	d032      	beq.n	8019b9e <__sflush_r+0x9a>
 8019b38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8019b3a:	89a3      	ldrh	r3, [r4, #12]
 8019b3c:	075a      	lsls	r2, r3, #29
 8019b3e:	d505      	bpl.n	8019b4c <__sflush_r+0x48>
 8019b40:	6863      	ldr	r3, [r4, #4]
 8019b42:	1ac0      	subs	r0, r0, r3
 8019b44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019b46:	b10b      	cbz	r3, 8019b4c <__sflush_r+0x48>
 8019b48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019b4a:	1ac0      	subs	r0, r0, r3
 8019b4c:	2300      	movs	r3, #0
 8019b4e:	4602      	mov	r2, r0
 8019b50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019b52:	6a21      	ldr	r1, [r4, #32]
 8019b54:	4628      	mov	r0, r5
 8019b56:	47b0      	blx	r6
 8019b58:	1c43      	adds	r3, r0, #1
 8019b5a:	89a3      	ldrh	r3, [r4, #12]
 8019b5c:	d106      	bne.n	8019b6c <__sflush_r+0x68>
 8019b5e:	6829      	ldr	r1, [r5, #0]
 8019b60:	291d      	cmp	r1, #29
 8019b62:	d848      	bhi.n	8019bf6 <__sflush_r+0xf2>
 8019b64:	4a29      	ldr	r2, [pc, #164]	; (8019c0c <__sflush_r+0x108>)
 8019b66:	40ca      	lsrs	r2, r1
 8019b68:	07d6      	lsls	r6, r2, #31
 8019b6a:	d544      	bpl.n	8019bf6 <__sflush_r+0xf2>
 8019b6c:	2200      	movs	r2, #0
 8019b6e:	6062      	str	r2, [r4, #4]
 8019b70:	04d9      	lsls	r1, r3, #19
 8019b72:	6922      	ldr	r2, [r4, #16]
 8019b74:	6022      	str	r2, [r4, #0]
 8019b76:	d504      	bpl.n	8019b82 <__sflush_r+0x7e>
 8019b78:	1c42      	adds	r2, r0, #1
 8019b7a:	d101      	bne.n	8019b80 <__sflush_r+0x7c>
 8019b7c:	682b      	ldr	r3, [r5, #0]
 8019b7e:	b903      	cbnz	r3, 8019b82 <__sflush_r+0x7e>
 8019b80:	6560      	str	r0, [r4, #84]	; 0x54
 8019b82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019b84:	602f      	str	r7, [r5, #0]
 8019b86:	2900      	cmp	r1, #0
 8019b88:	d0c9      	beq.n	8019b1e <__sflush_r+0x1a>
 8019b8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019b8e:	4299      	cmp	r1, r3
 8019b90:	d002      	beq.n	8019b98 <__sflush_r+0x94>
 8019b92:	4628      	mov	r0, r5
 8019b94:	f000 f8de 	bl	8019d54 <_free_r>
 8019b98:	2000      	movs	r0, #0
 8019b9a:	6360      	str	r0, [r4, #52]	; 0x34
 8019b9c:	e7c0      	b.n	8019b20 <__sflush_r+0x1c>
 8019b9e:	2301      	movs	r3, #1
 8019ba0:	4628      	mov	r0, r5
 8019ba2:	47b0      	blx	r6
 8019ba4:	1c41      	adds	r1, r0, #1
 8019ba6:	d1c8      	bne.n	8019b3a <__sflush_r+0x36>
 8019ba8:	682b      	ldr	r3, [r5, #0]
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d0c5      	beq.n	8019b3a <__sflush_r+0x36>
 8019bae:	2b1d      	cmp	r3, #29
 8019bb0:	d001      	beq.n	8019bb6 <__sflush_r+0xb2>
 8019bb2:	2b16      	cmp	r3, #22
 8019bb4:	d101      	bne.n	8019bba <__sflush_r+0xb6>
 8019bb6:	602f      	str	r7, [r5, #0]
 8019bb8:	e7b1      	b.n	8019b1e <__sflush_r+0x1a>
 8019bba:	89a3      	ldrh	r3, [r4, #12]
 8019bbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019bc0:	81a3      	strh	r3, [r4, #12]
 8019bc2:	e7ad      	b.n	8019b20 <__sflush_r+0x1c>
 8019bc4:	690f      	ldr	r7, [r1, #16]
 8019bc6:	2f00      	cmp	r7, #0
 8019bc8:	d0a9      	beq.n	8019b1e <__sflush_r+0x1a>
 8019bca:	0793      	lsls	r3, r2, #30
 8019bcc:	680e      	ldr	r6, [r1, #0]
 8019bce:	bf08      	it	eq
 8019bd0:	694b      	ldreq	r3, [r1, #20]
 8019bd2:	600f      	str	r7, [r1, #0]
 8019bd4:	bf18      	it	ne
 8019bd6:	2300      	movne	r3, #0
 8019bd8:	eba6 0807 	sub.w	r8, r6, r7
 8019bdc:	608b      	str	r3, [r1, #8]
 8019bde:	f1b8 0f00 	cmp.w	r8, #0
 8019be2:	dd9c      	ble.n	8019b1e <__sflush_r+0x1a>
 8019be4:	4643      	mov	r3, r8
 8019be6:	463a      	mov	r2, r7
 8019be8:	6a21      	ldr	r1, [r4, #32]
 8019bea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8019bec:	4628      	mov	r0, r5
 8019bee:	47b0      	blx	r6
 8019bf0:	2800      	cmp	r0, #0
 8019bf2:	dc06      	bgt.n	8019c02 <__sflush_r+0xfe>
 8019bf4:	89a3      	ldrh	r3, [r4, #12]
 8019bf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019bfa:	81a3      	strh	r3, [r4, #12]
 8019bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8019c00:	e78e      	b.n	8019b20 <__sflush_r+0x1c>
 8019c02:	4407      	add	r7, r0
 8019c04:	eba8 0800 	sub.w	r8, r8, r0
 8019c08:	e7e9      	b.n	8019bde <__sflush_r+0xda>
 8019c0a:	bf00      	nop
 8019c0c:	20400001 	.word	0x20400001

08019c10 <_fflush_r>:
 8019c10:	b538      	push	{r3, r4, r5, lr}
 8019c12:	690b      	ldr	r3, [r1, #16]
 8019c14:	4605      	mov	r5, r0
 8019c16:	460c      	mov	r4, r1
 8019c18:	b1db      	cbz	r3, 8019c52 <_fflush_r+0x42>
 8019c1a:	b118      	cbz	r0, 8019c24 <_fflush_r+0x14>
 8019c1c:	6983      	ldr	r3, [r0, #24]
 8019c1e:	b90b      	cbnz	r3, 8019c24 <_fflush_r+0x14>
 8019c20:	f7ff fa8e 	bl	8019140 <__sinit>
 8019c24:	4b0c      	ldr	r3, [pc, #48]	; (8019c58 <_fflush_r+0x48>)
 8019c26:	429c      	cmp	r4, r3
 8019c28:	d109      	bne.n	8019c3e <_fflush_r+0x2e>
 8019c2a:	686c      	ldr	r4, [r5, #4]
 8019c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c30:	b17b      	cbz	r3, 8019c52 <_fflush_r+0x42>
 8019c32:	4621      	mov	r1, r4
 8019c34:	4628      	mov	r0, r5
 8019c36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019c3a:	f7ff bf63 	b.w	8019b04 <__sflush_r>
 8019c3e:	4b07      	ldr	r3, [pc, #28]	; (8019c5c <_fflush_r+0x4c>)
 8019c40:	429c      	cmp	r4, r3
 8019c42:	d101      	bne.n	8019c48 <_fflush_r+0x38>
 8019c44:	68ac      	ldr	r4, [r5, #8]
 8019c46:	e7f1      	b.n	8019c2c <_fflush_r+0x1c>
 8019c48:	4b05      	ldr	r3, [pc, #20]	; (8019c60 <_fflush_r+0x50>)
 8019c4a:	429c      	cmp	r4, r3
 8019c4c:	bf08      	it	eq
 8019c4e:	68ec      	ldreq	r4, [r5, #12]
 8019c50:	e7ec      	b.n	8019c2c <_fflush_r+0x1c>
 8019c52:	2000      	movs	r0, #0
 8019c54:	bd38      	pop	{r3, r4, r5, pc}
 8019c56:	bf00      	nop
 8019c58:	0801c9c8 	.word	0x0801c9c8
 8019c5c:	0801c9e8 	.word	0x0801c9e8
 8019c60:	0801c9a8 	.word	0x0801c9a8

08019c64 <_lseek_r>:
 8019c64:	b538      	push	{r3, r4, r5, lr}
 8019c66:	4c07      	ldr	r4, [pc, #28]	; (8019c84 <_lseek_r+0x20>)
 8019c68:	4605      	mov	r5, r0
 8019c6a:	4608      	mov	r0, r1
 8019c6c:	4611      	mov	r1, r2
 8019c6e:	2200      	movs	r2, #0
 8019c70:	6022      	str	r2, [r4, #0]
 8019c72:	461a      	mov	r2, r3
 8019c74:	f7e7 f9de 	bl	8001034 <_lseek>
 8019c78:	1c43      	adds	r3, r0, #1
 8019c7a:	d102      	bne.n	8019c82 <_lseek_r+0x1e>
 8019c7c:	6823      	ldr	r3, [r4, #0]
 8019c7e:	b103      	cbz	r3, 8019c82 <_lseek_r+0x1e>
 8019c80:	602b      	str	r3, [r5, #0]
 8019c82:	bd38      	pop	{r3, r4, r5, pc}
 8019c84:	2001011c 	.word	0x2001011c

08019c88 <__swhatbuf_r>:
 8019c88:	b570      	push	{r4, r5, r6, lr}
 8019c8a:	460e      	mov	r6, r1
 8019c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019c90:	2900      	cmp	r1, #0
 8019c92:	b096      	sub	sp, #88	; 0x58
 8019c94:	4614      	mov	r4, r2
 8019c96:	461d      	mov	r5, r3
 8019c98:	da07      	bge.n	8019caa <__swhatbuf_r+0x22>
 8019c9a:	2300      	movs	r3, #0
 8019c9c:	602b      	str	r3, [r5, #0]
 8019c9e:	89b3      	ldrh	r3, [r6, #12]
 8019ca0:	061a      	lsls	r2, r3, #24
 8019ca2:	d410      	bmi.n	8019cc6 <__swhatbuf_r+0x3e>
 8019ca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019ca8:	e00e      	b.n	8019cc8 <__swhatbuf_r+0x40>
 8019caa:	466a      	mov	r2, sp
 8019cac:	f000 f8b2 	bl	8019e14 <_fstat_r>
 8019cb0:	2800      	cmp	r0, #0
 8019cb2:	dbf2      	blt.n	8019c9a <__swhatbuf_r+0x12>
 8019cb4:	9a01      	ldr	r2, [sp, #4]
 8019cb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8019cba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8019cbe:	425a      	negs	r2, r3
 8019cc0:	415a      	adcs	r2, r3
 8019cc2:	602a      	str	r2, [r5, #0]
 8019cc4:	e7ee      	b.n	8019ca4 <__swhatbuf_r+0x1c>
 8019cc6:	2340      	movs	r3, #64	; 0x40
 8019cc8:	2000      	movs	r0, #0
 8019cca:	6023      	str	r3, [r4, #0]
 8019ccc:	b016      	add	sp, #88	; 0x58
 8019cce:	bd70      	pop	{r4, r5, r6, pc}

08019cd0 <__smakebuf_r>:
 8019cd0:	898b      	ldrh	r3, [r1, #12]
 8019cd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019cd4:	079d      	lsls	r5, r3, #30
 8019cd6:	4606      	mov	r6, r0
 8019cd8:	460c      	mov	r4, r1
 8019cda:	d507      	bpl.n	8019cec <__smakebuf_r+0x1c>
 8019cdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019ce0:	6023      	str	r3, [r4, #0]
 8019ce2:	6123      	str	r3, [r4, #16]
 8019ce4:	2301      	movs	r3, #1
 8019ce6:	6163      	str	r3, [r4, #20]
 8019ce8:	b002      	add	sp, #8
 8019cea:	bd70      	pop	{r4, r5, r6, pc}
 8019cec:	ab01      	add	r3, sp, #4
 8019cee:	466a      	mov	r2, sp
 8019cf0:	f7ff ffca 	bl	8019c88 <__swhatbuf_r>
 8019cf4:	9900      	ldr	r1, [sp, #0]
 8019cf6:	4605      	mov	r5, r0
 8019cf8:	4630      	mov	r0, r6
 8019cfa:	f7ff faab 	bl	8019254 <_malloc_r>
 8019cfe:	b948      	cbnz	r0, 8019d14 <__smakebuf_r+0x44>
 8019d00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019d04:	059a      	lsls	r2, r3, #22
 8019d06:	d4ef      	bmi.n	8019ce8 <__smakebuf_r+0x18>
 8019d08:	f023 0303 	bic.w	r3, r3, #3
 8019d0c:	f043 0302 	orr.w	r3, r3, #2
 8019d10:	81a3      	strh	r3, [r4, #12]
 8019d12:	e7e3      	b.n	8019cdc <__smakebuf_r+0xc>
 8019d14:	4b0d      	ldr	r3, [pc, #52]	; (8019d4c <__smakebuf_r+0x7c>)
 8019d16:	62b3      	str	r3, [r6, #40]	; 0x28
 8019d18:	89a3      	ldrh	r3, [r4, #12]
 8019d1a:	6020      	str	r0, [r4, #0]
 8019d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019d20:	81a3      	strh	r3, [r4, #12]
 8019d22:	9b00      	ldr	r3, [sp, #0]
 8019d24:	6163      	str	r3, [r4, #20]
 8019d26:	9b01      	ldr	r3, [sp, #4]
 8019d28:	6120      	str	r0, [r4, #16]
 8019d2a:	b15b      	cbz	r3, 8019d44 <__smakebuf_r+0x74>
 8019d2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019d30:	4630      	mov	r0, r6
 8019d32:	f000 f881 	bl	8019e38 <_isatty_r>
 8019d36:	b128      	cbz	r0, 8019d44 <__smakebuf_r+0x74>
 8019d38:	89a3      	ldrh	r3, [r4, #12]
 8019d3a:	f023 0303 	bic.w	r3, r3, #3
 8019d3e:	f043 0301 	orr.w	r3, r3, #1
 8019d42:	81a3      	strh	r3, [r4, #12]
 8019d44:	89a3      	ldrh	r3, [r4, #12]
 8019d46:	431d      	orrs	r5, r3
 8019d48:	81a5      	strh	r5, [r4, #12]
 8019d4a:	e7cd      	b.n	8019ce8 <__smakebuf_r+0x18>
 8019d4c:	08019109 	.word	0x08019109

08019d50 <__malloc_lock>:
 8019d50:	4770      	bx	lr

08019d52 <__malloc_unlock>:
 8019d52:	4770      	bx	lr

08019d54 <_free_r>:
 8019d54:	b538      	push	{r3, r4, r5, lr}
 8019d56:	4605      	mov	r5, r0
 8019d58:	2900      	cmp	r1, #0
 8019d5a:	d045      	beq.n	8019de8 <_free_r+0x94>
 8019d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d60:	1f0c      	subs	r4, r1, #4
 8019d62:	2b00      	cmp	r3, #0
 8019d64:	bfb8      	it	lt
 8019d66:	18e4      	addlt	r4, r4, r3
 8019d68:	f7ff fff2 	bl	8019d50 <__malloc_lock>
 8019d6c:	4a1f      	ldr	r2, [pc, #124]	; (8019dec <_free_r+0x98>)
 8019d6e:	6813      	ldr	r3, [r2, #0]
 8019d70:	4610      	mov	r0, r2
 8019d72:	b933      	cbnz	r3, 8019d82 <_free_r+0x2e>
 8019d74:	6063      	str	r3, [r4, #4]
 8019d76:	6014      	str	r4, [r2, #0]
 8019d78:	4628      	mov	r0, r5
 8019d7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019d7e:	f7ff bfe8 	b.w	8019d52 <__malloc_unlock>
 8019d82:	42a3      	cmp	r3, r4
 8019d84:	d90c      	bls.n	8019da0 <_free_r+0x4c>
 8019d86:	6821      	ldr	r1, [r4, #0]
 8019d88:	1862      	adds	r2, r4, r1
 8019d8a:	4293      	cmp	r3, r2
 8019d8c:	bf04      	itt	eq
 8019d8e:	681a      	ldreq	r2, [r3, #0]
 8019d90:	685b      	ldreq	r3, [r3, #4]
 8019d92:	6063      	str	r3, [r4, #4]
 8019d94:	bf04      	itt	eq
 8019d96:	1852      	addeq	r2, r2, r1
 8019d98:	6022      	streq	r2, [r4, #0]
 8019d9a:	6004      	str	r4, [r0, #0]
 8019d9c:	e7ec      	b.n	8019d78 <_free_r+0x24>
 8019d9e:	4613      	mov	r3, r2
 8019da0:	685a      	ldr	r2, [r3, #4]
 8019da2:	b10a      	cbz	r2, 8019da8 <_free_r+0x54>
 8019da4:	42a2      	cmp	r2, r4
 8019da6:	d9fa      	bls.n	8019d9e <_free_r+0x4a>
 8019da8:	6819      	ldr	r1, [r3, #0]
 8019daa:	1858      	adds	r0, r3, r1
 8019dac:	42a0      	cmp	r0, r4
 8019dae:	d10b      	bne.n	8019dc8 <_free_r+0x74>
 8019db0:	6820      	ldr	r0, [r4, #0]
 8019db2:	4401      	add	r1, r0
 8019db4:	1858      	adds	r0, r3, r1
 8019db6:	4282      	cmp	r2, r0
 8019db8:	6019      	str	r1, [r3, #0]
 8019dba:	d1dd      	bne.n	8019d78 <_free_r+0x24>
 8019dbc:	6810      	ldr	r0, [r2, #0]
 8019dbe:	6852      	ldr	r2, [r2, #4]
 8019dc0:	605a      	str	r2, [r3, #4]
 8019dc2:	4401      	add	r1, r0
 8019dc4:	6019      	str	r1, [r3, #0]
 8019dc6:	e7d7      	b.n	8019d78 <_free_r+0x24>
 8019dc8:	d902      	bls.n	8019dd0 <_free_r+0x7c>
 8019dca:	230c      	movs	r3, #12
 8019dcc:	602b      	str	r3, [r5, #0]
 8019dce:	e7d3      	b.n	8019d78 <_free_r+0x24>
 8019dd0:	6820      	ldr	r0, [r4, #0]
 8019dd2:	1821      	adds	r1, r4, r0
 8019dd4:	428a      	cmp	r2, r1
 8019dd6:	bf04      	itt	eq
 8019dd8:	6811      	ldreq	r1, [r2, #0]
 8019dda:	6852      	ldreq	r2, [r2, #4]
 8019ddc:	6062      	str	r2, [r4, #4]
 8019dde:	bf04      	itt	eq
 8019de0:	1809      	addeq	r1, r1, r0
 8019de2:	6021      	streq	r1, [r4, #0]
 8019de4:	605c      	str	r4, [r3, #4]
 8019de6:	e7c7      	b.n	8019d78 <_free_r+0x24>
 8019de8:	bd38      	pop	{r3, r4, r5, pc}
 8019dea:	bf00      	nop
 8019dec:	2000c940 	.word	0x2000c940

08019df0 <_read_r>:
 8019df0:	b538      	push	{r3, r4, r5, lr}
 8019df2:	4c07      	ldr	r4, [pc, #28]	; (8019e10 <_read_r+0x20>)
 8019df4:	4605      	mov	r5, r0
 8019df6:	4608      	mov	r0, r1
 8019df8:	4611      	mov	r1, r2
 8019dfa:	2200      	movs	r2, #0
 8019dfc:	6022      	str	r2, [r4, #0]
 8019dfe:	461a      	mov	r2, r3
 8019e00:	f7e7 f8b8 	bl	8000f74 <_read>
 8019e04:	1c43      	adds	r3, r0, #1
 8019e06:	d102      	bne.n	8019e0e <_read_r+0x1e>
 8019e08:	6823      	ldr	r3, [r4, #0]
 8019e0a:	b103      	cbz	r3, 8019e0e <_read_r+0x1e>
 8019e0c:	602b      	str	r3, [r5, #0]
 8019e0e:	bd38      	pop	{r3, r4, r5, pc}
 8019e10:	2001011c 	.word	0x2001011c

08019e14 <_fstat_r>:
 8019e14:	b538      	push	{r3, r4, r5, lr}
 8019e16:	4c07      	ldr	r4, [pc, #28]	; (8019e34 <_fstat_r+0x20>)
 8019e18:	2300      	movs	r3, #0
 8019e1a:	4605      	mov	r5, r0
 8019e1c:	4608      	mov	r0, r1
 8019e1e:	4611      	mov	r1, r2
 8019e20:	6023      	str	r3, [r4, #0]
 8019e22:	f7e7 f8ec 	bl	8000ffe <_fstat>
 8019e26:	1c43      	adds	r3, r0, #1
 8019e28:	d102      	bne.n	8019e30 <_fstat_r+0x1c>
 8019e2a:	6823      	ldr	r3, [r4, #0]
 8019e2c:	b103      	cbz	r3, 8019e30 <_fstat_r+0x1c>
 8019e2e:	602b      	str	r3, [r5, #0]
 8019e30:	bd38      	pop	{r3, r4, r5, pc}
 8019e32:	bf00      	nop
 8019e34:	2001011c 	.word	0x2001011c

08019e38 <_isatty_r>:
 8019e38:	b538      	push	{r3, r4, r5, lr}
 8019e3a:	4c06      	ldr	r4, [pc, #24]	; (8019e54 <_isatty_r+0x1c>)
 8019e3c:	2300      	movs	r3, #0
 8019e3e:	4605      	mov	r5, r0
 8019e40:	4608      	mov	r0, r1
 8019e42:	6023      	str	r3, [r4, #0]
 8019e44:	f7e7 f8eb 	bl	800101e <_isatty>
 8019e48:	1c43      	adds	r3, r0, #1
 8019e4a:	d102      	bne.n	8019e52 <_isatty_r+0x1a>
 8019e4c:	6823      	ldr	r3, [r4, #0]
 8019e4e:	b103      	cbz	r3, 8019e52 <_isatty_r+0x1a>
 8019e50:	602b      	str	r3, [r5, #0]
 8019e52:	bd38      	pop	{r3, r4, r5, pc}
 8019e54:	2001011c 	.word	0x2001011c

08019e58 <_init>:
 8019e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e5a:	bf00      	nop
 8019e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019e5e:	bc08      	pop	{r3}
 8019e60:	469e      	mov	lr, r3
 8019e62:	4770      	bx	lr

08019e64 <_fini>:
 8019e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e66:	bf00      	nop
 8019e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019e6a:	bc08      	pop	{r3}
 8019e6c:	469e      	mov	lr, r3
 8019e6e:	4770      	bx	lr
