-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_los is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    obstacles_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_0_ce0 : OUT STD_LOGIC;
    obstacles_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_1_ce0 : OUT STD_LOGIC;
    obstacles_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_2_ce0 : OUT STD_LOGIC;
    obstacles_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_3_ce0 : OUT STD_LOGIC;
    obstacles_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_4_ce0 : OUT STD_LOGIC;
    obstacles_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_5_ce0 : OUT STD_LOGIC;
    obstacles_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_6_ce0 : OUT STD_LOGIC;
    obstacles_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    obstacles_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    obstacles_7_ce0 : OUT STD_LOGIC;
    obstacles_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    results_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_0_ce0 : OUT STD_LOGIC;
    results_0_we0 : OUT STD_LOGIC;
    results_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_1_ce0 : OUT STD_LOGIC;
    results_1_we0 : OUT STD_LOGIC;
    results_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_2_ce0 : OUT STD_LOGIC;
    results_2_we0 : OUT STD_LOGIC;
    results_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_3_ce0 : OUT STD_LOGIC;
    results_3_we0 : OUT STD_LOGIC;
    results_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_4_ce0 : OUT STD_LOGIC;
    results_4_we0 : OUT STD_LOGIC;
    results_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_5_ce0 : OUT STD_LOGIC;
    results_5_we0 : OUT STD_LOGIC;
    results_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_6_ce0 : OUT STD_LOGIC;
    results_6_we0 : OUT STD_LOGIC;
    results_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    results_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    results_7_ce0 : OUT STD_LOGIC;
    results_7_we0 : OUT STD_LOGIC;
    results_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of main_los is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (56 downto 0) := "000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (56 downto 0) := "000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (56 downto 0) := "000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (56 downto 0) := "000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (56 downto 0) := "000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (56 downto 0) := "000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (56 downto 0) := "000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (56 downto 0) := "000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (56 downto 0) := "000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (56 downto 0) := "001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (56 downto 0) := "010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (56 downto 0) := "100000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln34_fu_490_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln34_reg_2010 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln35_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_2018 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_1_fu_514_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln34_1_reg_2023 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln34_fu_522_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln34_reg_2029 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln34_fu_541_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln34_reg_2056 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub_ln34_fu_550_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln34_reg_2062 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln40_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_2069 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_fu_572_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_reg_2075 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln45_fu_578_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln45_reg_2080 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln34_1_fu_585_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln34_1_reg_2086 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal dx_1_fu_599_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_1_reg_2091 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln39_fu_605_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln39_reg_2096 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_fu_612_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_reg_2101 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln74_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln74_reg_2106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln75_fu_637_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_reg_2110 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln80_fu_674_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln80_reg_2118 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln81_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_2126 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_1_fu_698_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln80_1_reg_2131 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln80_fu_706_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln80_reg_2137 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln80_fu_725_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln80_reg_2164 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal sub_ln80_fu_734_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln80_reg_2170 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln86_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_reg_2177 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_2_fu_756_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_2_reg_2183 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln91_fu_762_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln91_reg_2188 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln80_1_fu_769_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln80_1_reg_2194 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal dx_3_fu_783_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_3_reg_2199 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln85_fu_789_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln85_reg_2204 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_35_fu_796_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_35_reg_2209 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln121_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_reg_2214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal add_ln122_fu_821_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln122_reg_2218 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln127_fu_858_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln127_reg_2226 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln128_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_reg_2234 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln127_1_fu_882_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln127_1_reg_2239 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln127_fu_890_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln127_reg_2245 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln127_fu_909_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln127_reg_2272 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal sub_ln127_fu_918_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln127_reg_2278 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln133_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln133_reg_2285 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_4_fu_940_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_4_reg_2291 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln138_fu_946_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln138_reg_2296 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln127_1_fu_953_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln127_1_reg_2302 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal dx_5_fu_967_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_5_reg_2307 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln132_fu_973_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln132_reg_2312 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_36_fu_980_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_36_reg_2317 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln168_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_2322 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal add_ln169_fu_1005_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln169_reg_2326 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln174_fu_1042_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln174_reg_2334 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal icmp_ln175_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_reg_2342 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln174_1_fu_1066_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln174_1_reg_2347 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln174_fu_1074_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln174_reg_2353 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln174_fu_1093_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln174_reg_2380 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal sub_ln174_fu_1102_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln174_reg_2386 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln180_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_reg_2393 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_6_fu_1124_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_6_reg_2399 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln185_fu_1130_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln185_reg_2404 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln174_1_fu_1137_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln174_1_reg_2410 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal dx_7_fu_1151_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_7_reg_2415 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln179_fu_1157_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln179_reg_2420 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_37_fu_1164_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_37_reg_2425 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln215_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_2430 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal add_ln216_fu_1189_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln216_reg_2434 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln221_fu_1226_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln221_reg_2442 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal icmp_ln222_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_2450 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln221_1_fu_1250_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln221_1_reg_2455 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln221_fu_1258_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln221_reg_2461 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln221_fu_1277_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln221_reg_2488 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal sub_ln221_fu_1286_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln221_reg_2494 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln227_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln227_reg_2501 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_8_fu_1308_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_8_reg_2507 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln232_fu_1314_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln232_reg_2512 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln221_1_fu_1321_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln221_1_reg_2518 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal dx_9_fu_1335_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_9_reg_2523 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln226_fu_1341_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln226_reg_2528 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_38_fu_1348_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_38_reg_2533 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln262_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal add_ln263_fu_1373_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln263_reg_2542 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln268_fu_1410_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln268_reg_2550 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal icmp_ln269_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln269_reg_2558 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln268_1_fu_1434_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln268_1_reg_2563 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln268_fu_1442_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln268_reg_2569 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln268_fu_1461_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln268_reg_2596 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal sub_ln268_fu_1470_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln268_reg_2602 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln274_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln274_reg_2609 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_10_fu_1492_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_10_reg_2615 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln279_fu_1498_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln279_reg_2620 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln268_1_fu_1505_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln268_1_reg_2626 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal dx_11_fu_1519_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_11_reg_2631 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln273_fu_1525_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln273_reg_2636 : STD_LOGIC_VECTOR (1 downto 0);
    signal err_39_fu_1532_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_39_reg_2641 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln309_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_2646 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal add_ln310_fu_1557_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln310_reg_2650 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln315_fu_1594_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln315_reg_2658 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal icmp_ln316_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_2666 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_1618_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln315_1_reg_2671 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln315_fu_1626_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln315_reg_2677 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln315_fu_1645_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln315_reg_2704 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal sub_ln315_fu_1654_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln315_reg_2710 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln321_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_reg_2717 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_12_fu_1676_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_12_reg_2723 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln326_fu_1682_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln326_reg_2728 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln315_1_fu_1689_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln315_1_reg_2734 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal select_ln321_fu_1694_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln321_reg_2739 : STD_LOGIC_VECTOR (1 downto 0);
    signal dx_13_fu_1710_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_13_reg_2744 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_40_fu_1716_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_40_reg_2749 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln356_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln356_reg_2754 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal add_ln357_fu_1741_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln357_reg_2758 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln362_fu_1778_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln362_reg_2766 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal icmp_ln363_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln363_reg_2774 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln362_1_fu_1802_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln362_1_reg_2779 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln362_fu_1810_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln362_reg_2785 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln362_fu_1814_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln362_reg_2791 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal sub_ln362_fu_1823_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln362_reg_2797 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln368_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_reg_2804 : STD_LOGIC_VECTOR (0 downto 0);
    signal dx_14_fu_1845_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_14_reg_2810 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln373_fu_1851_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln373_reg_2815 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln362_1_fu_1858_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln362_1_reg_2821 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal select_ln368_fu_1863_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln368_reg_2826 : STD_LOGIC_VECTOR (1 downto 0);
    signal dx_15_fu_1879_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal dx_15_reg_2831 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_41_fu_1885_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal err_41_reg_2836 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln403_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln403_reg_2841 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal add_ln404_fu_1910_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln404_reg_2845 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_idle : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_ready : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_ce0 : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out_ap_vld : STD_LOGIC;
    signal grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal zext_ln75_fu_643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln122_fu_827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal zext_ln169_fu_1011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal zext_ln216_fu_1195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal zext_ln263_fu_1379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal zext_ln310_fu_1563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal zext_ln357_fu_1747_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal zext_ln404_fu_1916_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal x_pixel_fu_114 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_2_fu_647_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln34_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_fu_118 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten_fu_122 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_1_fu_158 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_4_fu_831_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln80_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_1_fu_162 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten9_fu_166 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_3_fu_170 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_6_fu_1015_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln127_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_2_fu_174 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten19_fu_178 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_5_fu_182 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_8_fu_1199_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln174_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_3_fu_186 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten29_fu_190 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_7_fu_194 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_10_fu_1383_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln221_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_4_fu_198 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten39_fu_202 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_9_fu_206 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_12_fu_1567_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln268_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_5_fu_210 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten49_fu_214 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_11_fu_218 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_14_fu_1751_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln315_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_6_fu_222 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten59_fu_226 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_pixel_13_fu_230 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal x_pixel_15_fu_1920_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln362_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_pixel_7_fu_234 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten69_fu_238 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln34_1_fu_508_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln34_fu_547_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_556_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln40_fu_590_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln40_fu_595_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln34_1_fu_582_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln35_fu_625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid2_fu_618_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln80_1_fu_692_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln80_fu_731_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_fu_740_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln86_fu_774_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln86_fu_779_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln80_1_fu_766_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln81_fu_809_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid_fu_802_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln127_1_fu_876_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln127_fu_915_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_924_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln133_fu_958_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln133_fu_963_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln127_1_fu_950_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln128_fu_993_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid1_fu_986_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln174_1_fu_1060_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln174_fu_1099_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_1108_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln180_fu_1142_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln180_fu_1147_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln174_1_fu_1134_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln175_fu_1177_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid3_fu_1170_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln221_1_fu_1244_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln221_fu_1283_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1292_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln227_fu_1326_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln227_fu_1331_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln221_1_fu_1318_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln222_fu_1361_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid4_fu_1354_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln268_1_fu_1428_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln268_fu_1467_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1476_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln274_fu_1510_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln274_fu_1515_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln268_1_fu_1502_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln269_fu_1545_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid5_fu_1538_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln315_1_fu_1612_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln315_fu_1651_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1660_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln321_fu_1701_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln321_fu_1706_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln315_1_fu_1686_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln316_fu_1729_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid6_fu_1722_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln362_1_fu_1796_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln362_fu_1820_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_fu_1829_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln368_fu_1870_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln368_fu_1875_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln362_1_fu_1855_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln363_fu_1898_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid7_fu_1891_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (56 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_los_Pipeline_VITIS_LOOP_58_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln56 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln34_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln45 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln34 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln34_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln39 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln40_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_0_ce0 : OUT STD_LOGIC;
        obstacles_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_104_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln102 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln80_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln91 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln80 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln80_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln85 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln86_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_1_ce0 : OUT STD_LOGIC;
        obstacles_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_1_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_151_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln149 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln127_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln138 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln127 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln127_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln132 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln133_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_2_ce0 : OUT STD_LOGIC;
        obstacles_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_2_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_198_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln196 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln174_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln185 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln174 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln174_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln179 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln180_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_3_ce0 : OUT STD_LOGIC;
        obstacles_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_3_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_3_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_245_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln243 : IN STD_LOGIC_VECTOR (6 downto 0);
        zext_ln221_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln232 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln221 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln221_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln226 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln227_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_4_ce0 : OUT STD_LOGIC;
        obstacles_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_4_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_4_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_292_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln268_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln279 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln290 : IN STD_LOGIC_VECTOR (6 downto 0);
        sext_ln268 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln268_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln273 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln274_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_5_ce0 : OUT STD_LOGIC;
        obstacles_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_5_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_5_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_339_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln326 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln315_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln337 : IN STD_LOGIC_VECTOR (6 downto 0);
        sext_ln315 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln315_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln321 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln320 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_6_ce0 : OUT STD_LOGIC;
        obstacles_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_6_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_6_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_los_Pipeline_VITIS_LOOP_386_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln373 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln362_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln384 : IN STD_LOGIC_VECTOR (6 downto 0);
        sext_ln362 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln362_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln368 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln367 : IN STD_LOGIC_VECTOR (6 downto 0);
        obstacles_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        obstacles_7_ce0 : OUT STD_LOGIC;
        obstacles_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        sight_7_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sight_7_1_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354 : component main_los_Pipeline_VITIS_LOOP_58_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_ready,
        sext_ln56 => err_reg_2101,
        zext_ln34_3 => trunc_ln34_reg_2029,
        zext_ln45 => trunc_ln45_reg_2080,
        sext_ln34 => sub_ln34_1_reg_2086,
        zext_ln34_1 => sub_ln34_reg_2062,
        select_ln39 => select_ln39_reg_2096,
        sext_ln40_1 => dx_1_reg_2091,
        obstacles_0_address0 => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_address0,
        obstacles_0_ce0 => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_ce0,
        obstacles_0_q0 => obstacles_0_q0,
        sight_0_1_out => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out,
        sight_0_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368 : component main_los_Pipeline_VITIS_LOOP_104_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_ready,
        sext_ln102 => err_35_reg_2209,
        zext_ln80_3 => trunc_ln80_reg_2137,
        zext_ln91 => trunc_ln91_reg_2188,
        sext_ln80 => sub_ln80_1_reg_2194,
        zext_ln80_1 => sub_ln80_reg_2170,
        select_ln85 => select_ln85_reg_2204,
        sext_ln86_1 => dx_3_reg_2199,
        obstacles_1_address0 => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_address0,
        obstacles_1_ce0 => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_ce0,
        obstacles_1_q0 => obstacles_1_q0,
        sight_1_1_out => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out,
        sight_1_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382 : component main_los_Pipeline_VITIS_LOOP_151_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_ready,
        sext_ln149 => err_36_reg_2317,
        zext_ln127_3 => trunc_ln127_reg_2245,
        zext_ln138 => trunc_ln138_reg_2296,
        sext_ln127 => sub_ln127_1_reg_2302,
        zext_ln127_1 => sub_ln127_reg_2278,
        select_ln132 => select_ln132_reg_2312,
        sext_ln133_1 => dx_5_reg_2307,
        obstacles_2_address0 => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_address0,
        obstacles_2_ce0 => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_ce0,
        obstacles_2_q0 => obstacles_2_q0,
        sight_2_1_out => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out,
        sight_2_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396 : component main_los_Pipeline_VITIS_LOOP_198_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_ready,
        sext_ln196 => err_37_reg_2425,
        zext_ln174_3 => trunc_ln174_reg_2353,
        zext_ln185 => trunc_ln185_reg_2404,
        sext_ln174 => sub_ln174_1_reg_2410,
        zext_ln174_1 => sub_ln174_reg_2386,
        select_ln179 => select_ln179_reg_2420,
        sext_ln180_1 => dx_7_reg_2415,
        obstacles_3_address0 => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_address0,
        obstacles_3_ce0 => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_ce0,
        obstacles_3_q0 => obstacles_3_q0,
        sight_3_1_out => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out,
        sight_3_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410 : component main_los_Pipeline_VITIS_LOOP_245_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_ready,
        sext_ln243 => err_38_reg_2533,
        zext_ln221_3 => trunc_ln221_reg_2461,
        zext_ln232 => trunc_ln232_reg_2512,
        sext_ln221 => sub_ln221_1_reg_2518,
        zext_ln221_1 => sub_ln221_reg_2494,
        select_ln226 => select_ln226_reg_2528,
        sext_ln227_1 => dx_9_reg_2523,
        obstacles_4_address0 => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_address0,
        obstacles_4_ce0 => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_ce0,
        obstacles_4_q0 => obstacles_4_q0,
        sight_4_1_out => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out,
        sight_4_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424 : component main_los_Pipeline_VITIS_LOOP_292_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_ready,
        zext_ln268_3 => trunc_ln268_reg_2569,
        zext_ln279 => trunc_ln279_reg_2620,
        sext_ln290 => err_39_reg_2641,
        sext_ln268 => sub_ln268_1_reg_2626,
        zext_ln268_1 => sub_ln268_reg_2602,
        select_ln273 => select_ln273_reg_2636,
        sext_ln274_1 => dx_11_reg_2631,
        obstacles_5_address0 => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_address0,
        obstacles_5_ce0 => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_ce0,
        obstacles_5_q0 => obstacles_5_q0,
        sight_5_1_out => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out,
        sight_5_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438 : component main_los_Pipeline_VITIS_LOOP_339_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_ready,
        zext_ln326 => trunc_ln326_reg_2728,
        zext_ln315_3 => trunc_ln315_reg_2677,
        sext_ln337 => err_40_reg_2749,
        sext_ln315 => sub_ln315_1_reg_2734,
        zext_ln315_1 => sub_ln315_reg_2710,
        select_ln321 => select_ln321_reg_2739,
        sext_ln320 => dx_13_reg_2744,
        obstacles_6_address0 => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_address0,
        obstacles_6_ce0 => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_ce0,
        obstacles_6_q0 => obstacles_6_q0,
        sight_6_1_out => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out,
        sight_6_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out_ap_vld);

    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452 : component main_los_Pipeline_VITIS_LOOP_386_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start,
        ap_done => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done,
        ap_idle => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_idle,
        ap_ready => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_ready,
        zext_ln373 => trunc_ln373_reg_2815,
        zext_ln362_3 => trunc_ln362_reg_2785,
        sext_ln384 => err_41_reg_2836,
        sext_ln362 => sub_ln362_1_reg_2821,
        zext_ln362_1 => sub_ln362_reg_2797,
        select_ln368 => select_ln368_reg_2826,
        sext_ln367 => dx_15_reg_2831,
        obstacles_7_address0 => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_address0,
        obstacles_7_ce0 => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_ce0,
        obstacles_7_q0 => obstacles_7_q0,
        sight_7_1_out => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out,
        sight_7_1_out_ap_vld => grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_ready = ap_const_logic_1)) then 
                    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten19_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_668_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                indvar_flatten19_fu_178 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                indvar_flatten19_fu_178 <= add_ln127_reg_2226;
            end if; 
        end if;
    end process;

    indvar_flatten29_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln127_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                indvar_flatten29_fu_190 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                indvar_flatten29_fu_190 <= add_ln174_reg_2334;
            end if; 
        end if;
    end process;

    indvar_flatten39_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln174_fu_1036_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                indvar_flatten39_fu_202 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                indvar_flatten39_fu_202 <= add_ln221_reg_2442;
            end if; 
        end if;
    end process;

    indvar_flatten49_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln221_fu_1220_p2 = ap_const_lv1_1))) then 
                indvar_flatten49_fu_214 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                indvar_flatten49_fu_214 <= add_ln268_reg_2550;
            end if; 
        end if;
    end process;

    indvar_flatten59_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln268_fu_1404_p2 = ap_const_lv1_1))) then 
                indvar_flatten59_fu_226 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                indvar_flatten59_fu_226 <= add_ln315_reg_2658;
            end if; 
        end if;
    end process;

    indvar_flatten69_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln315_fu_1588_p2 = ap_const_lv1_1))) then 
                indvar_flatten69_fu_238 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                indvar_flatten69_fu_238 <= add_ln362_reg_2766;
            end if; 
        end if;
    end process;

    indvar_flatten9_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_484_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten9_fu_166 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvar_flatten9_fu_166 <= add_ln80_reg_2118;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_122 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                indvar_flatten_fu_122 <= add_ln34_reg_2010;
            end if; 
        end if;
    end process;

    x_pixel_11_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln268_fu_1404_p2 = ap_const_lv1_1))) then 
                x_pixel_11_fu_218 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                x_pixel_11_fu_218 <= x_pixel_14_fu_1751_p2;
            end if; 
        end if;
    end process;

    x_pixel_13_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln315_fu_1588_p2 = ap_const_lv1_1))) then 
                x_pixel_13_fu_230 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                x_pixel_13_fu_230 <= x_pixel_15_fu_1920_p2;
            end if; 
        end if;
    end process;

    x_pixel_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_484_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                x_pixel_1_fu_158 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                x_pixel_1_fu_158 <= x_pixel_4_fu_831_p2;
            end if; 
        end if;
    end process;

    x_pixel_3_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_668_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                x_pixel_3_fu_170 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                x_pixel_3_fu_170 <= x_pixel_6_fu_1015_p2;
            end if; 
        end if;
    end process;

    x_pixel_5_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln127_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                x_pixel_5_fu_182 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                x_pixel_5_fu_182 <= x_pixel_8_fu_1199_p2;
            end if; 
        end if;
    end process;

    x_pixel_7_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln174_fu_1036_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                x_pixel_7_fu_194 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                x_pixel_7_fu_194 <= x_pixel_10_fu_1383_p2;
            end if; 
        end if;
    end process;

    x_pixel_9_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln221_fu_1220_p2 = ap_const_lv1_1))) then 
                x_pixel_9_fu_206 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                x_pixel_9_fu_206 <= x_pixel_12_fu_1567_p2;
            end if; 
        end if;
    end process;

    x_pixel_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_pixel_fu_114 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                x_pixel_fu_114 <= x_pixel_2_fu_647_p2;
            end if; 
        end if;
    end process;

    y_pixel_1_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_484_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                y_pixel_1_fu_162 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                y_pixel_1_fu_162 <= select_ln80_1_reg_2131;
            end if; 
        end if;
    end process;

    y_pixel_2_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_668_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                y_pixel_2_fu_174 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                y_pixel_2_fu_174 <= select_ln127_1_reg_2239;
            end if; 
        end if;
    end process;

    y_pixel_3_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln127_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                y_pixel_3_fu_186 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                y_pixel_3_fu_186 <= select_ln174_1_reg_2347;
            end if; 
        end if;
    end process;

    y_pixel_4_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln174_fu_1036_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                y_pixel_4_fu_198 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                y_pixel_4_fu_198 <= select_ln221_1_reg_2455;
            end if; 
        end if;
    end process;

    y_pixel_5_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln221_fu_1220_p2 = ap_const_lv1_1))) then 
                y_pixel_5_fu_210 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                y_pixel_5_fu_210 <= select_ln268_1_reg_2563;
            end if; 
        end if;
    end process;

    y_pixel_6_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln268_fu_1404_p2 = ap_const_lv1_1))) then 
                y_pixel_6_fu_222 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                y_pixel_6_fu_222 <= select_ln315_1_reg_2671;
            end if; 
        end if;
    end process;

    y_pixel_7_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln315_fu_1588_p2 = ap_const_lv1_1))) then 
                y_pixel_7_fu_234 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                y_pixel_7_fu_234 <= select_ln362_1_reg_2779;
            end if; 
        end if;
    end process;

    y_pixel_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_pixel_fu_118 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                y_pixel_fu_118 <= select_ln34_1_reg_2023;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln122_reg_2218 <= add_ln122_fu_821_p2;
                icmp_ln121_reg_2214 <= icmp_ln121_fu_815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln127_reg_2226 <= add_ln127_fu_858_p2;
                icmp_ln128_reg_2234 <= icmp_ln128_fu_870_p2;
                select_ln127_1_reg_2239 <= select_ln127_1_fu_882_p3;
                trunc_ln127_reg_2245 <= trunc_ln127_fu_890_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                add_ln169_reg_2326 <= add_ln169_fu_1005_p2;
                icmp_ln168_reg_2322 <= icmp_ln168_fu_999_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                add_ln174_reg_2334 <= add_ln174_fu_1042_p2;
                icmp_ln175_reg_2342 <= icmp_ln175_fu_1054_p2;
                select_ln174_1_reg_2347 <= select_ln174_1_fu_1066_p3;
                trunc_ln174_reg_2353 <= trunc_ln174_fu_1074_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                add_ln216_reg_2434 <= add_ln216_fu_1189_p2;
                icmp_ln215_reg_2430 <= icmp_ln215_fu_1183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln221_reg_2442 <= add_ln221_fu_1226_p2;
                icmp_ln222_reg_2450 <= icmp_ln222_fu_1238_p2;
                select_ln221_1_reg_2455 <= select_ln221_1_fu_1250_p3;
                trunc_ln221_reg_2461 <= trunc_ln221_fu_1258_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                add_ln263_reg_2542 <= add_ln263_fu_1373_p2;
                icmp_ln262_reg_2538 <= icmp_ln262_fu_1367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                add_ln268_reg_2550 <= add_ln268_fu_1410_p2;
                icmp_ln269_reg_2558 <= icmp_ln269_fu_1422_p2;
                select_ln268_1_reg_2563 <= select_ln268_1_fu_1434_p3;
                trunc_ln268_reg_2569 <= trunc_ln268_fu_1442_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                add_ln310_reg_2650 <= add_ln310_fu_1557_p2;
                icmp_ln309_reg_2646 <= icmp_ln309_fu_1551_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                add_ln315_reg_2658 <= add_ln315_fu_1594_p2;
                icmp_ln316_reg_2666 <= icmp_ln316_fu_1606_p2;
                select_ln315_1_reg_2671 <= select_ln315_1_fu_1618_p3;
                trunc_ln315_reg_2677 <= trunc_ln315_fu_1626_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln34_reg_2010 <= add_ln34_fu_490_p2;
                icmp_ln35_reg_2018 <= icmp_ln35_fu_502_p2;
                select_ln34_1_reg_2023 <= select_ln34_1_fu_514_p3;
                trunc_ln34_reg_2029 <= trunc_ln34_fu_522_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                add_ln357_reg_2758 <= add_ln357_fu_1741_p2;
                icmp_ln356_reg_2754 <= icmp_ln356_fu_1735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                add_ln362_reg_2766 <= add_ln362_fu_1778_p2;
                icmp_ln363_reg_2774 <= icmp_ln363_fu_1790_p2;
                select_ln362_1_reg_2779 <= select_ln362_1_fu_1802_p3;
                trunc_ln362_reg_2785 <= trunc_ln362_fu_1810_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                add_ln404_reg_2845 <= add_ln404_fu_1910_p2;
                icmp_ln403_reg_2841 <= icmp_ln403_fu_1904_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln75_reg_2110 <= add_ln75_fu_637_p2;
                icmp_ln74_reg_2106 <= icmp_ln74_fu_631_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln80_reg_2118 <= add_ln80_fu_674_p2;
                icmp_ln81_reg_2126 <= icmp_ln81_fu_686_p2;
                select_ln80_1_reg_2131 <= select_ln80_1_fu_698_p3;
                trunc_ln80_reg_2137 <= trunc_ln80_fu_706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                dx_10_reg_2615 <= dx_10_fu_1492_p2;
                icmp_ln274_reg_2609 <= icmp_ln274_fu_1486_p2;
                select_ln268_reg_2596 <= select_ln268_fu_1461_p3;
                sub_ln268_reg_2602 <= sub_ln268_fu_1470_p2;
                trunc_ln279_reg_2620 <= trunc_ln279_fu_1498_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                dx_11_reg_2631 <= dx_11_fu_1519_p3;
                err_39_reg_2641 <= err_39_fu_1532_p2;
                    select_ln273_reg_2636(1) <= select_ln273_fu_1525_p3(1);
                sub_ln268_1_reg_2626 <= sub_ln268_1_fu_1505_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                dx_12_reg_2723 <= dx_12_fu_1676_p2;
                icmp_ln321_reg_2717 <= icmp_ln321_fu_1670_p2;
                select_ln315_reg_2704 <= select_ln315_fu_1645_p3;
                sub_ln315_reg_2710 <= sub_ln315_fu_1654_p2;
                trunc_ln326_reg_2728 <= trunc_ln326_fu_1682_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                dx_13_reg_2744 <= dx_13_fu_1710_p3;
                err_40_reg_2749 <= err_40_fu_1716_p2;
                    select_ln321_reg_2739(1) <= select_ln321_fu_1694_p3(1);
                sub_ln315_1_reg_2734 <= sub_ln315_1_fu_1689_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                dx_14_reg_2810 <= dx_14_fu_1845_p2;
                icmp_ln368_reg_2804 <= icmp_ln368_fu_1839_p2;
                select_ln362_reg_2791 <= select_ln362_fu_1814_p3;
                sub_ln362_reg_2797 <= sub_ln362_fu_1823_p2;
                trunc_ln373_reg_2815 <= trunc_ln373_fu_1851_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                dx_15_reg_2831 <= dx_15_fu_1879_p3;
                err_41_reg_2836 <= err_41_fu_1885_p2;
                    select_ln368_reg_2826(1) <= select_ln368_fu_1863_p3(1);
                sub_ln362_1_reg_2821 <= sub_ln362_1_fu_1858_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                dx_1_reg_2091 <= dx_1_fu_599_p3;
                err_reg_2101 <= err_fu_612_p2;
                    select_ln39_reg_2096(1) <= select_ln39_fu_605_p3(1);
                sub_ln34_1_reg_2086 <= sub_ln34_1_fu_585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                dx_2_reg_2183 <= dx_2_fu_756_p2;
                icmp_ln86_reg_2177 <= icmp_ln86_fu_750_p2;
                select_ln80_reg_2164 <= select_ln80_fu_725_p3;
                sub_ln80_reg_2170 <= sub_ln80_fu_734_p2;
                trunc_ln91_reg_2188 <= trunc_ln91_fu_762_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                dx_3_reg_2199 <= dx_3_fu_783_p3;
                err_35_reg_2209 <= err_35_fu_796_p2;
                    select_ln85_reg_2204(1) <= select_ln85_fu_789_p3(1);
                sub_ln80_1_reg_2194 <= sub_ln80_1_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                dx_4_reg_2291 <= dx_4_fu_940_p2;
                icmp_ln133_reg_2285 <= icmp_ln133_fu_934_p2;
                select_ln127_reg_2272 <= select_ln127_fu_909_p3;
                sub_ln127_reg_2278 <= sub_ln127_fu_918_p2;
                trunc_ln138_reg_2296 <= trunc_ln138_fu_946_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                dx_5_reg_2307 <= dx_5_fu_967_p3;
                err_36_reg_2317 <= err_36_fu_980_p2;
                    select_ln132_reg_2312(1) <= select_ln132_fu_973_p3(1);
                sub_ln127_1_reg_2302 <= sub_ln127_1_fu_953_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                dx_6_reg_2399 <= dx_6_fu_1124_p2;
                icmp_ln180_reg_2393 <= icmp_ln180_fu_1118_p2;
                select_ln174_reg_2380 <= select_ln174_fu_1093_p3;
                sub_ln174_reg_2386 <= sub_ln174_fu_1102_p2;
                trunc_ln185_reg_2404 <= trunc_ln185_fu_1130_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                dx_7_reg_2415 <= dx_7_fu_1151_p3;
                err_37_reg_2425 <= err_37_fu_1164_p2;
                    select_ln179_reg_2420(1) <= select_ln179_fu_1157_p3(1);
                sub_ln174_1_reg_2410 <= sub_ln174_1_fu_1137_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                dx_8_reg_2507 <= dx_8_fu_1308_p2;
                icmp_ln227_reg_2501 <= icmp_ln227_fu_1302_p2;
                select_ln221_reg_2488 <= select_ln221_fu_1277_p3;
                sub_ln221_reg_2494 <= sub_ln221_fu_1286_p2;
                trunc_ln232_reg_2512 <= trunc_ln232_fu_1314_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                dx_9_reg_2523 <= dx_9_fu_1335_p3;
                err_38_reg_2533 <= err_38_fu_1348_p2;
                    select_ln226_reg_2528(1) <= select_ln226_fu_1341_p3(1);
                sub_ln221_1_reg_2518 <= sub_ln221_1_fu_1321_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                dx_reg_2075 <= dx_fu_572_p2;
                icmp_ln40_reg_2069 <= icmp_ln40_fu_566_p2;
                select_ln34_reg_2056 <= select_ln34_fu_541_p3;
                sub_ln34_reg_2062 <= sub_ln34_fu_550_p2;
                trunc_ln45_reg_2080 <= trunc_ln45_fu_578_p1;
            end if;
        end if;
    end process;
    select_ln39_reg_2096(0) <= '1';
    select_ln85_reg_2204(0) <= '1';
    select_ln132_reg_2312(0) <= '1';
    select_ln179_reg_2420(0) <= '1';
    select_ln226_reg_2528(0) <= '1';
    select_ln273_reg_2636(0) <= '1';
    select_ln321_reg_2739(0) <= '1';
    select_ln368_reg_2826(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state23, ap_CS_fsm_state30, ap_CS_fsm_state37, ap_CS_fsm_state44, ap_CS_fsm_state51, grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done, grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done, grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done, grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done, grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done, grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done, grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done, grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state20, ap_CS_fsm_state27, ap_CS_fsm_state34, ap_CS_fsm_state41, ap_CS_fsm_state48, ap_CS_fsm_state55, icmp_ln34_fu_484_p2, icmp_ln80_fu_668_p2, icmp_ln127_fu_852_p2, icmp_ln174_fu_1036_p2, icmp_ln221_fu_1220_p2, icmp_ln268_fu_1404_p2, icmp_ln315_fu_1588_p2, icmp_ln362_fu_1772_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln34_fu_484_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln80_fu_668_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln127_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state23 => 
                if (((icmp_ln174_fu_1036_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln221_fu_1220_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln268_fu_1404_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln315_fu_1588_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (icmp_ln362_fu_1772_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln122_fu_821_p2 <= std_logic_vector(unsigned(zext_ln81_fu_809_p1) + unsigned(p_mid_fu_802_p3));
    add_ln127_1_fu_876_p2 <= std_logic_vector(unsigned(y_pixel_2_fu_174) + unsigned(ap_const_lv5_1));
    add_ln127_fu_858_p2 <= std_logic_vector(unsigned(indvar_flatten19_fu_178) + unsigned(ap_const_lv11_1));
    add_ln169_fu_1005_p2 <= std_logic_vector(unsigned(zext_ln128_fu_993_p1) + unsigned(p_mid1_fu_986_p3));
    add_ln174_1_fu_1060_p2 <= std_logic_vector(unsigned(y_pixel_3_fu_186) + unsigned(ap_const_lv5_1));
    add_ln174_fu_1042_p2 <= std_logic_vector(unsigned(indvar_flatten29_fu_190) + unsigned(ap_const_lv11_1));
    add_ln216_fu_1189_p2 <= std_logic_vector(unsigned(zext_ln175_fu_1177_p1) + unsigned(p_mid3_fu_1170_p3));
    add_ln221_1_fu_1244_p2 <= std_logic_vector(unsigned(y_pixel_4_fu_198) + unsigned(ap_const_lv5_1));
    add_ln221_fu_1226_p2 <= std_logic_vector(unsigned(indvar_flatten39_fu_202) + unsigned(ap_const_lv11_1));
    add_ln263_fu_1373_p2 <= std_logic_vector(unsigned(zext_ln222_fu_1361_p1) + unsigned(p_mid4_fu_1354_p3));
    add_ln268_1_fu_1428_p2 <= std_logic_vector(unsigned(y_pixel_5_fu_210) + unsigned(ap_const_lv5_1));
    add_ln268_fu_1410_p2 <= std_logic_vector(unsigned(indvar_flatten49_fu_214) + unsigned(ap_const_lv11_1));
    add_ln310_fu_1557_p2 <= std_logic_vector(unsigned(zext_ln269_fu_1545_p1) + unsigned(p_mid5_fu_1538_p3));
    add_ln315_1_fu_1612_p2 <= std_logic_vector(unsigned(y_pixel_6_fu_222) + unsigned(ap_const_lv5_1));
    add_ln315_fu_1594_p2 <= std_logic_vector(unsigned(indvar_flatten59_fu_226) + unsigned(ap_const_lv11_1));
    add_ln34_1_fu_508_p2 <= std_logic_vector(unsigned(y_pixel_fu_118) + unsigned(ap_const_lv5_1));
    add_ln34_fu_490_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_122) + unsigned(ap_const_lv11_1));
    add_ln357_fu_1741_p2 <= std_logic_vector(unsigned(zext_ln316_fu_1729_p1) + unsigned(p_mid6_fu_1722_p3));
    add_ln362_1_fu_1796_p2 <= std_logic_vector(unsigned(y_pixel_7_fu_234) + unsigned(ap_const_lv5_1));
    add_ln362_fu_1778_p2 <= std_logic_vector(unsigned(indvar_flatten69_fu_238) + unsigned(ap_const_lv11_1));
    add_ln404_fu_1910_p2 <= std_logic_vector(unsigned(zext_ln363_fu_1898_p1) + unsigned(p_mid7_fu_1891_p3));
    add_ln75_fu_637_p2 <= std_logic_vector(unsigned(zext_ln35_fu_625_p1) + unsigned(p_mid2_fu_618_p3));
    add_ln80_1_fu_692_p2 <= std_logic_vector(unsigned(y_pixel_1_fu_162) + unsigned(ap_const_lv5_1));
    add_ln80_fu_674_p2 <= std_logic_vector(unsigned(indvar_flatten9_fu_166) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done)
    begin
        if ((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state51, icmp_ln362_fu_1772_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state51) and (icmp_ln362_fu_1772_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state51, icmp_ln362_fu_1772_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) and (icmp_ln362_fu_1772_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    dx_10_fu_1492_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln268_fu_1461_p3));
    dx_11_fu_1519_p3 <= 
        dx_10_reg_2615 when (icmp_ln274_reg_2609(0) = '1') else 
        sext_ln274_fu_1515_p1;
    dx_12_fu_1676_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln315_fu_1645_p3));
    dx_13_fu_1710_p3 <= 
        dx_12_reg_2723 when (icmp_ln321_reg_2717(0) = '1') else 
        sext_ln321_fu_1706_p1;
    dx_14_fu_1845_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln362_fu_1814_p3));
    dx_15_fu_1879_p3 <= 
        dx_14_reg_2810 when (icmp_ln368_reg_2804(0) = '1') else 
        sext_ln368_fu_1875_p1;
    dx_1_fu_599_p3 <= 
        dx_reg_2075 when (icmp_ln40_reg_2069(0) = '1') else 
        sext_ln40_fu_595_p1;
    dx_2_fu_756_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln80_fu_725_p3));
    dx_3_fu_783_p3 <= 
        dx_2_reg_2183 when (icmp_ln86_reg_2177(0) = '1') else 
        sext_ln86_fu_779_p1;
    dx_4_fu_940_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln127_fu_909_p3));
    dx_5_fu_967_p3 <= 
        dx_4_reg_2291 when (icmp_ln133_reg_2285(0) = '1') else 
        sext_ln133_fu_963_p1;
    dx_6_fu_1124_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln174_fu_1093_p3));
    dx_7_fu_1151_p3 <= 
        dx_6_reg_2399 when (icmp_ln180_reg_2393(0) = '1') else 
        sext_ln180_fu_1147_p1;
    dx_8_fu_1308_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln221_fu_1277_p3));
    dx_9_fu_1335_p3 <= 
        dx_8_reg_2507 when (icmp_ln227_reg_2501(0) = '1') else 
        sext_ln227_fu_1331_p1;
    dx_fu_572_p2 <= std_logic_vector(unsigned(ap_const_lv7_20) - unsigned(select_ln34_fu_541_p3));
    err_35_fu_796_p2 <= std_logic_vector(unsigned(dx_3_fu_783_p3) - unsigned(zext_ln80_1_fu_766_p1));
    err_36_fu_980_p2 <= std_logic_vector(unsigned(dx_5_fu_967_p3) - unsigned(zext_ln127_1_fu_950_p1));
    err_37_fu_1164_p2 <= std_logic_vector(unsigned(dx_7_fu_1151_p3) - unsigned(zext_ln174_1_fu_1134_p1));
    err_38_fu_1348_p2 <= std_logic_vector(unsigned(dx_9_fu_1335_p3) - unsigned(zext_ln221_1_fu_1318_p1));
    err_39_fu_1532_p2 <= std_logic_vector(unsigned(dx_11_fu_1519_p3) - unsigned(zext_ln268_1_fu_1502_p1));
    err_40_fu_1716_p2 <= std_logic_vector(unsigned(dx_13_fu_1710_p3) - unsigned(zext_ln315_1_fu_1686_p1));
    err_41_fu_1885_p2 <= std_logic_vector(unsigned(dx_15_fu_1879_p3) - unsigned(zext_ln362_1_fu_1855_p1));
    err_fu_612_p2 <= std_logic_vector(unsigned(dx_1_fu_599_p3) - unsigned(zext_ln34_1_fu_582_p1));
    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start <= grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start <= grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start <= grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start <= grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start <= grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start <= grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start <= grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg;
    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start <= grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg;
    icmp_ln121_fu_815_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out = ap_const_lv32_1) else "0";
    icmp_ln127_fu_852_p2 <= "1" when (indvar_flatten19_fu_178 = ap_const_lv11_400) else "0";
    icmp_ln128_fu_870_p2 <= "1" when (x_pixel_3_fu_170 = ap_const_lv7_40) else "0";
    icmp_ln133_fu_934_p2 <= "1" when (tmp_14_fu_924_p4 = ap_const_lv2_0) else "0";
    icmp_ln168_fu_999_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out = ap_const_lv32_1) else "0";
    icmp_ln174_fu_1036_p2 <= "1" when (indvar_flatten29_fu_190 = ap_const_lv11_400) else "0";
    icmp_ln175_fu_1054_p2 <= "1" when (x_pixel_5_fu_182 = ap_const_lv7_40) else "0";
    icmp_ln180_fu_1118_p2 <= "1" when (tmp_15_fu_1108_p4 = ap_const_lv2_0) else "0";
    icmp_ln215_fu_1183_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out = ap_const_lv32_1) else "0";
    icmp_ln221_fu_1220_p2 <= "1" when (indvar_flatten39_fu_202 = ap_const_lv11_400) else "0";
    icmp_ln222_fu_1238_p2 <= "1" when (x_pixel_7_fu_194 = ap_const_lv7_40) else "0";
    icmp_ln227_fu_1302_p2 <= "1" when (tmp_16_fu_1292_p4 = ap_const_lv2_0) else "0";
    icmp_ln262_fu_1367_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out = ap_const_lv32_1) else "0";
    icmp_ln268_fu_1404_p2 <= "1" when (indvar_flatten49_fu_214 = ap_const_lv11_400) else "0";
    icmp_ln269_fu_1422_p2 <= "1" when (x_pixel_9_fu_206 = ap_const_lv7_40) else "0";
    icmp_ln274_fu_1486_p2 <= "1" when (tmp_17_fu_1476_p4 = ap_const_lv2_0) else "0";
    icmp_ln309_fu_1551_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out = ap_const_lv32_1) else "0";
    icmp_ln315_fu_1588_p2 <= "1" when (indvar_flatten59_fu_226 = ap_const_lv11_400) else "0";
    icmp_ln316_fu_1606_p2 <= "1" when (x_pixel_11_fu_218 = ap_const_lv7_40) else "0";
    icmp_ln321_fu_1670_p2 <= "1" when (tmp_18_fu_1660_p4 = ap_const_lv2_0) else "0";
    icmp_ln34_fu_484_p2 <= "1" when (indvar_flatten_fu_122 = ap_const_lv11_400) else "0";
    icmp_ln356_fu_1735_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out = ap_const_lv32_1) else "0";
    icmp_ln35_fu_502_p2 <= "1" when (x_pixel_fu_114 = ap_const_lv7_40) else "0";
    icmp_ln362_fu_1772_p2 <= "1" when (indvar_flatten69_fu_238 = ap_const_lv11_400) else "0";
    icmp_ln363_fu_1790_p2 <= "1" when (x_pixel_13_fu_230 = ap_const_lv7_40) else "0";
    icmp_ln368_fu_1839_p2 <= "1" when (tmp_19_fu_1829_p4 = ap_const_lv2_0) else "0";
    icmp_ln403_fu_1904_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out = ap_const_lv32_1) else "0";
    icmp_ln40_fu_566_p2 <= "1" when (tmp_fu_556_p4 = ap_const_lv2_0) else "0";
    icmp_ln74_fu_631_p2 <= "1" when (grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out = ap_const_lv32_1) else "0";
    icmp_ln80_fu_668_p2 <= "1" when (indvar_flatten9_fu_166 = ap_const_lv11_400) else "0";
    icmp_ln81_fu_686_p2 <= "1" when (x_pixel_1_fu_158 = ap_const_lv7_40) else "0";
    icmp_ln86_fu_750_p2 <= "1" when (tmp_13_fu_740_p4 = ap_const_lv2_0) else "0";
    obstacles_0_address0 <= grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_address0;
    obstacles_0_ce0 <= grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_ce0;
    obstacles_1_address0 <= grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_address0;
    obstacles_1_ce0 <= grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_ce0;
    obstacles_2_address0 <= grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_address0;
    obstacles_2_ce0 <= grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_ce0;
    obstacles_3_address0 <= grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_address0;
    obstacles_3_ce0 <= grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_ce0;
    obstacles_4_address0 <= grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_address0;
    obstacles_4_ce0 <= grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_ce0;
    obstacles_5_address0 <= grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_address0;
    obstacles_5_ce0 <= grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_ce0;
    obstacles_6_address0 <= grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_address0;
    obstacles_6_ce0 <= grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_ce0;
    obstacles_7_address0 <= grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_address0;
    obstacles_7_ce0 <= grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_ce0;
    p_mid1_fu_986_p3 <= (trunc_ln127_reg_2245 & ap_const_lv6_0);
    p_mid2_fu_618_p3 <= (trunc_ln34_reg_2029 & ap_const_lv6_0);
    p_mid3_fu_1170_p3 <= (trunc_ln174_reg_2353 & ap_const_lv6_0);
    p_mid4_fu_1354_p3 <= (trunc_ln221_reg_2461 & ap_const_lv6_0);
    p_mid5_fu_1538_p3 <= (trunc_ln268_reg_2569 & ap_const_lv6_0);
    p_mid6_fu_1722_p3 <= (trunc_ln315_reg_2677 & ap_const_lv6_0);
    p_mid7_fu_1891_p3 <= (trunc_ln362_reg_2785 & ap_const_lv6_0);
    p_mid_fu_802_p3 <= (trunc_ln80_reg_2137 & ap_const_lv6_0);
    results_0_address0 <= zext_ln75_fu_643_p1(10 - 1 downto 0);

    results_0_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            results_0_ce0 <= ap_const_logic_1;
        else 
            results_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_0_d0 <= ap_const_lv1_1;

    results_0_we0_assign_proc : process(icmp_ln74_reg_2106, ap_CS_fsm_state8)
    begin
        if (((icmp_ln74_reg_2106 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            results_0_we0 <= ap_const_logic_1;
        else 
            results_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_1_address0 <= zext_ln122_fu_827_p1(10 - 1 downto 0);

    results_1_ce0_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            results_1_ce0 <= ap_const_logic_1;
        else 
            results_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_1_d0 <= ap_const_lv1_1;

    results_1_we0_assign_proc : process(icmp_ln121_reg_2214, ap_CS_fsm_state15)
    begin
        if (((icmp_ln121_reg_2214 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            results_1_we0 <= ap_const_logic_1;
        else 
            results_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_2_address0 <= zext_ln169_fu_1011_p1(10 - 1 downto 0);

    results_2_ce0_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            results_2_ce0 <= ap_const_logic_1;
        else 
            results_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_2_d0 <= ap_const_lv1_1;

    results_2_we0_assign_proc : process(icmp_ln168_reg_2322, ap_CS_fsm_state22)
    begin
        if (((icmp_ln168_reg_2322 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            results_2_we0 <= ap_const_logic_1;
        else 
            results_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_3_address0 <= zext_ln216_fu_1195_p1(10 - 1 downto 0);

    results_3_ce0_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            results_3_ce0 <= ap_const_logic_1;
        else 
            results_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_3_d0 <= ap_const_lv1_1;

    results_3_we0_assign_proc : process(icmp_ln215_reg_2430, ap_CS_fsm_state29)
    begin
        if (((icmp_ln215_reg_2430 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            results_3_we0 <= ap_const_logic_1;
        else 
            results_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_4_address0 <= zext_ln263_fu_1379_p1(10 - 1 downto 0);

    results_4_ce0_assign_proc : process(ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            results_4_ce0 <= ap_const_logic_1;
        else 
            results_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_4_d0 <= ap_const_lv1_1;

    results_4_we0_assign_proc : process(icmp_ln262_reg_2538, ap_CS_fsm_state36)
    begin
        if (((icmp_ln262_reg_2538 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            results_4_we0 <= ap_const_logic_1;
        else 
            results_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_5_address0 <= zext_ln310_fu_1563_p1(10 - 1 downto 0);

    results_5_ce0_assign_proc : process(ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            results_5_ce0 <= ap_const_logic_1;
        else 
            results_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_5_d0 <= ap_const_lv1_1;

    results_5_we0_assign_proc : process(icmp_ln309_reg_2646, ap_CS_fsm_state43)
    begin
        if (((icmp_ln309_reg_2646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            results_5_we0 <= ap_const_logic_1;
        else 
            results_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_6_address0 <= zext_ln357_fu_1747_p1(10 - 1 downto 0);

    results_6_ce0_assign_proc : process(ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            results_6_ce0 <= ap_const_logic_1;
        else 
            results_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_6_d0 <= ap_const_lv1_1;

    results_6_we0_assign_proc : process(icmp_ln356_reg_2754, ap_CS_fsm_state50)
    begin
        if (((icmp_ln356_reg_2754 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            results_6_we0 <= ap_const_logic_1;
        else 
            results_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    results_7_address0 <= zext_ln404_fu_1916_p1(10 - 1 downto 0);

    results_7_ce0_assign_proc : process(ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            results_7_ce0 <= ap_const_logic_1;
        else 
            results_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_7_d0 <= ap_const_lv1_1;

    results_7_we0_assign_proc : process(icmp_ln403_reg_2841, ap_CS_fsm_state57)
    begin
        if (((icmp_ln403_reg_2841 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            results_7_we0 <= ap_const_logic_1;
        else 
            results_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln127_1_fu_882_p3 <= 
        add_ln127_1_fu_876_p2 when (icmp_ln128_fu_870_p2(0) = '1') else 
        y_pixel_2_fu_174;
    select_ln127_fu_909_p3 <= 
        ap_const_lv7_0 when (icmp_ln128_reg_2234(0) = '1') else 
        x_pixel_3_fu_170;
    select_ln132_fu_973_p3 <= 
        ap_const_lv2_1 when (icmp_ln133_reg_2285(0) = '1') else 
        ap_const_lv2_3;
    select_ln174_1_fu_1066_p3 <= 
        add_ln174_1_fu_1060_p2 when (icmp_ln175_fu_1054_p2(0) = '1') else 
        y_pixel_3_fu_186;
    select_ln174_fu_1093_p3 <= 
        ap_const_lv7_0 when (icmp_ln175_reg_2342(0) = '1') else 
        x_pixel_5_fu_182;
    select_ln179_fu_1157_p3 <= 
        ap_const_lv2_1 when (icmp_ln180_reg_2393(0) = '1') else 
        ap_const_lv2_3;
    select_ln221_1_fu_1250_p3 <= 
        add_ln221_1_fu_1244_p2 when (icmp_ln222_fu_1238_p2(0) = '1') else 
        y_pixel_4_fu_198;
    select_ln221_fu_1277_p3 <= 
        ap_const_lv7_0 when (icmp_ln222_reg_2450(0) = '1') else 
        x_pixel_7_fu_194;
    select_ln226_fu_1341_p3 <= 
        ap_const_lv2_1 when (icmp_ln227_reg_2501(0) = '1') else 
        ap_const_lv2_3;
    select_ln268_1_fu_1434_p3 <= 
        add_ln268_1_fu_1428_p2 when (icmp_ln269_fu_1422_p2(0) = '1') else 
        y_pixel_5_fu_210;
    select_ln268_fu_1461_p3 <= 
        ap_const_lv7_0 when (icmp_ln269_reg_2558(0) = '1') else 
        x_pixel_9_fu_206;
    select_ln273_fu_1525_p3 <= 
        ap_const_lv2_1 when (icmp_ln274_reg_2609(0) = '1') else 
        ap_const_lv2_3;
    select_ln315_1_fu_1618_p3 <= 
        add_ln315_1_fu_1612_p2 when (icmp_ln316_fu_1606_p2(0) = '1') else 
        y_pixel_6_fu_222;
    select_ln315_fu_1645_p3 <= 
        ap_const_lv7_0 when (icmp_ln316_reg_2666(0) = '1') else 
        x_pixel_11_fu_218;
    select_ln321_fu_1694_p3 <= 
        ap_const_lv2_1 when (icmp_ln321_reg_2717(0) = '1') else 
        ap_const_lv2_3;
    select_ln34_1_fu_514_p3 <= 
        add_ln34_1_fu_508_p2 when (icmp_ln35_fu_502_p2(0) = '1') else 
        y_pixel_fu_118;
    select_ln34_fu_541_p3 <= 
        ap_const_lv7_0 when (icmp_ln35_reg_2018(0) = '1') else 
        x_pixel_fu_114;
    select_ln362_1_fu_1802_p3 <= 
        add_ln362_1_fu_1796_p2 when (icmp_ln363_fu_1790_p2(0) = '1') else 
        y_pixel_7_fu_234;
    select_ln362_fu_1814_p3 <= 
        ap_const_lv7_0 when (icmp_ln363_reg_2774(0) = '1') else 
        x_pixel_13_fu_230;
    select_ln368_fu_1863_p3 <= 
        ap_const_lv2_1 when (icmp_ln368_reg_2804(0) = '1') else 
        ap_const_lv2_3;
    select_ln39_fu_605_p3 <= 
        ap_const_lv2_1 when (icmp_ln40_reg_2069(0) = '1') else 
        ap_const_lv2_3;
    select_ln80_1_fu_698_p3 <= 
        add_ln80_1_fu_692_p2 when (icmp_ln81_fu_686_p2(0) = '1') else 
        y_pixel_1_fu_162;
    select_ln80_fu_725_p3 <= 
        ap_const_lv7_0 when (icmp_ln81_reg_2126(0) = '1') else 
        x_pixel_1_fu_158;
    select_ln85_fu_789_p3 <= 
        ap_const_lv2_1 when (icmp_ln86_reg_2177(0) = '1') else 
        ap_const_lv2_3;
        sext_ln133_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln133_fu_958_p2),7));

        sext_ln180_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln180_fu_1142_p2),7));

        sext_ln227_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln227_fu_1326_p2),7));

        sext_ln274_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln274_fu_1510_p2),7));

        sext_ln321_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln321_fu_1701_p2),7));

        sext_ln368_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln368_fu_1870_p2),7));

        sext_ln40_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln40_fu_590_p2),7));

        sext_ln86_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln86_fu_774_p2),7));

    sub_ln127_1_fu_953_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln127_reg_2278));
    sub_ln127_fu_918_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln127_fu_915_p1));
    sub_ln174_1_fu_1137_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln174_reg_2386));
    sub_ln174_fu_1102_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln174_fu_1099_p1));
    sub_ln221_1_fu_1321_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln221_reg_2494));
    sub_ln221_fu_1286_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln221_fu_1283_p1));
    sub_ln268_1_fu_1505_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln268_reg_2602));
    sub_ln268_fu_1470_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln268_fu_1467_p1));
    sub_ln315_1_fu_1689_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln315_reg_2710));
    sub_ln315_fu_1654_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln315_fu_1651_p1));
    sub_ln34_1_fu_585_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln34_reg_2062));
    sub_ln34_fu_550_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln34_fu_547_p1));
    sub_ln362_1_fu_1858_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln362_reg_2797));
    sub_ln362_fu_1823_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln362_fu_1820_p1));
    sub_ln80_1_fu_769_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(sub_ln80_reg_2170));
    sub_ln80_fu_734_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln80_fu_731_p1));
    tmp_13_fu_740_p4 <= select_ln80_fu_725_p3(6 downto 5);
    tmp_14_fu_924_p4 <= select_ln127_fu_909_p3(6 downto 5);
    tmp_15_fu_1108_p4 <= select_ln174_fu_1093_p3(6 downto 5);
    tmp_16_fu_1292_p4 <= select_ln221_fu_1277_p3(6 downto 5);
    tmp_17_fu_1476_p4 <= select_ln268_fu_1461_p3(6 downto 5);
    tmp_18_fu_1660_p4 <= select_ln315_fu_1645_p3(6 downto 5);
    tmp_19_fu_1829_p4 <= select_ln362_fu_1814_p3(6 downto 5);
    tmp_fu_556_p4 <= select_ln34_fu_541_p3(6 downto 5);
    trunc_ln127_fu_890_p1 <= select_ln127_1_fu_882_p3(4 - 1 downto 0);
    trunc_ln138_fu_946_p1 <= select_ln127_fu_909_p3(6 - 1 downto 0);
    trunc_ln174_fu_1074_p1 <= select_ln174_1_fu_1066_p3(4 - 1 downto 0);
    trunc_ln185_fu_1130_p1 <= select_ln174_fu_1093_p3(6 - 1 downto 0);
    trunc_ln221_fu_1258_p1 <= select_ln221_1_fu_1250_p3(4 - 1 downto 0);
    trunc_ln232_fu_1314_p1 <= select_ln221_fu_1277_p3(6 - 1 downto 0);
    trunc_ln268_fu_1442_p1 <= select_ln268_1_fu_1434_p3(4 - 1 downto 0);
    trunc_ln279_fu_1498_p1 <= select_ln268_fu_1461_p3(6 - 1 downto 0);
    trunc_ln315_fu_1626_p1 <= select_ln315_1_fu_1618_p3(4 - 1 downto 0);
    trunc_ln326_fu_1682_p1 <= select_ln315_fu_1645_p3(6 - 1 downto 0);
    trunc_ln34_fu_522_p1 <= select_ln34_1_fu_514_p3(4 - 1 downto 0);
    trunc_ln362_fu_1810_p1 <= select_ln362_1_fu_1802_p3(4 - 1 downto 0);
    trunc_ln373_fu_1851_p1 <= select_ln362_fu_1814_p3(6 - 1 downto 0);
    trunc_ln45_fu_578_p1 <= select_ln34_fu_541_p3(6 - 1 downto 0);
    trunc_ln80_fu_706_p1 <= select_ln80_1_fu_698_p3(4 - 1 downto 0);
    trunc_ln91_fu_762_p1 <= select_ln80_fu_725_p3(6 - 1 downto 0);
    x_pixel_10_fu_1383_p2 <= std_logic_vector(unsigned(select_ln221_reg_2488) + unsigned(ap_const_lv7_1));
    x_pixel_12_fu_1567_p2 <= std_logic_vector(unsigned(select_ln268_reg_2596) + unsigned(ap_const_lv7_1));
    x_pixel_14_fu_1751_p2 <= std_logic_vector(unsigned(select_ln315_reg_2704) + unsigned(ap_const_lv7_1));
    x_pixel_15_fu_1920_p2 <= std_logic_vector(unsigned(select_ln362_reg_2791) + unsigned(ap_const_lv7_1));
    x_pixel_2_fu_647_p2 <= std_logic_vector(unsigned(select_ln34_reg_2056) + unsigned(ap_const_lv7_1));
    x_pixel_4_fu_831_p2 <= std_logic_vector(unsigned(select_ln80_reg_2164) + unsigned(ap_const_lv7_1));
    x_pixel_6_fu_1015_p2 <= std_logic_vector(unsigned(select_ln127_reg_2272) + unsigned(ap_const_lv7_1));
    x_pixel_8_fu_1199_p2 <= std_logic_vector(unsigned(select_ln174_reg_2380) + unsigned(ap_const_lv7_1));
    xor_ln133_fu_958_p2 <= (trunc_ln138_reg_2296 xor ap_const_lv6_20);
    xor_ln180_fu_1142_p2 <= (trunc_ln185_reg_2404 xor ap_const_lv6_20);
    xor_ln227_fu_1326_p2 <= (trunc_ln232_reg_2512 xor ap_const_lv6_20);
    xor_ln274_fu_1510_p2 <= (trunc_ln279_reg_2620 xor ap_const_lv6_20);
    xor_ln321_fu_1701_p2 <= (trunc_ln326_reg_2728 xor ap_const_lv6_20);
    xor_ln368_fu_1870_p2 <= (trunc_ln373_reg_2815 xor ap_const_lv6_20);
    xor_ln40_fu_590_p2 <= (trunc_ln45_reg_2080 xor ap_const_lv6_20);
    xor_ln86_fu_774_p2 <= (trunc_ln91_reg_2188 xor ap_const_lv6_20);
    zext_ln122_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_reg_2218),64));
    zext_ln127_1_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln127_reg_2278),7));
    zext_ln127_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln127_1_reg_2239),6));
    zext_ln128_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln127_reg_2272),10));
    zext_ln169_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln169_reg_2326),64));
    zext_ln174_1_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln174_reg_2386),7));
    zext_ln174_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln174_1_reg_2347),6));
    zext_ln175_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln174_reg_2380),10));
    zext_ln216_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_reg_2434),64));
    zext_ln221_1_fu_1318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln221_reg_2494),7));
    zext_ln221_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln221_1_reg_2455),6));
    zext_ln222_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln221_reg_2488),10));
    zext_ln263_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln263_reg_2542),64));
    zext_ln268_1_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln268_reg_2602),7));
    zext_ln268_fu_1467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln268_1_reg_2563),6));
    zext_ln269_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln268_reg_2596),10));
    zext_ln310_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln310_reg_2650),64));
    zext_ln315_1_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln315_reg_2710),7));
    zext_ln315_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln315_1_reg_2671),6));
    zext_ln316_fu_1729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln315_reg_2704),10));
    zext_ln34_1_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln34_reg_2062),7));
    zext_ln34_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln34_1_reg_2023),6));
    zext_ln357_fu_1747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln357_reg_2758),64));
    zext_ln35_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln34_reg_2056),10));
    zext_ln362_1_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln362_reg_2797),7));
    zext_ln362_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln362_1_reg_2779),6));
    zext_ln363_fu_1898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln362_reg_2791),10));
    zext_ln404_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln404_reg_2845),64));
    zext_ln75_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_reg_2110),64));
    zext_ln80_1_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln80_reg_2170),7));
    zext_ln80_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln80_1_reg_2131),6));
    zext_ln81_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln80_reg_2164),10));
end behav;
