Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Feb  8 10:43:29 2020
| Host         : luke-desktop running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 61015 |     0 |    242400 | 25.17 |
|   LUT as Logic             | 52240 |     0 |    242400 | 21.55 |
|   LUT as Memory            |  8775 |     0 |    112800 |  7.78 |
|     LUT as Distributed RAM |  8098 |     0 |           |       |
|     LUT as Shift Register  |   677 |     0 |           |       |
| CLB Registers              | 70989 |     0 |    484800 | 14.64 |
|   Register as Flip Flop    | 70988 |     0 |    484800 | 14.64 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |   888 |     0 |     30300 |  2.93 |
| F7 Muxes                   |  1082 |     0 |    121200 |  0.89 |
| F8 Muxes                   |    59 |     0 |     60600 |  0.10 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 120   |          Yes |           - |          Set |
| 253   |          Yes |           - |        Reset |
| 1134  |          Yes |         Set |            - |
| 69481 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 12594 |     0 |     30300 | 41.56 |
|   CLBL                                     |  6501 |     0 |           |       |
|   CLBM                                     |  6093 |     0 |           |       |
| LUT as Logic                               | 52240 |     0 |    242400 | 21.55 |
|   using O5 output only                     |  1077 |       |           |       |
|   using O6 output only                     | 35868 |       |           |       |
|   using O5 and O6                          | 15295 |       |           |       |
| LUT as Memory                              |  8775 |     0 |    112800 |  7.78 |
|   LUT as Distributed RAM                   |  8098 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    62 |       |           |       |
|     using O5 and O6                        |  8036 |       |           |       |
|   LUT as Shift Register                    |   677 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   642 |       |           |       |
|     using O5 and O6                        |    35 |       |           |       |
| CLB Registers                              | 70989 |     0 |    484800 | 14.64 |
|   Register driven from within the CLB      | 43086 |       |           |       |
|   Register driven from outside the CLB     | 27903 |       |           |       |
|     LUT in front of the register is unused | 20709 |       |           |       |
|     LUT in front of the register is used   |  7194 |       |           |       |
| Unique Control Sets                        |  2494 |       |     60600 |  4.12 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 86.5 |     0 |       600 | 14.42 |
|   RAMB36/FIFO*    |   80 |     2 |       600 | 13.33 |
|     RAMB36E2 only |   80 |       |           |       |
|   RAMB18          |   13 |    12 |      1200 |  1.08 |
|     RAMB18E2 only |   13 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1920 |  0.16 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  121 |   121 |       520 | 23.27 |
| HPIOB            |  117 |   117 |       416 | 28.13 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   27 |       |           |       |
|   BIDIR          |   88 |       |           |       |
| HRIO             |    4 |     4 |       104 |  3.85 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    9 |     9 |       192 |  4.69 |
|   DIFFINBUF      |    9 |     9 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |        80 | 27.50 |
| BITSLICE_RX_TX   |  105 |   105 |       520 | 20.19 |
|   RXTX_BITSLICE  |  105 |   105 |           |       |
| BITSLICE_TX      |   22 |     0 |        80 | 27.50 |
| RIU_OR           |   11 |     0 |        40 | 27.50 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       480 |  2.08 |
|   BUFGCE             |    5 |     0 |       240 |  2.08 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    3 |     0 |        20 | 15.00 |
| MMCME3_ADV           |    1 |     1 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     8 |        20 | 40.00 |
| GTHE3_COMMON    |    2 |     0 |         5 | 40.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    1 |     1 |         3 | 33.33 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 69481 |            Register |
| LUT6             | 20817 |                 CLB |
| LUT3             | 20040 |                 CLB |
| RAMD32           | 13922 |                 CLB |
| LUT5             | 10299 |                 CLB |
| LUT4             |  9424 |                 CLB |
| LUT2             |  5891 |                 CLB |
| RAMS32           |  2203 |                 CLB |
| FDSE             |  1134 |            Register |
| MUXF7            |  1082 |                 CLB |
| LUT1             |  1064 |                 CLB |
| CARRY8           |   888 |                 CLB |
| SRLC32E          |   536 |                 CLB |
| FDCE             |   253 |            Register |
| SRL16E           |   176 |                 CLB |
| FDPE             |   120 |            Register |
| RXTX_BITSLICE    |   105 |                 I/O |
| IBUFCTRL         |    83 |              Others |
| RAMB36E2         |    80 |           Block Ram |
| INBUF            |    74 |                 I/O |
| OBUFT_DCIEN      |    72 |                 I/O |
| MUXF8            |    59 |                 CLB |
| OBUF             |    28 |                 I/O |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| OBUFT            |    16 |                 I/O |
| RAMB18E2         |    13 |           Block Ram |
| RIU_OR           |    11 |                 I/O |
| RAMS64E          |     9 |                 CLB |
| INV              |     9 |                 CLB |
| DIFFINBUF        |     9 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| GTHE3_CHANNEL    |     8 |            Advanced |
| BUFG_GT          |     5 |               Clock |
| BUFGCE           |     5 |               Clock |
| PLLE3_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| GTHE3_COMMON     |     2 |            Advanced |
| BUFG_GT_SYNC     |     2 |               Clock |
| PCIE_3_1         |     1 |            Advanced |
| MMCME3_ADV       |     1 |               Clock |
| IBUF_ANALOG      |     1 |                 I/O |
| IBUFDS_GTE3      |     1 |            Advanced |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| design_1_xdma_0_1          |    1 |
| design_1_util_ds_buf_0     |    1 |
| design_1_rst_ddr4_0_300M_0 |    1 |
| design_1_ddr4_0_0_phy      |    1 |
| design_1_ddr4_0_0          |    1 |
| design_1_axi_uartlite_0_1  |    1 |
| design_1_axi_smc_0         |    1 |
| dbg_hub                    |    1 |
+----------------------------+------+


