VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml sequencedetector.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/vedula/qorc-sdk/fpga-examples/sequencedetector/build/sequencedetector_dummy.sdc --fix_clusters sequencedetector_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: sequencedetector

# Loading Architecture Description
# Loading Architecture Description took 0.45 seconds (max_rss 31.0 MiB, delta_rss +24.8 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 39.7 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.4 MiB, delta_rss +1.6 MiB)
# Clean circuit
Absorbed 978 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 144
# Clean circuit took 0.01 seconds (max_rss 42.9 MiB, delta_rss +1.6 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 42.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 150
    .input    :       1
    .output   :       9
    ASSP      :       1
    BIDIR_CELL:      10
    C_FRAG    :      13
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      36
    T_FRAG    :      77
    VCC       :       1
  Nets  : 141
    Avg Fanout:     8.2
    Max Fanout:   521.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2989 (possibly data used as clock)
  Timing Graph Nodes: 1304
  Timing Graph Edges: 2073
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 42.9 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2989' Fanout: 10 pins (0.8%), 10 blocks (6.7%)
  Netlist Clock 'clk' Fanout: 28 pins (2.1%), 28 blocks (18.7%)
# Load Timing Constraints

SDC file '/home/vedula/qorc-sdk/fpga-examples/sequencedetector/build/sequencedetector_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2989' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 42.9 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: sequencedetector.net
Circuit placement file: sequencedetector.place
Circuit routing file: sequencedetector.route
Circuit SDC file: /home/vedula/qorc-sdk/fpga-examples/sequencedetector/build/sequencedetector_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'sequencedetector_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sequencedetector.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.031455 seconds).
# Load Packing took 0.03 seconds (max_rss 44.4 MiB, delta_rss +1.5 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #63 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #64 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 100
Netlist num_blocks: 65
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 52.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 9
     bidir          : 9
     outpad         : 9
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 52
   LOGIC            : 52
    FRAGS           : 52
     c_frag_modes   : 52
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 39
       b_frag       : 39
       t_frag       : 38
     f_frag         : 1
     q_frag_modes   : 36
      INT           : 31
       q_frag       : 31
      EXT           : 5
       q_frag       : 5
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		52	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.05 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.06 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 44.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.56 seconds (max_rss 351.9 MiB, delta_rss +307.3 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.16 seconds (max_rss 356.1 MiB, delta_rss +311.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 22.50 seconds (max_rss 356.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 356.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 22.50 seconds (max_rss 356.1 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.63 seconds (max_rss 406.4 MiB, delta_rss +50.3 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading sequencedetector_constraints.place.

Successfully read sequencedetector_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 406.4 MiB, delta_rss +0.0 MiB)

There are 1084 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 4755

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 7.04067 td_cost: 1.65241e-06
Initial placement estimated Critical Path Delay (CPD): 106.466 ns
Initial placement estimated setup Total Negative Slack (sTNS): -3135.43 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -106.466 ns

Initial placement estimated setup slack histogram:
[ -1.1e-07: -9.6e-08) 15 ( 30.6%) |************************************************
[ -9.6e-08: -8.7e-08) 11 ( 22.4%) |***********************************
[ -8.7e-08: -7.7e-08)  0 (  0.0%) |
[ -7.7e-08: -6.7e-08)  0 (  0.0%) |
[ -6.7e-08: -5.7e-08)  0 (  0.0%) |
[ -5.7e-08: -4.7e-08)  1 (  2.0%) |***
[ -4.7e-08: -3.7e-08)  3 (  6.1%) |**********
[ -3.7e-08: -2.7e-08)  6 ( 12.2%) |*******************
[ -2.7e-08: -1.7e-08)  8 ( 16.3%) |**************************
[ -1.7e-08: -6.8e-09)  5 ( 10.2%) |****************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 261
Warning 12: Starting t: 61 of 65 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.4e-01   0.944       6.74 1.5982e-06 110.414   -3.3e+03 -110.414   0.923  0.0269   38.0     1.00       261  0.200
   2    0.0 3.1e-01   1.025       6.79 1.7192e-06  96.063  -2.95e+03  -96.063   0.950  0.0183   38.0     1.00       522  0.900
   3    0.0 2.7e-01   0.997       7.07 1.6382e-06 132.877  -3.77e+03 -132.877   0.939  0.0192   38.0     1.00       783  0.900
   4    0.0 2.5e-01   0.963       6.98 1.6725e-06 127.448  -3.75e+03 -127.448   0.946  0.0336   38.0     1.00      1044  0.900
   5    0.0 2.2e-01   0.967       6.89 1.6343e-06 115.251  -2.97e+03 -115.251   0.916  0.0330   38.0     1.00      1305  0.900
   6    0.0 2.0e-01   0.994       6.88 1.6447e-06 123.431  -3.42e+03 -123.431   0.939  0.0237   38.0     1.00      1566  0.900
   7    0.0 1.8e-01   0.975       6.82 1.5939e-06 113.888  -3.25e+03 -113.888   0.916  0.0386   38.0     1.00      1827  0.900
   8    0.0 1.6e-01   0.972       6.81 1.6702e-06 102.721  -3.06e+03 -102.721   0.973  0.0209   38.0     1.00      2088  0.900
   9    0.0 8.1e-02   0.998       6.69 1.622e-06  105.468  -3.18e+03 -105.468   0.912  0.0291   38.0     1.00      2349  0.500
  10    0.0 7.3e-02   1.022       6.68 1.5789e-06 112.610   -3.3e+03 -112.610   0.920  0.0257   38.0     1.00      2610  0.900
  11    0.0 6.6e-02   1.016       6.68 1.5817e-06 118.036  -3.37e+03 -118.036   0.908  0.0242   38.0     1.00      2871  0.900
  12    0.0 5.9e-02   1.033       6.74 1.6677e-06 112.204  -3.13e+03 -112.204   0.885  0.0241   38.0     1.00      3132  0.900
  13    0.0 5.3e-02   0.996       6.75 1.6787e-06 106.451  -3.19e+03 -106.451   0.866  0.0201   38.0     1.00      3393  0.900
  14    0.0 4.8e-02   0.979       6.84 1.566e-06  133.161  -3.67e+03 -133.161   0.893  0.0276   38.0     1.00      3654  0.900
  15    0.0 4.3e-02   1.003       6.78 1.6327e-06 107.071  -3.26e+03 -107.071   0.885  0.0396   38.0     1.00      3915  0.900
  16    0.0 3.9e-02   1.023       6.62 1.6006e-06 114.365   -3.3e+03 -114.365   0.904  0.0290   38.0     1.00      4176  0.900
  17    0.0 3.5e-02   1.035       6.61 1.6039e-06 113.266  -3.29e+03 -113.266   0.854  0.0254   38.0     1.00      4437  0.900
  18    0.0 3.1e-02   1.009       6.71 1.5653e-06 105.606  -3.09e+03 -105.606   0.874  0.0327   38.0     1.00      4698  0.900
  19    0.0 2.8e-02   1.041       6.59 1.5757e-06 105.329  -3.15e+03 -105.329   0.835  0.0210   38.0     1.00      4959  0.900
  20    0.0 2.5e-02   1.038       6.84 1.6719e-06 103.787  -3.06e+03 -103.787   0.881  0.0273   38.0     1.00      5220  0.900
  21    0.0 2.3e-02   0.949       6.58 1.6217e-06 113.803   -3.4e+03 -113.803   0.835  0.0332   38.0     1.00      5481  0.900
  22    0.0 2.1e-02   0.956       6.39 1.4967e-06 120.485  -3.21e+03 -120.485   0.824  0.0225   38.0     1.00      5742  0.900
  23    0.0 1.9e-02   1.047       6.42 1.5853e-06 109.475  -3.18e+03 -109.475   0.770  0.0177   38.0     1.00      6003  0.900
  24    0.0 1.8e-02   0.974       6.42 1.5769e-06  97.131  -2.89e+03  -97.131   0.801  0.0239   38.0     1.00      6264  0.950
  25    0.0 1.6e-02   1.036       6.26 1.5475e-06  95.263  -2.92e+03  -95.263   0.732  0.0282   38.0     1.00      6525  0.900
  26    0.0 1.5e-02   1.056       6.42 1.5356e-06 101.690  -2.89e+03 -101.690   0.766  0.0311   38.0     1.00      6786  0.950
  27    0.0 1.4e-02   1.006       6.38 1.533e-06  113.420  -3.28e+03 -113.420   0.751  0.0438   38.0     1.00      7047  0.950
  28    0.0 1.4e-02   1.073       6.13 1.5658e-06  90.958  -2.73e+03  -90.958   0.701  0.0266   38.0     1.00      7308  0.950
  29    0.0 1.3e-02   1.021       6.04 1.4817e-06  93.191  -2.77e+03  -93.191   0.678  0.0258   38.0     1.00      7569  0.950
  30    0.0 1.2e-02   1.041       6.14 1.5038e-06  98.593  -2.93e+03  -98.593   0.701  0.0427   38.0     1.00      7830  0.950
  31    0.0 1.2e-02   1.014       6.25 1.5374e-06  94.012  -2.73e+03  -94.012   0.701  0.0186   38.0     1.00      8091  0.950
  32    0.0 1.1e-02   0.963       6.13 1.5151e-06  97.466  -2.94e+03  -97.466   0.716  0.0328   38.0     1.00      8352  0.950
  33    0.0 1.1e-02   0.998       6.02 1.4029e-06  98.664  -2.87e+03  -98.664   0.594  0.0229   38.0     1.00      8613  0.950
  34    0.0 1.0e-02   0.993       5.87 1.4347e-06  99.059  -2.82e+03  -99.059   0.648  0.0243   38.0     1.00      8874  0.950
  35    0.0 9.5e-03   1.035       6.08 1.4968e-06  96.766  -2.92e+03  -96.766   0.575  0.0245   38.0     1.00      9135  0.950
  36    0.0 9.0e-03   0.976       5.82 1.4203e-06  95.512  -2.93e+03  -95.512   0.590  0.0128   38.0     1.00      9396  0.950
  37    0.0 8.6e-03   0.954       5.35 1.3198e-06 100.794  -3.07e+03 -100.794   0.487  0.0182   38.0     1.00      9657  0.950
  38    0.0 8.1e-03   1.006       5.42 1.4066e-06  86.214  -2.67e+03  -86.214   0.479  0.0110   38.0     1.00      9918  0.950
  39    0.0 7.7e-03   1.001       5.57 1.4388e-06  86.179  -2.64e+03  -86.179   0.552  0.0325   38.0     1.00     10179  0.950
  40    0.0 7.3e-03   1.027       5.59 1.3432e-06  86.851  -2.63e+03  -86.851   0.548  0.0201   38.0     1.00     10440  0.950
  41    0.0 7.0e-03   1.017       5.78 1.3964e-06  88.214  -2.73e+03  -88.214   0.513  0.0163   38.0     1.00     10701  0.950
  42    0.0 6.6e-03   0.964       5.27 1.3476e-06  94.057  -2.69e+03  -94.057   0.433  0.0184   38.0     1.00     10962  0.950
  43    0.0 6.3e-03   1.014       5.56 1.3931e-06  82.195  -2.54e+03  -82.195   0.418  0.0194   37.7     1.05     11223  0.950
  44    0.0 6.0e-03   1.024       5.42 1.3335e-06  84.515  -2.57e+03  -84.515   0.452  0.0361   36.9     1.21     11484  0.950
  45    0.0 5.7e-03   1.033       5.31 1.3257e-06  79.573  -2.41e+03  -79.573   0.379  0.0173   37.3     1.13     11745  0.950
  46    0.0 5.4e-03   0.976       5.05 1.0899e-06  85.866   -2.6e+03  -85.866   0.410  0.0206   35.1     1.55     12006  0.950
  47    0.0 5.1e-03   0.986       5.19 1.0812e-06  87.586  -2.65e+03  -87.586   0.402  0.0448   34.0     1.75     12267  0.950
  48    0.0 4.9e-03   0.995       4.85 1.0076e-06  76.546   -2.4e+03  -76.546   0.276  0.0083   32.7     2.00     12528  0.950
  49    0.0 4.6e-03   0.975       4.89 7.7633e-07  89.059   -2.6e+03  -89.059   0.299  0.0268   27.4     3.01     12789  0.950
  50    0.0 4.4e-03   0.979       4.73 7.253e-07   79.840  -2.45e+03  -79.840   0.284  0.0219   23.5     3.74     13050  0.950
  51    0.0 4.2e-03   1.020       4.74 6.1259e-07  87.094  -2.51e+03  -87.094   0.295  0.0130   19.8     4.44     13311  0.950
  52    0.0 4.0e-03   0.965       4.65 5.5814e-07  80.673  -2.39e+03  -80.673   0.268  0.0204   16.9     4.98     13572  0.950
  53    0.0 3.8e-03   0.976       4.51 5.8611e-07  68.134  -2.14e+03  -68.134   0.280  0.0170   14.0     5.53     13833  0.950
  54    0.0 3.6e-03   0.980       4.53 5.5673e-07  69.529  -2.23e+03  -69.529   0.337  0.0132   11.8     5.96     14094  0.950
  55    0.0 3.4e-03   0.956       4.31 5.2023e-07  71.311  -2.18e+03  -71.311   0.303  0.0180   10.6     6.19     14355  0.950
  56    0.0 3.2e-03   0.992       4.24 5.24e-07    67.308  -2.12e+03  -67.308   0.272  0.0169    9.1     6.46     14616  0.950
  57    0.0 3.1e-03   0.996       4.11 4.5887e-07  62.322  -1.98e+03  -62.322   0.303  0.0138    7.6     6.75     14877  0.950
  58    0.0 2.9e-03   0.982       4.01 4.3763e-07  64.698  -1.99e+03  -64.698   0.379  0.0103    6.5     6.95     15138  0.950
  59    0.0 2.8e-03   0.990       3.97 4.2766e-07  71.736  -2.16e+03  -71.736   0.314  0.0077    6.2     7.03     15399  0.950
  60    0.0 2.6e-03   0.989       3.96 3.8665e-07  72.087  -2.19e+03  -72.087   0.349  0.0050    5.4     7.17     15660  0.950
  61    0.0 2.5e-03   0.988       3.93 4.4845e-07  63.191  -1.96e+03  -63.191   0.414  0.0077    4.9     7.26     15921  0.950
  62    0.0 2.4e-03   0.972       3.82 4.2761e-07  68.006  -2.05e+03  -68.006   0.395  0.0117    4.8     7.29     16182  0.950
  63    0.0 2.3e-03   1.003       3.85 4.2039e-07  70.628  -2.11e+03  -70.628   0.383  0.0104    4.5     7.33     16443  0.950
  64    0.0 2.1e-03   0.995       3.92 4.1387e-07  66.958  -2.04e+03  -66.958   0.372  0.0042    4.3     7.38     16704  0.950
  65    0.0 2.0e-03   1.010       3.99 3.9491e-07  72.840  -2.18e+03  -72.840   0.444  0.0066    4.0     7.43     16965  0.950
  66    0.0 1.9e-03   0.957       3.82 4.1435e-07  64.165  -2.01e+03  -64.165   0.341  0.0184    4.0     7.43     17226  0.950
  67    0.0 1.8e-03   0.980       3.72 4.1891e-07  63.821  -2.03e+03  -63.821   0.379  0.0078    3.6     7.51     17487  0.950
  68    0.0 1.7e-03   0.991       3.66 3.8374e-07  63.073  -1.94e+03  -63.073   0.295  0.0087    3.4     7.55     17748  0.950
  69    0.0 1.7e-03   1.004       3.63 4.2408e-07  61.185  -1.96e+03  -61.185   0.379  0.0101    2.9     7.64     18009  0.950
  70    0.0 1.6e-03   0.989       3.58 3.815e-07   60.607  -1.93e+03  -60.607   0.356  0.0048    2.7     7.67     18270  0.950
  71    0.0 1.5e-03   0.989       3.61 4.0636e-07  59.071   -1.9e+03  -59.071   0.333  0.0072    2.5     7.72     18531  0.950
  72    0.0 1.4e-03   0.990       3.59 4.1959e-07  60.329  -1.98e+03  -60.329   0.333  0.0106    2.2     7.77     18792  0.950
  73    0.0 1.4e-03   0.990       3.55 3.9496e-07  60.094  -1.91e+03  -60.094   0.421  0.0083    2.0     7.81     19053  0.950
  74    0.0 1.3e-03   0.998       3.53 3.8195e-07  59.687  -1.92e+03  -59.687   0.437  0.0041    2.0     7.82     19314  0.950
  75    0.0 1.2e-03   0.989       3.45 3.9537e-07  60.775  -1.94e+03  -60.775   0.456  0.0058    1.9     7.82     19575  0.950
  76    0.0 1.2e-03   0.988       3.44 4.1711e-07  56.743  -1.86e+03  -56.743   0.356  0.0075    2.0     7.81     19836  0.950
  77    0.0 1.1e-03   0.991       3.41 3.8149e-07  56.129   -1.8e+03  -56.129   0.341  0.0046    1.8     7.85     20097  0.950
  78    0.0 1.0e-03   0.994       3.40 4.1239e-07  54.727   -1.8e+03  -54.727   0.299  0.0057    1.6     7.88     20358  0.950
  79    0.0 9.9e-04   0.998       3.36 4.003e-07   54.788  -1.78e+03  -54.788   0.257  0.0026    1.4     7.92     20619  0.950
  80    0.0 9.4e-04   0.988       3.31 3.8362e-07  55.795  -1.81e+03  -55.795   0.192  0.0068    1.1     7.97     20880  0.950
  81    0.0 9.0e-04   0.996       3.30 3.6987e-07  57.680  -1.83e+03  -57.680   0.203  0.0024    1.0     8.00     21141  0.950
  82    0.0 8.5e-04   1.002       3.30 3.5324e-07  57.657  -1.82e+03  -57.657   0.261  0.0027    1.0     8.00     21402  0.950
  83    0.0 8.1e-04   0.995       3.29 3.5861e-07  57.744  -1.82e+03  -57.744   0.257  0.0027    1.0     8.00     21663  0.950
  84    0.0 7.7e-04   0.996       3.26 3.4752e-07  57.779  -1.83e+03  -57.779   0.176  0.0027    1.0     8.00     21924  0.950
  85    0.0 7.3e-04   0.996       3.25 3.6241e-07  56.853   -1.8e+03  -56.853   0.172  0.0031    1.0     8.00     22185  0.950
  86    0.0 6.9e-04   1.003       3.26 3.4415e-07  56.418   -1.8e+03  -56.418   0.134  0.0029    1.0     8.00     22446  0.950
  87    0.0 5.6e-04   0.995       3.25 3.4767e-07  55.521  -1.79e+03  -55.521   0.130  0.0017    1.0     8.00     22707  0.800
  88    0.0 4.4e-04   0.995       3.25 3.6864e-07  56.757  -1.81e+03  -56.757   0.065  0.0015    1.0     8.00     22968  0.800
  89    0.0 3.6e-04   0.997       3.25 3.4683e-07  56.579  -1.79e+03  -56.579   0.073  0.0020    1.0     8.00     23229  0.800
  90    0.0 2.8e-04   0.998       3.25 3.509e-07   56.381  -1.79e+03  -56.381   0.061  0.0018    1.0     8.00     23490  0.800
  91    0.0 2.3e-04   0.999       3.24 3.6805e-07  55.014  -1.76e+03  -55.014   0.080  0.0011    1.0     8.00     23751  0.800
  92    0.0 1.8e-04   0.998       3.22 3.5654e-07  56.837  -1.82e+03  -56.837   0.061  0.0015    1.0     8.00     24012  0.800
  93    0.0 1.5e-04   0.999       3.23 3.6697e-07  55.715  -1.78e+03  -55.715   0.065  0.0008    1.0     8.00     24273  0.800
  94    0.0 1.2e-04   0.997       3.22 3.5369e-07  56.550   -1.8e+03  -56.550   0.038  0.0015    1.0     8.00     24534  0.800
  95    0.0 9.3e-05   0.999       3.22 3.5109e-07  55.785  -1.78e+03  -55.785   0.031  0.0003    1.0     8.00     24795  0.800
  96    0.0 7.5e-05   0.998       3.22 3.5936e-07  55.216  -1.77e+03  -55.216   0.054  0.0016    1.0     8.00     25056  0.800
  97    0.0 6.0e-05   0.998       3.21 3.4619e-07  56.428   -1.8e+03  -56.428   0.038  0.0014    1.0     8.00     25317  0.800
  98    0.0 0.0e+00   0.999       3.21 3.5987e-07  54.822  -1.75e+03  -54.822   0.019  0.0004    1.0     8.00     25578  0.800
## Placement Quench took 0.00 seconds (max_rss 406.4 MiB)

BB estimate of min-dist (placement) wire length: 2142

Completed placement consistency check successfully.

Swaps called: 25643

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 55.3907 ns
Placement estimated setup Worst Negative Slack (sWNS): -55.3907 ns
Placement estimated setup Total Negative Slack (sTNS): -1765.9 ns

Placement estimated setup slack histogram:
[ -5.5e-08: -5.1e-08)  9 ( 18.4%) |*************************
[ -5.1e-08: -4.6e-08) 17 ( 34.7%) |************************************************
[ -4.6e-08: -4.2e-08)  0 (  0.0%) |
[ -4.2e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -3.3e-08)  0 (  0.0%) |
[ -3.3e-08: -2.8e-08)  1 (  2.0%) |***
[ -2.8e-08: -2.4e-08)  3 (  6.1%) |********
[ -2.4e-08: -1.9e-08) 10 ( 20.4%) |****************************
[ -1.9e-08: -1.4e-08)  3 (  6.1%) |********
[ -1.4e-08: -9.9e-09)  6 ( 12.2%) |*****************

Placement estimated intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2989 to $auto$clkbufmap.cc:247:execute$2989 CPD: 24.0664 ns (41.5517 MHz)
  clk to clk CPD: 55.3907 ns (18.0536 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2989 to virtual_io_clock CPD: 30.8028 ns (32.4646 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2989 CPD: 24.5647 ns (40.7088 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2989 to $auto$clkbufmap.cc:247:execute$2989 worst setup slack: -24.0664 ns
  clk to clk worst setup slack: -55.3907 ns

Placement estimated inter-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2989 to virtual_io_clock worst setup slack: -30.8028 ns
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2989 worst setup slack: -24.5647 ns

Placement estimated geomean non-virtual intra-domain period: 36.511 ns (27.389 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 16.3114 ns (61.3069 MHz)

Placement cost: 0.998975, bb_cost: 3.21218, td_cost: 3.55499e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 10
  PB-ASSP    implemented as TL-ASSP   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 52
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 98
Placement total # of swap attempts: 25643
	Swaps accepted: 12494 (48.7 %)
	Swaps rejected: 11762 (45.9 %)
	Swaps aborted :  1387 ( 5.4 %)
Placement Quench timing analysis took 0.000298556 seconds (0.000231203 STA, 6.7353e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0320069 seconds (0.0247564 STA, 0.0072505 slack) (100 full updates: 100 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 100 in 0.00220061 sec
Full Max Req/Worst Slack updates 98 in 0.000629416 sec
Incr Max Req/Worst Slack updates 2 in 1.2044e-05 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 100 in 0.0037893 sec
# Placement took 0.74 seconds (max_rss 406.4 MiB, delta_rss +50.3 MiB)

Flow timing analysis took 0.0320069 seconds (0.0247564 STA, 0.0072505 slack) (100 full updates: 100 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 25.01 seconds (max_rss 406.4 MiB)
