{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652659808654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659808666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:10:08 2022 " "Processing started: Sun May 15 19:10:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659808666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652659808666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto4 -c Proyecto4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto4 -c Proyecto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652659808666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652659809546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyecto4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyecto4-arquitecturaProyecto4 " "Found design unit 1: Proyecto4-arquitecturaProyecto4" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyecto4 " "Found entity 1: Proyecto4" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_de_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_de_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_de_frecuencia-arquitectura_divisor_de_frecuencia " "Found design unit 1: divisor_de_frecuencia-arquitectura_divisor_de_frecuencia" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826036 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_de_frecuencia " "Found entity 1: divisor_de_frecuencia" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senial-arquitectura_senial " "Found design unit 1: senial-arquitectura_senial" {  } { { "senial.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826040 ""} { "Info" "ISGN_ENTITY_NAME" "1 senial " "Found entity 1: senial" {  } { { "senial.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arquitectura_movimiento " "Found design unit 1: movimiento-arquitectura_movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/movimiento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826045 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/movimiento.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_button-arquitectura_Button " "Found design unit 1: entrada_button-arquitectura_Button" {  } { { "entrada_button.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/entrada_button.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826049 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada_button " "Found entity 1: entrada_button" {  } { { "entrada_button.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/entrada_button.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segundos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segundos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segundos-arquitectura_segundos " "Found design unit 1: segundos-arquitectura_segundos" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826053 ""} { "Info" "ISGN_ENTITY_NAME" "1 segundos " "Found entity 1: segundos" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minutos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minutos-arquitectura_minutos " "Found design unit 1: minutos-arquitectura_minutos" {  } { { "minutos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/minutos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826057 ""} { "Info" "ISGN_ENTITY_NAME" "1 minutos " "Found entity 1: minutos" {  } { { "minutos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/minutos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file horas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 horas-arquitectura_horas " "Found design unit 1: horas-arquitectura_horas" {  } { { "horas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/horas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826061 ""} { "Info" "ISGN_ENTITY_NAME" "1 horas " "Found entity 1: horas" {  } { { "horas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/horas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decenas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decenas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decenas-arquitectura_decenas " "Found design unit 1: display_decenas-arquitectura_decenas" {  } { { "display_decenas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_decenas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826065 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decenas " "Found entity 1: display_decenas" {  } { { "display_decenas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_decenas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_unidades.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_unidades.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_unidades-arquitectura_unidades " "Found design unit 1: display_unidades-arquitectura_unidades" {  } { { "display_unidades.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_unidades.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826069 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_unidades " "Found entity 1: display_unidades" {  } { { "display_unidades.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_unidades.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arquitectura_ROM " "Found design unit 1: rom-arquitectura_ROM" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826074 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senial_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senial_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senial_sensor-arquitectura_senial_sensor " "Found design unit 1: senial_sensor-arquitectura_senial_sensor" {  } { { "senial_sensor.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial_sensor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826078 ""} { "Info" "ISGN_ENTITY_NAME" "1 senial_sensor " "Found entity 1: senial_sensor" {  } { { "senial_sensor.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial_sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-arquitectura_trigger " "Found design unit 1: trigger-arquitectura_trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826082 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitectura_contador " "Found design unit 1: contador-arquitectura_contador" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826086 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipo_de_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipo_de_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipo_de_salida-arquitectura_tipo_de_salida " "Found design unit 1: tipo_de_salida-arquitectura_tipo_de_salida" {  } { { "tipo_de_salida.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/tipo_de_salida.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826091 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipo_de_salida " "Found entity 1: tipo_de_salida" {  } { { "tipo_de_salida.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/tipo_de_salida.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659826091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659826091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto4 " "Elaborating entity \"Proyecto4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652659826164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisor_de_frecuencia divisor_de_frecuencia:divf_reloj A:arquitectura_divisor_de_frecuencia " "Elaborating entity \"divisor_de_frecuencia\" using architecture \"A:arquitectura_divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divf_reloj\"" {  } { { "Proyecto4.vhd" "divf_reloj" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segundos segundos:segundero A:arquitectura_segundos " "Elaborating entity \"segundos\" using architecture \"A:arquitectura_segundos\" for hierarchy \"segundos:segundero\"" {  } { { "Proyecto4.vhd" "segundero" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826170 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(18) " "VHDL Process Statement warning at segundos.vhd(18): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton1 segundos.vhd(28) " "VHDL Process Statement warning at segundos.vhd(28): signal \"boton1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(28) " "VHDL Process Statement warning at segundos.vhd(28): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton1 segundos.vhd(30) " "VHDL Process Statement warning at segundos.vhd(30): signal \"boton1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(30) " "VHDL Process Statement warning at segundos.vhd(30): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton2 segundos.vhd(37) " "VHDL Process Statement warning at segundos.vhd(37): signal \"boton2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(37) " "VHDL Process Statement warning at segundos.vhd(37): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826172 "|Proyecto4|segundos:segundero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "minutos minutos:minutero A:arquitectura_minutos " "Elaborating entity \"minutos\" using architecture \"A:arquitectura_minutos\" for hierarchy \"minutos:minutero\"" {  } { { "Proyecto4.vhd" "minutero" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "horas horas:hora A:arquitectura_horas " "Elaborating entity \"horas\" using architecture \"A:arquitectura_horas\" for hierarchy \"horas:hora\"" {  } { { "Proyecto4.vhd" "hora" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_unidades display_unidades:display_seg_unidad A:arquitectura_unidades " "Elaborating entity \"display_unidades\" using architecture \"A:arquitectura_unidades\" for hierarchy \"display_unidades:display_seg_unidad\"" {  } { { "Proyecto4.vhd" "display_seg_unidad" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_decenas display_decenas:display_seg_decena A:arquitectura_decenas " "Elaborating entity \"display_decenas\" using architecture \"A:arquitectura_decenas\" for hierarchy \"display_decenas:display_seg_decena\"" {  } { { "Proyecto4.vhd" "display_seg_decena" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisor_de_frecuencia divisor_de_frecuencia:divf_servo A:arquitectura_divisor_de_frecuencia " "Elaborating entity \"divisor_de_frecuencia\" using architecture \"A:arquitectura_divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divf_servo\"" {  } { { "Proyecto4.vhd" "divf_servo" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:Memoria_ROM A:arquitectura_rom " "Elaborating entity \"rom\" using architecture \"A:arquitectura_rom\" for hierarchy \"rom:Memoria_ROM\"" {  } { { "Proyecto4.vhd" "Memoria_ROM" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826191 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh rom.vhd(37) " "VHDL Process Statement warning at rom.vhd(37): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826194 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mm rom.vhd(37) " "VHDL Process Statement warning at rom.vhd(37): signal \"mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826194 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ss rom.vhd(37) " "VHDL Process Statement warning at rom.vhd(37): signal \"ss\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826194 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh rom.vhd(39) " "VHDL Process Statement warning at rom.vhd(39): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826194 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mm rom.vhd(39) " "VHDL Process Statement warning at rom.vhd(39): signal \"mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826194 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ss rom.vhd(39) " "VHDL Process Statement warning at rom.vhd(39): signal \"ss\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826194 "|Proyecto4|rom:Memoria_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:Mov_servo A:arquitectura_movimiento " "Elaborating entity \"movimiento\" using architecture \"A:arquitectura_movimiento\" for hierarchy \"movimiento:Mov_servo\"" {  } { { "Proyecto4.vhd" "Mov_servo" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826214 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_de_salida movimiento.vhd(24) " "VHDL Process Statement warning at movimiento.vhd(24): signal \"valor_de_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/movimiento.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826215 "|Proyecto4|movimiento:Mov_servo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senial senial:Senial_servo A:arquitectura_senial " "Elaborating entity \"senial\" using architecture \"A:arquitectura_senial\" for hierarchy \"senial:Senial_servo\"" {  } { { "Proyecto4.vhd" "Senial_servo" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senial_sensor senial_sensor:Senial_sensor A:arquitectura_senial_sensor " "Elaborating entity \"senial_sensor\" using architecture \"A:arquitectura_senial_sensor\" for hierarchy \"senial_sensor:Senial_sensor\"" {  } { { "Proyecto4.vhd" "Senial_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "trigger trigger:Trigger_sensor A:arquitectura_trigger " "Elaborating entity \"trigger\" using architecture \"A:arquitectura_trigger\" for hierarchy \"trigger:Trigger_sensor\"" {  } { { "Proyecto4.vhd" "Trigger_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826221 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "echo trigger.vhd(15) " "VHDL Process Statement warning at trigger.vhd(15): signal \"echo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826221 "|Proyecto4|trigger:Trigger_sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida trigger.vhd(13) " "VHDL Process Statement warning at trigger.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1652659826221 "|Proyecto4|trigger:Trigger_sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida trigger.vhd(13) " "Inferred latch for \"salida\" at trigger.vhd(13)" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652659826222 "|Proyecto4|trigger:Trigger_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisor_de_frecuencia divisor_de_frecuencia:divf_sensor A:arquitectura_divisor_de_frecuencia " "Elaborating entity \"divisor_de_frecuencia\" using architecture \"A:arquitectura_divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divf_sensor\"" {  } { { "Proyecto4.vhd" "divf_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador contador:Contador_sensor A:arquitectura_contador " "Elaborating entity \"contador\" using architecture \"A:arquitectura_contador\" for hierarchy \"contador:Contador_sensor\"" {  } { { "Proyecto4.vhd" "Contador_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826224 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst contador.vhd(16) " "VHDL Process Statement warning at contador.vhd(16): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826225 "|Proyecto4|contador:Contador_sensor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk contador.vhd(18) " "VHDL Process Statement warning at contador.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659826225 "|Proyecto4|contador:Contador_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tipo_de_salida tipo_de_salida:salida_servomotor_10 A:arquitectura_tipo_de_salida " "Elaborating entity \"tipo_de_salida\" using architecture \"A:arquitectura_tipo_de_salida\" for hierarchy \"tipo_de_salida:salida_servomotor_10\"" {  } { { "Proyecto4.vhd" "salida_servomotor_10" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659826226 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[1\] GND " "Pin \"display6\[1\]\" is stuck at GND" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652659827744 "|Proyecto4|display6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652659827744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652659827878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652659829348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652659829348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dsw\[1\] " "No output dependent on input pin \"dsw\[1\]\"" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652659829469 "|Proyecto4|dsw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652659829469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652659829470 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652659829470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "488 " "Implemented 488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652659829470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652659829470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659829534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:10:29 2022 " "Processing ended: Sun May 15 19:10:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659829534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659829534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659829534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652659829534 ""}
