	component test is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			vga_connector_CLK   : out   std_logic;                                        -- CLK
			vga_connector_HS    : out   std_logic;                                        -- HS
			vga_connector_VS    : out   std_logic;                                        -- VS
			vga_connector_BLANK : out   std_logic;                                        -- BLANK
			vga_connector_SYNC  : out   std_logic;                                        -- SYNC
			vga_connector_R     : out   std_logic_vector(7 downto 0);                     -- R
			vga_connector_G     : out   std_logic_vector(7 downto 0);                     -- G
			vga_connector_B     : out   std_logic_vector(7 downto 0);                     -- B
			pixel_buffer_DQ     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			pixel_buffer_ADDR   : out   std_logic_vector(19 downto 0);                    -- ADDR
			pixel_buffer_LB_N   : out   std_logic;                                        -- LB_N
			pixel_buffer_UB_N   : out   std_logic;                                        -- UB_N
			pixel_buffer_CE_N   : out   std_logic;                                        -- CE_N
			pixel_buffer_OE_N   : out   std_logic;                                        -- OE_N
			pixel_buffer_WE_N   : out   std_logic                                         -- WE_N
		);
	end component test;

