{"vcs1":{"timestamp_begin":1682279650.505195400, "rt":0.60, "ut":0.17, "st":0.12}}
{"vcselab":{"timestamp_begin":1682279651.168457650, "rt":1.01, "ut":0.22, "st":0.23}}
{"link":{"timestamp_begin":1682279652.227851462, "rt":1.96, "ut":0.06, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279650.231571605}
{"VCS_COMP_START_TIME": 1682279650.231571605}
{"VCS_COMP_END_TIME": 1682279654.781475906}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338336}}
{"stitch_vcselab": {"peak_mem": 238988}}
