$date
	Fri Mar 15 14:14:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module tb $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module tb $end
$var reg 1 # Cin $end
$upscope $end
$scope module tb $end
$var wire 4 $ S [3:0] $end
$upscope $end
$scope module tb $end
$var wire 1 % Cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b1010 $
0#
b101 "
b101 !
$end
#20000
b1111 $
0%
b1010 !
#40000
b100 $
b11 "
b1 !
#60000
b1011 $
1#
b101 "
b101 !
#80000
b0 $
1%
b1010 !
#100000
b101 $
0%
b11 "
b1 !
#120000
1%
b11 $
b1001 "
b1001 !
#140000
