

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Fri Oct 14 17:52:36 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution6 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |                            Modules                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |           |            |     |
    |                            & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |+ dct*                                                         |     -|  3.14|      606|  6.060e+03|         -|      473|     -|  dataflow|  12 (~0%)|  16 (~0%)|  870 (~0%)|  2025 (~0%)|    -|
    | + read_data                                                   |     -|  4.71|       66|    660.000|         -|       66|     -|        no|         -|         -|   24 (~0%)|   157 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                    |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|         -|         -|          -|           -|    -|
    | + dct_2d                                                      |     -|  3.14|      472|  4.720e+03|         -|      472|     -|        no|   9 (~0%)|  16 (~0%)|  822 (~0%)|  1709 (~0%)|    -|
    |  + dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |     -|  3.14|      263|  2.630e+03|         -|      263|     -|        no|         -|   8 (~0%)|  423 (~0%)|   534 (~0%)|    -|
    |   o Row_DCT_Loop_DCT_Outer_Loop                               |    II|  7.30|      261|  2.610e+03|        10|        4|    64|       yes|         -|         -|          -|           -|    -|
    |  + dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|         -|         -|   24 (~0%)|   166 (~0%)|    -|
    |   o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop                 |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|         -|         -|          -|           -|    -|
    |  + dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |     -|  3.14|       70|    700.000|         -|       70|     -|        no|         -|   8 (~0%)|  219 (~0%)|   369 (~0%)|    -|
    |   o Col_DCT_Loop_DCT_Outer_Loop                               |     -|  7.30|       68|    680.000|         6|        1|    64|       yes|         -|         -|          -|           -|    -|
    |  + dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|         -|         -|   24 (~0%)|   166 (~0%)|    -|
    |   o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop                 |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|         -|         -|          -|           -|    -|
    | + write_data                                                  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|         -|         -|   24 (~0%)|   157 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                    |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|         -|         -|          -|           -|    -|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_address1  | 6        |
| input_r_d0        | 16       |
| input_r_d1        | 16       |
| input_r_q0        | 16       |
| input_r_q1        | 16       |
| output_r_address0 | 6        |
| output_r_address1 | 6        |
| output_r_d0       | 16       |
| output_r_d1       | 16       |
| output_r_q0       | 16       |
| output_r_q1       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_d0        | port    |          |
| input    | input_r_q0        | port    |          |
| input    | input_r_we0       | port    |          |
| input    | input_r_address1  | port    | offset   |
| input    | input_r_ce1       | port    |          |
| input    | input_r_d1        | port    |          |
| input    | input_r_q1        | port    |          |
| input    | input_r_we1       | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_d0       | port    |          |
| output   | output_r_q0       | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_address1 | port    | offset   |
| output   | output_r_ce1      | port    |          |
| output   | output_r_d1       | port    |          |
| output   | output_r_q1       | port    |          |
| output   | output_r_we1      | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                          | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                                         | 16  |        |             |     |        |         |
|  + read_data                                                  | 0   |        |             |     |        |         |
|    add_ln103_1_fu_111_p2                                      | -   |        | add_ln103_1 | add | fabric | 0       |
|    add_ln103_fu_123_p2                                        | -   |        | add_ln103   | add | fabric | 0       |
|    add_ln106_fu_167_p2                                        | -   |        | add_ln106   | add | fabric | 0       |
|    add_ln105_fu_190_p2                                        | -   |        | add_ln105   | add | fabric | 0       |
|  + dct_2d                                                     | 16  |        |             |     |        |         |
|   + dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|     add_ln76_1_fu_337_p2                                      | -   |        | add_ln76_1  | add | fabric | 0       |
|     add_ln76_fu_346_p2                                        | -   |        | add_ln76    | add | fabric | 0       |
|     add_ln63_1_fu_437_p2                                      | -   |        | add_ln63_1  | add | fabric | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U7                         | 1   |        | mul_ln60    | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U3                                 | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U4                                 | 1   |        | mul_ln61_1  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U8                          | 1   |        | mul_ln61_2  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U5                                 | 1   |        | mul_ln61_3  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U9                          | 1   |        | mul_ln61_4  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U10                        | 1   |        | mul_ln61_5  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U6                         | 1   |        | mul_ln61_6  | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U7                         | 1   |        | add_ln63_2  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U8                          | 1   |        | add_ln63_3  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U9                          | 1   |        | add_ln63_5  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U6                         | 1   |        | add_ln63_6  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U10                        | 1   |        | add_ln63_7  | add | dsp48  | 3       |
|     add_ln63_8_fu_598_p2                                      | -   |        | add_ln63_8  | add | fabric | 0       |
|     add_ln57_fu_443_p2                                        | -   |        | add_ln57    | add | fabric | 0       |
|   + dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |             |     |        |         |
|     add_ln81_1_fu_105_p2                                      | -   |        | add_ln81_1  | add | fabric | 0       |
|     add_ln81_fu_117_p2                                        | -   |        | add_ln81    | add | fabric | 0       |
|     add_ln84_fu_177_p2                                        | -   |        | add_ln84    | add | fabric | 0       |
|     add_ln84_1_fu_188_p2                                      | -   |        | add_ln84_1  | add | fabric | 0       |
|     add_ln83_fu_194_p2                                        | -   |        | add_ln83    | add | fabric | 0       |
|   + dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|     add_ln87_1_fu_345_p2                                      | -   |        | add_ln87_1  | add | fabric | 0       |
|     add_ln87_fu_354_p2                                        | -   |        | add_ln87    | add | fabric | 0       |
|     add_ln63_fu_568_p2                                        | -   |        | add_ln63    | add | fabric | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U32                        | 1   |        | mul_ln60    | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U28                                | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U29                                | 1   |        | mul_ln61_7  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U33                         | 1   |        | mul_ln61_8  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U30                                | 1   |        | mul_ln61_9  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U34                         | 1   |        | mul_ln61_10 | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U35                        | 1   |        | mul_ln61_11 | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U31                        | 1   |        | mul_ln61_12 | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U32                        | 1   |        | add_ln63_9  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U33                         | 1   |        | add_ln63_10 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U34                         | 1   |        | add_ln63_12 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U31                        | 1   |        | add_ln63_13 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U35                        | 1   |        | add_ln63_14 | add | dsp48  | 3       |
|     add_ln63_15_fu_659_p2                                     | -   |        | add_ln63_15 | add | fabric | 0       |
|     add_ln57_fu_574_p2                                        | -   |        | add_ln57    | add | fabric | 0       |
|   + dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |             |     |        |         |
|     add_ln92_1_fu_105_p2                                      | -   |        | add_ln92_1  | add | fabric | 0       |
|     add_ln92_fu_117_p2                                        | -   |        | add_ln92    | add | fabric | 0       |
|     add_ln95_fu_169_p2                                        | -   |        | add_ln95    | add | fabric | 0       |
|     add_ln95_1_fu_183_p2                                      | -   |        | add_ln95_1  | add | fabric | 0       |
|     add_ln94_fu_194_p2                                        | -   |        | add_ln94    | add | fabric | 0       |
|  + write_data                                                 | 0   |        |             |     |        |         |
|    add_ln115_1_fu_111_p2                                      | -   |        | add_ln115_1 | add | fabric | 0       |
|    add_ln115_fu_123_p2                                        | -   |        | add_ln115   | add | fabric | 0       |
|    add_ln118_fu_167_p2                                        | -   |        | add_ln118   | add | fabric | 0       |
|    add_ln117_fu_182_p2                                        | -   |        | add_ln117   | add | fabric | 0       |
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------+------+------+--------+-------------------+---------+------+---------+
| Name                   | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+------------------------+------+------+--------+-------------------+---------+------+---------+
| + dct                  | 12   | 0    |        |                   |         |      |         |
|   buf_2d_in_U          | 1    | -    |        | buf_2d_in         | ram_s2p | auto | 1       |
|   buf_2d_out_U         | 1    | -    |        | buf_2d_out        | ram_1p  | auto | 1       |
|  + dct_2d              | 9    | 0    |        |                   |         |      |         |
|    row_outbuf_U        | 1    | -    |        | row_outbuf        | ram_1p  | auto | 1       |
|    col_outbuf_U        | 1    | -    |        | col_outbuf        | ram_1p  | auto | 1       |
|    col_inbuf_U         | 1    | -    |        | col_inbuf         | rom_np  | auto | 1       |
|    dct_coeff_table_0_U | -    | -    |        | dct_coeff_table_0 | rom_1p  | auto | 1       |
|    dct_coeff_table_1_U | -    | -    |        | dct_coeff_table_1 | rom_1p  | auto | 1       |
|    dct_coeff_table_2_U | -    | -    |        | dct_coeff_table_2 | rom_1p  | auto | 1       |
|    dct_coeff_table_3_U | -    | -    |        | dct_coeff_table_3 | rom_1p  | auto | 1       |
|    dct_coeff_table_4_U | -    | -    |        | dct_coeff_table_4 | rom_1p  | auto | 1       |
|    dct_coeff_table_5_U | -    | -    |        | dct_coeff_table_5 | rom_1p  | auto | 1       |
|    dct_coeff_table_6_U | -    | -    |        | dct_coeff_table_6 | rom_1p  | auto | 1       |
|    dct_coeff_table_7_U | -    | -    |        | dct_coeff_table_7 | rom_1p  | auto | 1       |
+------------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------------+
| Type     | Options | Location                                  |
+----------+---------+-------------------------------------------+
| dataflow |         | dct_prj/solution6/directives.tcl:7 in dct |
+----------+---------+-------------------------------------------+


