OpenROAD 1 4d4d7205fd0292dbf3fae55fad9109b3f0bd5786
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/merged.lef at line 68178.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/floorplan/3-verilog2def_openroad.def
[INFO ODB-0128] Design: dvsd_pe
[INFO ODB-0130]     Created 14 pins.
[INFO ODB-0131]     Created 33 components and 251 component-terminals.
[INFO ODB-0133]     Created 42 nets and 119 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/dvsd_pe/runs/run3/tmp/floorplan/3-verilog2def_openroad.def
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
