[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog/logicBlocks"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AluMul|AluMul>io_q",
    "sources":[
      "~AluMul|AluMul>io_ctrl",
      "~AluMul|AluMul>io_gndOuts",
      "~AluMul|AluMul>io_loopBreak",
      "~AluMul|AluMul>io_config",
      "~AluMul|AluMul>io_i1",
      "~AluMul|AluMul>io_i0",
      "~AluMul|AluMul>io_ib32"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AluMul|AluMul>io_ob32",
    "sources":[
      "~AluMul|AluMul>io_gndOuts",
      "~AluMul|AluMul>io_loopBreak",
      "~AluMul|AluMul>io_config",
      "~AluMul|AluMul>io_ctrl",
      "~AluMul|AluMul>io_i1",
      "~AluMul|AluMul>io_i0",
      "~AluMul|AluMul>io_ib32"
    ]
  }
]