<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::RISCVInstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#accb26dceb67191d19382f459c06d4f15">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aec4c0fbb6fae009e9b6ca5d747146162">analyzeSelect</a>(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#afc0ac4e187f1865c16f5dd0814e7fa5b">areMemAccessesTriviallyDisjoint</a>(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aa0ee8a29120b044f4c4668626e264393">buildOutlinedFrame</a>(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aabdf5cb19126a5e4243ff0818a908ccb">commuteInstructionImpl</a>(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a061f47e0bf17eed5f4fb190668a20858">convertToThreeAddress</a>(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a687028adf04da72a42c641a2fd2d239c">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DstReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#abe6772bd0f8b4b1bc3186473a7205dfe">createMIROperandComment</a>(const MachineInstr &amp;MI, const MachineOperand &amp;Op, unsigned OpIdx, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aaad12324dcb623d1db1aabb5cb10150e">decomposeMachineOperandsTargetFlags</a>(unsigned TF) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a927d5f3b4fccdaadd0f216643dbca3b2">finalizeInsInstrs</a>(MachineInstr &amp;Root, MachineCombinerPattern &amp;P, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ac6b66ad3777d7d6fa3a96bfd7031c28d">findCommutedOpIndices</a>(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a93533d35a661d5dc48a03c624839b8e4">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a4f776d320d40d05e23b7cc602ca54b60">genAlternativeCodeSequence</a>(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#abbcb71c00eaa19f6b30aacb521e718a5">getBranchDestBlock</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a24fff9af41722c7bd30a0bbc80e10af6">getBrCond</a>(RISCVCC::CondCode CC) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8424c147a24cf4d707de1b7392597e48">getInstSizeInBytes</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a79a9b4d0a95a7b0b741f2aaae4b3427d">getInverseOpcode</a>(unsigned Opcode) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a71ef56836bd7727db67178907157667e">getMachineCombinerPatterns</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns, bool DoRegPressureReduce) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ac0f8613b55a8e377d947123b40342e66">getMemOperandWithOffsetWidth</a>(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8e9da3ff990db8ea36450b9ba4f892b3">getNop</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a6ecd7b7f13537019e76ffc72de8a501c">getOutliningCandidateInfo</a>(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8679ec3bfa38ee7caf0751d69db79ffa">getOutliningTypeImpl</a>(MachineBasicBlock::iterator &amp;MBBI, unsigned Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8024544b0a5fddb84899baeec7d739bb">getSerializableDirectMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ab9ca4bb67be172949eb42d9434d2c842">getVLENFactoredAmount</a>(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, Register DestReg, int64_t Amount, MachineInstr::MIFlag Flag=MachineInstr::NoFlags) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a21f79cc95279659b8a80bc9f7a0b077d">hasAllNBitUsers</a>(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, unsigned NBits) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a5fbf8416a99fc35091319513aed86d10">hasAllWUsers</a>(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a2f1cfe9c040112cbf97a025655d3595e">hasReassociableSibling</a>(const MachineInstr &amp;Inst, bool &amp;Commuted) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a2bc4c29964a242a574a8e9b78df0bb31">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;dl, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a63b280c848f7c74e68e3a6f45ffb4a85">insertIndirectBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ad0969c58f63ddf77c6e219dbb0fc44f0">insertOutlinedCall</a>(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a658bdb32cfdf7a3051a4221c15fc441f">isAsCheapAsAMove</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ade726ab992f758b88dcc4d6691efd90d">isAssociativeAndCommutative</a>(const MachineInstr &amp;Inst, bool Invert) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ad6cf2e2ddb3fef46c8320decd4343c56">isBranchOffsetInRange</a>(unsigned BranchOpc, int64_t BrOffset) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#aeb90eaf4a7a79cbd55130c63f50884e2">isCopyInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a27e5a818e421079a4fb086a0dca39bcd">isFunctionSafeToOutlineFrom</a>(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a1821b29fdb987ab67f0c2e5e3a5e55ce">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a9e0f1068be127e44f7350a2481e21a9c">isMBBSafeToOutlineFrom</a>(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a09557c75a7a8430375ae19a2a334b339">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#adae35c46c7d690e330bca4386d08f687">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DstReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ab379bc403dbc328e667b5b50b89ddd62">movImm</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register DstReg, uint64_t Val, MachineInstr::MIFlag Flag=MachineInstr::NoFlags) const</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a55d733ab1cd738ca996fd3e415b59c99">optimizeSelect</a>(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;SeenMIs, bool) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a0dfd1992efae5e90f455748420554770">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a8b2d06a5adb70f217a01910738bcb044">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a344cb4f0747c8ab0c6805dd0d6fd9c40">RISCVInstrInfo</a>(RISCVSubtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a01ae2c84a25c089dbf05e0be645876bf">setSpecialOperandAttr</a>(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#ac1326b52721d728a3551b1433ded0f9a">shouldOutlineFromFunctionByDefault</a>(MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">STI</a></td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#afd86b5d2acd7cf6323b0acf988f51b61">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool IsKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a729e7fc6dac4bf5f0bd41f5792b49baa">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html#a6643db423ad018f2a7375b8f46e439af">verifyInstruction</a>(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</td><td class="entry"><a class="el" href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:44:46 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
