0.7
2020.1
May 27 2020
20:09:33
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sim_1/new/uart_top_TB.v,1745411481,verilog,,,,uart_top_TB,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/carry_save_adder.v,,carry_lookahead_adder,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v,,partial_full_adder,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v,,uart_top,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v,1742372651,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sim_1/new/uart_top_TB.v,,uart_tx,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v,1742372651,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v,,uart_rx,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v,,blocked_carry_lookahead_adder,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/carry_save_adder.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_add.v,,carry_save_adder,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_add.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v,,fpu_add,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v,1745411268,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v,,fpu_core,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v,1745418547,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v,,fpu_mul,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,,hybrid_fast_adder,,,,,,,,
//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,1745397179,verilog,,//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v,,mp_adder,,,,,,,,
