<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="Cache Coherence States | Snooping Protocol | Directory Protocol | MOESI/MSI"><title>Cache Coherence (3) - Coherence Protocols</title>
<link rel=canonical href=https://isa-lai.com/blog/p/cache-coherence-3-coherence-protocols/><link rel=stylesheet href=/blog/scss/style.min.663803bebe609202d5b39d848f2d7c2dc8b598a2d879efa079fa88893d29c49c.css><meta property='og:title' content="Cache Coherence (3) - Coherence Protocols"><meta property='og:description' content="Cache Coherence States | Snooping Protocol | Directory Protocol | MOESI/MSI"><meta property='og:url' content='https://isa-lai.com/blog/p/cache-coherence-3-coherence-protocols/'><meta property='og:site_name' content='Isa Lai | Blog'><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='Cache Coherence'><meta property='article:tag' content='Cache'><meta property='article:tag' content='Computer Architecture'><meta property='article:published_time' content='2024-10-09T14:00:00+00:00'><meta property='article:modified_time' content='2024-10-09T14:00:00+00:00'><meta property='og:image' content='https://isa-lai.com/blog/cache/cache-coherence-controller.png'><meta name=twitter:title content="Cache Coherence (3) - Coherence Protocols"><meta name=twitter:description content="Cache Coherence States | Snooping Protocol | Directory Protocol | MOESI/MSI"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content='https://isa-lai.com/blog/cache/cache-coherence-controller.png'><link rel="shortcut icon" href=/blog/favicon.ico></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/blog/><img src=/blog/img/logo_hu8332679648614575599.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>üë©‚Äçüíª</span></figure><div class=site-meta><h1 class=site-name><a href=/blog>Isa Lai | Blog</a></h1><h2 class=site-description>Software | Compiler | Computer Architecture</h2></div></header><ol class=menu-social><li><a href=https://github.com/isa-Lai target=_blank title=GitHub rel=me><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter rel=me><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/blog/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/blog/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/blog/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/blog/links/><svg class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></li></ol></aside><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#finite-state-machine>Finite State Machine</a></li><li><a href=#coherence-protocols>Coherence Protocols</a><ol><li><a href=#specifing-protocols>Specifing Protocols</a></li><li><a href=#states>States</a><ol><li><a href=#moesimsi>MOESI/MSI</a></li><li><a href=#transiten-states>Transiten States</a></li></ol></li><li><a href=#transactions>Transactions</a></li><li><a href=#major-protocal-design-options>Major Protocal Design Options</a></li></ol></li><li><a href=#snooping-protocol>Snooping Protocol</a><ol><li><a href=#simple-snooping-system-model-atomic-requests-atomic-transactions>SIMPLE SNOOPING SYSTEM MODEL: ATOMIC REQUESTS, ATOMIC TRANSACTIONS</a></li><li><a href=#mesi>MESI</a></li><li><a href=#mosi>MOSI</a></li><li><a href=#non-atomic-bus>Non-atomic bus</a></li></ol></li><li><a href=#directory-protocol>Directory Protocol</a><ol><li><a href=#avoiding-deadlocks>Avoiding Deadlocks</a></li><li><a href=#detailed-protocal-specification>Detailed Protocal Specification</a></li></ol></li><li><a href=#references>References</a></li></ol></nav></div></section></aside><main class="main full-width"><article class="has-image main-article"><header class=article-header><div class=article-image><a href=/blog/p/cache-coherence-3-coherence-protocols/><img src=/blog/cache/cache-coherence-controller.png loading=lazy alt="Featured image of post Cache Coherence (3) - Coherence Protocols"></a></div><div class=article-details><header class=article-category><a href=/blog/categories/cache/ style=background-color:#2a9d8f;color:#fff>Cache</a></header><div class=article-title-wrapper><h2 class=article-title><a href=/blog/p/cache-coherence-3-coherence-protocols/>Cache Coherence (3) - Coherence Protocols</a></h2><h3 class=article-subtitle>Cache Coherence States | Snooping Protocol | Directory Protocol | MOESI/MSI</h3></div><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Oct 09, 2024</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>7 minute read</time></div></footer></div></header><section class=article-content><h2 id=finite-state-machine>Finite State Machine</h2><p>AKA <em>coherence controller</em>.</p><p><img src=/blog/cache/cache-coherence-controller.png loading=lazy alt="Cache Coherence Controller"></p><h2 id=coherence-protocols>Coherence Protocols</h2><h3 id=specifing-protocols>Specifing Protocols</h3><ul><li><strong>State</strong>: For example, Not readable or writable (N), Read-only (RO), Read-write (RW). These is the state of the cache.</li><li><strong>Events</strong>: For example, Load, Store, Incoming Coherence request to optain read-write state.</li><li><strong>Transitions</strong>: Actions</li></ul><div class=table-wrapper><table><thead><tr><th style=text-align:left></th><th style=text-align:left>Load</th><th style=text-align:left>Store</th><th style=text-align:left>Incoming Coherence request to optain read-write state</th></tr></thead><tbody><tr><td style=text-align:left>N</td><td style=text-align:left>Issue request to get RO</td><td style=text-align:left>Issue request to get RW</td><td style=text-align:left>NA</td></tr><tr><td style=text-align:left>RO</td><td style=text-align:left>Give data</td><td style=text-align:left>Issue request to get RW</td><td style=text-align:left>NA/N</td></tr><tr><td style=text-align:left>RW</td><td style=text-align:left>Give data</td><td style=text-align:left>Write data</td><td style=text-align:left>Send <strong>Block</strong> to requestor/N</td></tr></tbody></table></div><h3 id=states>States</h3><p>Implemented ststes shoudl consider:</p><ul><li><strong>Validity</strong>: Has the up-to-date value. Can read, but can write if it is also exclusive.</li><li><strong>Dirtiness</strong>: Write to up-to-date, but not yet push to lower memory.</li><li><strong>Exclusivity</strong>: No other private cache has a copy of the block.</li><li><strong>Ownership</strong>: Owner is responsible for responding to coherence reqeust for that block.</li></ul><h4 id=moesimsi>MOESI/MSI</h4><ul><li><strong>Modified</strong>: Valid, exclusive, owned, and maybe dirty. Can read and write.</li><li><strong>Owned</strong>: Valid, and owned, and maybe dirty. Read-only. Other core also have read-only copy but not owners.</li><li><strong>Exclusive</strong>: Valid, exclusive, and clean. Read-only.</li><li><strong>Shared</strong>: Valid and clean. Read-only.</li><li><strong>Invalid</strong>: Invalid.</li></ul><p><img src=/blog/cache/MOESI-states.png loading=lazy alt="MOESI/MSI States"></p><h4 id=transiten-states>Transiten States</h4><p>States that is inbetween two states. ie., $IV^D$ (in Invalid going to Valid, waiting for DataResq).</p><h3 id=transactions>Transactions</h3><div class=table-wrapper><table><thead><tr><th style=text-align:left>Transaction</th><th style=text-align:left>Goal of Requestor</th></tr></thead><tbody><tr><td style=text-align:left>GetShared (GetS)</td><td style=text-align:left>Obtain block in Shared (read-only) state</td></tr><tr><td style=text-align:left>GetModified (GetM)</td><td style=text-align:left>Obtain block in Modified (read-write) state</td></tr><tr><td style=text-align:left>Upgrade (Upg)</td><td style=text-align:left>Upgrade block state from read-only (Shared or Owned) to read-write (Modified); Upg (unlike GetM) does not require data to be sent to requestor</td></tr><tr><td style=text-align:left>PutShared (PutS)</td><td style=text-align:left>Evict block in Shared state*</td></tr><tr><td style=text-align:left>PutExclusive (PutE)</td><td style=text-align:left>Evict block in Exclusive state*</td></tr><tr><td style=text-align:left>PutOwned (PutO)</td><td style=text-align:left>Evict block in Owned state</td></tr><tr><td style=text-align:left>PutModified (PutM)</td><td style=text-align:left>Evict block in Modified state</td></tr></tbody></table></div><p>*Some protocols do not require a coherence transaction to evict a Shared block and/or an Exclusive block (i.e., the PutS and/or PutE are &ldquo;silent&rdquo;).</p><div class=table-wrapper><table><thead><tr><th style=text-align:left>Event</th><th style=text-align:left>Response of (Typical) Cache Controller</th></tr></thead><tbody><tr><td style=text-align:left>Load</td><td style=text-align:left>If cache hit, respond with data from cache; else initiate GetS transaction</td></tr><tr><td style=text-align:left>Store</td><td style=text-align:left>If cache hit in state E or M, write data into cache; else initiate GetM or Upg transaction</td></tr><tr><td style=text-align:left>Atomic read-modify-write</td><td style=text-align:left>If cache hit in state E or M, atomically execute RMW semantics; else GetM or Upg transaction</td></tr><tr><td style=text-align:left>Instruction fetch</td><td style=text-align:left>If cache hit (in I-cache), respond with instruction from cache; else initiate GetS transaction</td></tr><tr><td style=text-align:left>Read-only prefetch</td><td style=text-align:left>If cache hit, ignore; else may optionally initiate GetS transaction*</td></tr><tr><td style=text-align:left>Read-Write prefetch</td><td style=text-align:left>If cache hit in state M, ignore; else may optionally initiate GetM or Upg transaction*</td></tr><tr><td style=text-align:left>Replacement</td><td style=text-align:left>Depending on state of block, initiate PutS, PutE, PutO, or PutM transaction</td></tr></tbody></table></div><p>*A cache controller may choose to ignore a prefetch request from the core.</p><h3 id=major-protocal-design-options>Major Protocal Design Options</h3><p>Directory vs. Snooping</p><ul><li><strong>Directory protocol</strong>: A directory is used to track the state of each block. Cache controller send request to the <em>home</em> of that block.</li><li><strong>Snooping protocol</strong>: A shared bus is used to broadcast the state of each block. Assume requests arrive in totol order.</li></ul><p>Invalidate vs. Update</p><ul><li><strong>Invalidate protocol</strong>: Write will invalidate the block, so other core cannot read.</li><li><strong>Update protocol</strong>: Write update all copies of the block.</li></ul><h2 id=snooping-protocol>Snooping Protocol</h2><p>Usually using a bus to broadcast the requests, but not necessarily has to use a bus.</p><p><img src=/blog/cache/MSI-for-cache.png loading=lazy alt="MSI: Transitions between stable states at cache controller"></p><h3 id=simple-snooping-system-model-atomic-requests-atomic-transactions>SIMPLE SNOOPING SYSTEM MODEL: ATOMIC REQUESTS, ATOMIC TRANSACTIONS</h3><p>Simple snooping for cache controller, labeled ‚Äú(A)‚Äù denotes that this transition is impossible because transactions are atomic on bus:</p><div class=table-wrapper><table><thead><tr><th rowspan=3>States</th><th colspan=3 rowspan=2>Processor Core Events</th><th colspan=7>Bus Events</th></tr><th colspan=4>Own Transaction</th><th colspan=3>Other Transaction</th></tr><tr><th>Load</th><th>Store</th><th>Replacement</th><th>Own-GetS</th><th>Own-GetM</th><th>Own-PutM</th><th>Data</th><th>Other-GetS</th><th>Other-GetM</th><th>Other-PutM</th></tr></thead><tbody><tr><td>I</td><td>Issue GetS /I<sub>S</sub><sup>D</sup></td><td>Issue GetM /I<sub>M</sub><sup>D</sup></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>I<sub>S</sub><sup>D</sup></td><td>Stall Load</td><td>Stall Store</td><td>Stall Evict</td><td></td><td></td><td></td><td>Copy data into cache, load hit /S</td><td>(A)</td><td>(A)</td><td>(A)</td></tr><tr><td>I<sub>M</sub><sup>D</sup></td><td>Stall Load</td><td>Stall Store</td><td>Stall Evict</td><td></td><td></td><td></td><td>Copy data into cache, store hit /M</td><td>(A)</td><td>(A)</td><td>(A)</td></tr><tr><td>S</td><td>Load hit</td><td>Issue GetM /S<sub>M</sub><sup>D</sup></td><td>- /I</td><td></td><td></td><td></td><td></td><td></td><td>- /I</td><td></td></tr><tr><td>S<sub>M</sub><sup>D</sup></td><td>Load hit</td><td>Stall Store</td><td>Stall Evict</td><td></td><td></td><td></td><td>Copy data into cache, store hit /M</td><td>(A)</td><td>(A)</td><td>(A)</td></tr><tr><td>M</td><td>Load hit</td><td>Store hit</td><td>Issue PutM, send Data to memory /I</td><td></td><td></td><td></td><td></td><td>Send Data to req and memory /S</td><td>Send Data to req /I</td><td></td></tr></tbody></table></div><ul><li>Atomic request: Issue request ensures that another core&rsquo;s request will not ordered ahead of its, when this cache controller seeks to upgrade permission (I->S, S->M, or I->M). Thus, controller transition immediately to state $IS^D$, $IM^D$, or $SM^D$.</li><li>Atomic transaction: No subsequent requests from a block will occur until the current transaction completes. Resquest always comes with reponse in pair.</li></ul><p>BASELINE SNOOPING SYSTEM MODEL: NON-ATOMIC REQUESTS, ATOMIC TRANSACTIONS</p><h3 id=mesi>MESI</h3><ul><li>Rely on atomic transactions.</li><li>Use <code>E</code> instead of <code>S</code>: when GetS occurs when no other cache has access to the block.</li><li>Upgrade from <code>E</code> to <code>M</code> is silent. No transactions needed. Elinimate half of the transactions.</li></ul><p><img src=/blog/cache/MESI-for-cache.png loading=lazy alt="MESI at cache controller"></p><p>Note: in the figure when it says, &ldquo;mem in I&rdquo;, it means in the lower level memory (ie,. LLC or DRAM), that cache block is in <code>I</code> which states that no private cache has a copy of that block. It does not mean the cache in the private cache is in <code>I</code> state.</p><h3 id=mosi>MOSI</h3><ul><li>Rely on atomic transactions.</li><li>Eliminate extra data to update LLC when a cache receives a GetS request in the M/E state.</li><li>Using dirty bit, eliminate unnecessary write to LLC (if block is written again before write back to LLC).</li><li>Owner is used to reduce the access latency. Without owner, even a core&rsquo;s private has a copy in <code>S</code>, it cannot forward the copy to other because no one know who is the owner. Only the defined owner can forward the copy.</li></ul><p><img src=/blog/cache/MOSI-for-cache.png loading=lazy alt="MOSI at cache controller"></p><h3 id=non-atomic-bus>Non-atomic bus</h3><ul><li>Send request without waiting for previous response.</li><li>Pipelined bus: response in same order as request.</li><li>Split transaction bus: response in random order depending on latency.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>Atomic bus:
</span></span><span class=line><span class=cl>Address Bus:  Request 1 ----------- Request 2 ------------ Request 3
</span></span><span class=line><span class=cl>Data Bus:               Response 1 ----------- Response 2 ----------- Response 3
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Pipelined (non-atomic) bus:
</span></span><span class=line><span class=cl>Address Bus:  Request 1 Request 2 Request 3
</span></span><span class=line><span class=cl>Data Bus:               Response 1 Response 2  Response 3
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Split transaction (non-atomic) bus:
</span></span><span class=line><span class=cl>Address Bus:  Request 1 Request 2 Request 3
</span></span><span class=line><span class=cl>Data Bus:               Response 2 Response 3  Response 1
</span></span></code></pre></td></tr></table></div></div><ul><li>non-atomic system model:<ul><li>can use FIFO queue to buffer messages.</li></ul></li></ul><h2 id=directory-protocol>Directory Protocol</h2><ul><li>Directory: a global view of the coherence state of each block.</li><li>Forwarding, the directory controller can forward the request to the owner of the block.</li></ul><p>A directory entry can be like (N: number of nodes):</p><div class=table-wrapper><table><thead><tr><th style=text-align:left>state</th><th style=text-align:left>owner</th><th style=text-align:left>starer list (one-host bit vector)</th></tr></thead><tbody><tr><td style=text-align:left>2-bit</td><td style=text-align:left>$Log_2(N)$-bit</td><td style=text-align:left>$N$-bit</td></tr></tbody></table></div><p><img src=/blog/cache/MSI-directory-protocal.png loading=lazy alt="MSI Directory Protocal"></p><h3 id=avoiding-deadlocks>Avoiding Deadlocks</h3><ul><li>Deadlock: Event <code>A</code> causes event <code>B</code> and both require resource allocation. Deadlock can occur when the resources are both not available until one of the event completes. For example, <code>GetS</code> can causes <code>Fwd-GetS</code> which uses the same resources.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>    Full
</span></span><span class=line><span class=cl>    | Queue | ------&gt; C1 -----&gt;
</span></span><span class=line><span class=cl>       ^                       |
</span></span><span class=line><span class=cl>       |                       |
</span></span><span class=line><span class=cl>       |                       |
</span></span><span class=line><span class=cl>       |                       |
</span></span><span class=line><span class=cl>       -----C2&lt;--------------| Queue |
</span></span><span class=line><span class=cl>                                Full
</span></span></code></pre></td></tr></table></div></div><p>To avoid deadlock, we can use different netwroks for different calss of messages. This avoid dependence between different messages. ie,. response and request.</p><h3 id=detailed-protocal-specification>Detailed Protocal Specification</h3><p>MSI Directory Protocol - directory controller</p><div class=table-wrapper><table><thead><tr><th style=text-align:left></th><th style=text-align:left>GetS</th><th style=text-align:left>GetM</th><th style=text-align:left>PutS-NotLast</th><th style=text-align:left>PutS-Last</th><th style=text-align:left>Put M+data from Owner</th><th style=text-align:left>PutM+data from Non-Owner</th><th style=text-align:left>Data</th></tr></thead><tbody><tr><td style=text-align:left>I</td><td style=text-align:left>Send data to Req, add Req to Sharers/S</td><td style=text-align:left>Send data to Req, set Owner to Req/M</td><td style=text-align:left>Send Put-Ack to Req</td><td style=text-align:left>Send Put-Ack to Req</td><td style=text-align:left></td><td style=text-align:left>Send Put-Ack to Req</td><td style=text-align:left></td></tr><tr><td style=text-align:left>S</td><td style=text-align:left>Send data to Req, add Req to Sharers</td><td style=text-align:left>Send data to Req, send Inv to Sharers, clear Sharers, set Owner to Req/M</td><td style=text-align:left>Remove Req from Sharers, sent Put-Ack to Req</td><td style=text-align:left>Remove Req from Sharers, send Put-Ack to Req/I</td><td style=text-align:left></td><td style=text-align:left>Remove Req from Sharers, send Put-Ack to Req</td><td style=text-align:left></td></tr><tr><td style=text-align:left>M</td><td style=text-align:left>Send Fwd-GetS to Owner, add Req and Owner to Sharers, clear Owner/S<sup>D</sup></td><td style=text-align:left>Send Fwd-GetM to Owner, set Owner to Req</td><td style=text-align:left>Send Put-Ack to Req</td><td style=text-align:left>Send Put-Ack to Req</td><td style=text-align:left>Copy data to memory, clear Owner, send Put-Ack to Req/I</td><td style=text-align:left>Send Put-Ack to Req</td><td style=text-align:left></td></tr><tr><td style=text-align:left>S<sup>D</sup></td><td style=text-align:left>Stall</td><td style=text-align:left>Stall</td><td style=text-align:left>Remove Req from Sharers, send Put-Ack to Req</td><td style=text-align:left>Remove Req from Sharers, send Put-Ack to Req</td><td style=text-align:left></td><td style=text-align:left>Remove Req from Sharers, send Put-Ack to Req</td><td style=text-align:left>Copy data to memory/S</td></tr></tbody></table></div><h2 id=references>References</h2><p>Sorin, D. J., Hill, M. D., Wood, D. A., & Nagarajan, V. (2020). <em>A primer on memory consistency and cache coherence</em> (2nd ed., pp. 91-191). Springer Nature. <a class=link href=https://doi.org/10.1007/978-3-031-01764-3 target=_blank rel=noopener>https://doi.org/10.1007/978-3-031-01764-3</a></p></section><footer class=article-footer><section class=article-tags><a href=/blog/tags/cache-coherence/>Cache Coherence</a>
<a href=/blog/tags/cache/>Cache</a>
<a href=/blog/tags/computer-architecture/>Computer Architecture</a></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section><section class=article-lastmod><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<span>Last updated on Oct 09, 2024 14:00 UTC</span></section></footer><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css integrity=sha384-n8MVd4RsNIU0tAv4ct0nTaAbDJwPJzDEaqSD1odI+WdtXRGWt2kTvGFasHpSy3SV crossorigin=anonymous><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js integrity=sha384-XjKyOOlGwcjNTAIQHIpgOno0Hl1YQqzUOEleOLALmuqehneUG+vnGctmUb0ZY0l8 crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js integrity=sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05 crossorigin=anonymous defer></script><script>window.addEventListener("DOMContentLoaded",()=>{renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}],ignoredClasses:["gist"]})})</script></article><aside class=related-content--wrapper><h2 class=section-title>Related content</h2><div class=related-content><div class="flex article-list--tile"><article class=has-image><a href=/blog/p/cache-coherence-1-introduction/><div class=article-image><img src=/blog/cache/pipeline-coherence-interface.png loading=lazy data-key data-hash=/blog/cache/pipeline-coherence-interface.png></div><div class=article-details><h2 class=article-title>Cache Coherence (1) - Introduction</h2></div></a></article><article class=has-image><a href=/blog/p/cache-coherence-2-memory-consistency/><div class=article-image><img src=/blog/cache/sequential-consistency.png loading=lazy data-key data-hash=/blog/cache/sequential-consistency.png></div><div class=article-details><h2 class=article-title>Cache Coherence (2) - Memory Consistency</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//isa-lai-blog.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{typeof DISQUS=="object"&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><section class=copyright>&copy;
2024 Isa Lai | Blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.27.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a></section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/blog/ts/main.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>