[verilog]
include_paths = [
    "**"
]

[diagnostics]
missing_parameters = true
