--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock main_clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
pwm_ena        |    3.166(R)|      SLOW  |   -1.001(R)|      SLOW  |main_clk_BUFGP    |   0.000|
pwm_reset_n    |    3.541(R)|      SLOW  |   -0.485(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_reset_n   |    2.423(R)|      SLOW  |    0.088(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_rx        |    1.866(R)|      SLOW  |    0.515(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<0>|    1.469(R)|      SLOW  |   -0.445(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<1>|    1.486(R)|      SLOW  |   -0.131(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<2>|    1.345(R)|      SLOW  |   -0.086(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<3>|    1.470(R)|      SLOW  |   -0.341(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<4>|    0.552(R)|      SLOW  |    0.432(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<5>|    0.598(R)|      SLOW  |    0.492(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<6>|    0.935(R)|      SLOW  |    0.067(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_data<7>|    1.370(R)|      SLOW  |   -0.041(R)|      SLOW  |main_clk_BUFGP    |   0.000|
uart_tx_ena    |    1.572(R)|      SLOW  |    0.194(R)|      SLOW  |main_clk_BUFGP    |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock main_clk to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
pwm_pwm_n_out<0>|         8.464(R)|      SLOW  |         4.491(R)|      FAST  |main_clk_BUFGP    |   0.000|
pwm_pwm_out<0>  |         7.810(R)|      SLOW  |         4.154(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_rx_busy    |         6.931(R)|      SLOW  |         3.511(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_rx_error   |         7.955(R)|      SLOW  |         4.231(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_tx         |         7.532(R)|      SLOW  |         3.892(R)|      FAST  |main_clk_BUFGP    |   0.000|
uart_tx_busy    |         7.467(R)|      SLOW  |         3.893(R)|      FAST  |main_clk_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock main_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    7.353|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 24 19:33:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



