0.6
2019.2
Nov  6 2019
21:57:16
E:/WorkStation/Digital IC/src/final/hdl/carry_lookahead_adder_8bit/carry_lookahead_adder_8bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/WorkStation/Digital IC/src/final/hdl/src/CLA8.v,1701933497,verilog,,E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb2.v,,CLA8,,,,,,,,
E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb2.v,1701933508,verilog,,,,test,,,,,,,,
