

================================================================
== Vitis HLS Report for 'feedforward'
================================================================
* Date:           Mon Jan 31 15:29:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        neural_network_hls_ar
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.495 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      580|      580|  5.800 us|  5.800 us|  581|  581|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                      |       16|       16|         1|          1|          1|    16|       yes|
        |- Loop 2                      |       16|       16|         1|          1|          1|    16|       yes|
        |- loop_input_1                |      181|      181|        22|         16|         10|    11|       yes|
        |- loop_activation_function_1  |      160|      160|        10|         10|         10|    16|       yes|
        |- loop_input_2                |      160|      160|        11|         10|         10|    16|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    213|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   65|    3626|   8050|    -|
|Memory           |        0|    -|     704|    128|    -|
|Multiplexer      |        -|    -|       -|   1016|    -|
|Register         |        -|    -|    2115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   65|    6445|   9407|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   29|       6|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CTRL_BUS_s_axi_U                    |CTRL_BUS_s_axi                  |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U3   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U5   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U23     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U22   |fdiv_32ns_32ns_32_16_no_dsp_1   |        0|   0|    0|    0|    0|
    |fexp_32ns_32ns_32_9_full_dsp_1_U24  |fexp_32ns_32ns_32_9_full_dsp_1  |        0|   7|  277|  924|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  65| 3626| 8050|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |b1_U      |b1      |        0|  32|   8|    0|    16|   32|     1|          512|
    |l1y_U     |l1y     |        0|  64|   8|    0|    16|   32|     1|          512|
    |w1_0_U    |w1_0    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_1_U    |w1_1    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_10_U   |w1_10   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_11_U   |w1_11   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_12_U   |w1_12   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_13_U   |w1_13   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_14_U   |w1_14   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_15_U   |w1_15   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_2_U    |w1_2    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_3_U    |w1_3    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_4_U    |w1_4    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_5_U    |w1_5    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_6_U    |w1_6    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_7_U    |w1_7    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_8_U    |w1_8    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_9_U    |w1_9    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w2_0_U    |w2_0    |        0|  32|   8|    0|    16|   32|     1|          512|
    |wy_sum_U  |wy_sum  |        0|  64|   8|    0|    16|   32|     1|          512|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |        |        0| 704| 128|    0|   240|  640|    20|         7680|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_841_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln33_fu_893_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln39_fu_965_p2     |         +|   0|  0|  13|           5|           1|
    |empty_12_fu_807_p2     |         +|   0|  0|  13|           5|           1|
    |empty_15_fu_824_p2     |         +|   0|  0|  13|           5|           1|
    |and_ln9_fu_947_p2      |       and|   0|  0|   2|           1|           1|
    |exitcond188_fu_830_p2  |      icmp|   0|  0|  10|           5|           6|
    |exitcond199_fu_813_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln26_fu_847_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln33_fu_899_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln39_fu_971_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln9_1_fu_935_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln9_fu_929_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln9_fu_941_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln9_fu_953_p3   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp2          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4          |       xor|   0|  0|   2|           1|           2|
    |xor_ln13_fu_987_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 213|         116|          76|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  417|         82|    1|         82|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_624_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_602_p4    |    9|          2|    4|          8|
    |empty_14_reg_587              |    9|          2|    5|         10|
    |empty_20_reg_631              |    9|          2|   32|         64|
    |empty_reg_576                 |    9|          2|    5|         10|
    |grp_fu_641_p0                 |   53|         10|   32|        320|
    |grp_fu_641_p1                 |   59|         11|   32|        352|
    |grp_fu_645_p0                 |   37|          7|   32|        224|
    |grp_fu_645_p1                 |   37|          7|   32|        224|
    |grp_fu_664_p0                 |   14|          3|   32|         96|
    |grp_fu_664_p1                 |   14|          3|   32|         96|
    |i_1_reg_620                   |    9|          2|    5|         10|
    |i_reg_598                     |    9|          2|    4|          8|
    |l1y_address0                  |   20|          4|    4|         16|
    |l1y_d0                        |   14|          3|   32|         96|
    |o_reg_609                     |    9|          2|    5|         10|
    |reg_743                       |    9|          2|   32|         64|
    |reg_750                       |    9|          2|   32|         64|
    |wy_sum_address0               |   65|         14|    4|         56|
    |wy_sum_address1               |   65|         14|    4|         56|
    |wy_sum_d0                     |   42|          8|   32|        256|
    |wy_sum_d1                     |   48|          9|   32|        288|
    |y_Addr_A_orig                 |   14|          3|   32|         96|
    |y_WEN_A                       |    9|          2|    4|          8|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1016|        204|  468|       2528|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_12_reg_1419                   |  32|   0|   32|          0|
    |add_13_reg_1424                   |  32|   0|   32|          0|
    |add_14_reg_1429                   |  32|   0|   32|          0|
    |add_ln26_reg_1105                 |   4|   0|    4|          0|
    |add_ln33_reg_1439                 |   5|   0|    5|          0|
    |add_ln39_reg_1482                 |   5|   0|    5|          0|
    |add_s_reg_1434                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  81|   0|   81|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |   1|   0|    1|          0|
    |b1_load_reg_1462                  |  32|   0|   32|          0|
    |div_i_reg_1526                    |  32|   0|   32|          0|
    |empty_14_reg_587                  |   5|   0|    5|          0|
    |empty_20_reg_631                  |  32|   0|   32|          0|
    |empty_reg_576                     |   5|   0|    5|          0|
    |i_1_reg_620                       |   5|   0|    5|          0|
    |i_reg_598                         |   4|   0|    4|          0|
    |icmp_ln26_reg_1110                |   1|   0|    1|          0|
    |icmp_ln26_reg_1110_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_1487                |   1|   0|    1|          0|
    |l1y_load_reg_1506                 |  32|   0|   32|          0|
    |mul_10_reg_1359                   |  32|   0|   32|          0|
    |mul_11_reg_1364                   |  32|   0|   32|          0|
    |mul_12_reg_1369                   |  32|   0|   32|          0|
    |mul_13_reg_1374                   |  32|   0|   32|          0|
    |mul_14_reg_1379                   |  32|   0|   32|          0|
    |mul_1_reg_1309                    |  32|   0|   32|          0|
    |mul_2_reg_1314                    |  32|   0|   32|          0|
    |mul_3_reg_1319                    |  32|   0|   32|          0|
    |mul_4_reg_1324                    |  32|   0|   32|          0|
    |mul_5_reg_1329                    |  32|   0|   32|          0|
    |mul_6_reg_1334                    |  32|   0|   32|          0|
    |mul_7_reg_1339                    |  32|   0|   32|          0|
    |mul_8_reg_1344                    |  32|   0|   32|          0|
    |mul_9_reg_1349                    |  32|   0|   32|          0|
    |mul_s_reg_1354                    |  32|   0|   32|          0|
    |o_reg_609                         |   5|   0|    5|          0|
    |reg_743                           |  32|   0|   32|          0|
    |reg_750                           |  32|   0|   32|          0|
    |reg_757                           |  32|   0|   32|          0|
    |reg_763                           |  32|   0|   32|          0|
    |reg_769                           |  32|   0|   32|          0|
    |reg_774                           |  32|   0|   32|          0|
    |reg_783                           |  32|   0|   32|          0|
    |reg_789                           |  32|   0|   32|          0|
    |reg_795                           |  32|   0|   32|          0|
    |reg_801                           |  32|   0|   32|          0|
    |select_ln9_reg_1467               |  32|   0|   32|          0|
    |tmp_reg_1521                      |  32|   0|   32|          0|
    |w1_0_load_reg_1204                |  32|   0|   32|          0|
    |w1_10_load_reg_1254               |  32|   0|   32|          0|
    |w1_11_load_reg_1259               |  32|   0|   32|          0|
    |w1_12_load_reg_1264               |  32|   0|   32|          0|
    |w1_13_load_reg_1269               |  32|   0|   32|          0|
    |w1_14_load_reg_1274               |  32|   0|   32|          0|
    |w1_15_load_reg_1279               |  32|   0|   32|          0|
    |w1_1_load_reg_1209                |  32|   0|   32|          0|
    |w1_2_load_reg_1214                |  32|   0|   32|          0|
    |w1_3_load_reg_1219                |  32|   0|   32|          0|
    |w1_4_load_reg_1224                |  32|   0|   32|          0|
    |w1_5_load_reg_1229                |  32|   0|   32|          0|
    |w1_6_load_reg_1234                |  32|   0|   32|          0|
    |w1_7_load_reg_1239                |  32|   0|   32|          0|
    |w1_8_load_reg_1244                |  32|   0|   32|          0|
    |w1_9_load_reg_1249                |  32|   0|   32|          0|
    |w2_0_load_reg_1501                |  32|   0|   32|          0|
    |wy_sum_load_12_reg_1304           |  32|   0|   32|          0|
    |wy_sum_load_2_reg_1384            |  32|   0|   32|          0|
    |wy_sum_load_3_reg_1389            |  32|   0|   32|          0|
    |wy_sum_load_4_reg_1394            |  32|   0|   32|          0|
    |wy_sum_load_5_reg_1399            |  32|   0|   32|          0|
    |wy_sum_load_6_reg_1404            |  32|   0|   32|          0|
    |wy_sum_load_7_reg_1409            |  32|   0|   32|          0|
    |wy_sum_load_8_reg_1414            |  32|   0|   32|          0|
    |x_load_reg_1199                   |  32|   0|   32|          0|
    |xor_ln13_reg_1511                 |  32|   0|   32|          0|
    |zext_ln33_reg_1447                |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2115|   0| 2174|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR   |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR   |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|      CTRL_BUS|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|   feedforward|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|   feedforward|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|   feedforward|  return value|
|x_Addr_A                |  out|   32|        bram|             x|         array|
|x_EN_A                  |  out|    1|        bram|             x|         array|
|x_WEN_A                 |  out|    4|        bram|             x|         array|
|x_Din_A                 |  out|   32|        bram|             x|         array|
|x_Dout_A                |   in|   32|        bram|             x|         array|
|x_Clk_A                 |  out|    1|        bram|             x|         array|
|x_Rst_A                 |  out|    1|        bram|             x|         array|
|y_Addr_A                |  out|   32|        bram|             y|         array|
|y_EN_A                  |  out|    1|        bram|             y|         array|
|y_WEN_A                 |  out|    4|        bram|             y|         array|
|y_Din_A                 |  out|   32|        bram|             y|         array|
|y_Dout_A                |   in|   32|        bram|             y|         array|
|y_Clk_A                 |  out|    1|        bram|             y|         array|
|y_Rst_A                 |  out|    1|        bram|             y|         array|
+------------------------+-----+-----+------------+--------------+--------------+

