

================================================================
== Vitis HLS Report for 'seq_align_multiple'
================================================================
* Date:           Sun Apr 16 22:11:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  6.044 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1082352|  1082352|  6.542 ms|  6.542 ms|  1082353|  1082353|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+---------+---------+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+---------+---------+---------+
        |grp_seq_align_fu_126  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_134  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_142  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_150  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_158  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_166  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_174  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        |grp_seq_align_fu_182  |seq_align  |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
        +----------------------+-----------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |      272|     -|    50888|  159608|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      14|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |      272|     0|    50898|  159624|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       26|     0|        8|      53|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       13|     0|        4|      26|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+------+-------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------+-----------+---------+----+------+-------+-----+
    |grp_seq_align_fu_126  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_134  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_142  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_150  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_158  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_166  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_174  |seq_align  |       34|   0|  6361|  19951|    0|
    |grp_seq_align_fu_182  |seq_align  |       34|   0|  6361|  19951|    0|
    +----------------------+-----------+---------+----+------+-------+-----+
    |Total                 |           |      272|   0| 50888| 159608|    0|
    +----------------------+-----------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |grp_seq_align_fu_126_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_134_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_142_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_150_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_158_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_166_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_174_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_fu_182_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 10|   0|   10|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  seq_align_multiple|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  seq_align_multiple|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  seq_align_multiple|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  seq_align_multiple|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  seq_align_multiple|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  seq_align_multiple|  return value|
|chunk1_address0    |  out|   10|   ap_memory|              chunk1|         array|
|chunk1_ce0         |  out|    1|   ap_memory|              chunk1|         array|
|chunk1_q0          |   in|    2|   ap_memory|              chunk1|         array|
|chunk2_address0    |  out|   10|   ap_memory|              chunk2|         array|
|chunk2_ce0         |  out|    1|   ap_memory|              chunk2|         array|
|chunk2_q0          |   in|    2|   ap_memory|              chunk2|         array|
|chunk3_address0    |  out|   10|   ap_memory|              chunk3|         array|
|chunk3_ce0         |  out|    1|   ap_memory|              chunk3|         array|
|chunk3_q0          |   in|    2|   ap_memory|              chunk3|         array|
|chunk4_address0    |  out|   10|   ap_memory|              chunk4|         array|
|chunk4_ce0         |  out|    1|   ap_memory|              chunk4|         array|
|chunk4_q0          |   in|    2|   ap_memory|              chunk4|         array|
|chunk5_address0    |  out|   10|   ap_memory|              chunk5|         array|
|chunk5_ce0         |  out|    1|   ap_memory|              chunk5|         array|
|chunk5_q0          |   in|    2|   ap_memory|              chunk5|         array|
|chunk6_address0    |  out|   10|   ap_memory|              chunk6|         array|
|chunk6_ce0         |  out|    1|   ap_memory|              chunk6|         array|
|chunk6_q0          |   in|    2|   ap_memory|              chunk6|         array|
|chunk7_address0    |  out|   10|   ap_memory|              chunk7|         array|
|chunk7_ce0         |  out|    1|   ap_memory|              chunk7|         array|
|chunk7_q0          |   in|    2|   ap_memory|              chunk7|         array|
|chunk8_address0    |  out|   10|   ap_memory|              chunk8|         array|
|chunk8_ce0         |  out|    1|   ap_memory|              chunk8|         array|
|chunk8_q0          |   in|    2|   ap_memory|              chunk8|         array|
|ref1_address0      |  out|   10|   ap_memory|                ref1|         array|
|ref1_ce0           |  out|    1|   ap_memory|                ref1|         array|
|ref1_q0            |   in|    2|   ap_memory|                ref1|         array|
|ref2_address0      |  out|   10|   ap_memory|                ref2|         array|
|ref2_ce0           |  out|    1|   ap_memory|                ref2|         array|
|ref2_q0            |   in|    2|   ap_memory|                ref2|         array|
|ref3_address0      |  out|   10|   ap_memory|                ref3|         array|
|ref3_ce0           |  out|    1|   ap_memory|                ref3|         array|
|ref3_q0            |   in|    2|   ap_memory|                ref3|         array|
|ref4_address0      |  out|   10|   ap_memory|                ref4|         array|
|ref4_ce0           |  out|    1|   ap_memory|                ref4|         array|
|ref4_q0            |   in|    2|   ap_memory|                ref4|         array|
|ref5_address0      |  out|   10|   ap_memory|                ref5|         array|
|ref5_ce0           |  out|    1|   ap_memory|                ref5|         array|
|ref5_q0            |   in|    2|   ap_memory|                ref5|         array|
|ref6_address0      |  out|   10|   ap_memory|                ref6|         array|
|ref6_ce0           |  out|    1|   ap_memory|                ref6|         array|
|ref6_q0            |   in|    2|   ap_memory|                ref6|         array|
|ref7_address0      |  out|   10|   ap_memory|                ref7|         array|
|ref7_ce0           |  out|    1|   ap_memory|                ref7|         array|
|ref7_q0            |   in|    2|   ap_memory|                ref7|         array|
|ref8_address0      |  out|   10|   ap_memory|                ref8|         array|
|ref8_ce0           |  out|    1|   ap_memory|                ref8|         array|
|ref8_q0            |   in|    2|   ap_memory|                ref8|         array|
|dummy1_out         |  out|   10|      ap_vld|          dummy1_out|       pointer|
|dummy1_out_ap_vld  |  out|    1|      ap_vld|          dummy1_out|       pointer|
|dummy2_out         |  out|   10|      ap_vld|          dummy2_out|       pointer|
|dummy2_out_ap_vld  |  out|    1|      ap_vld|          dummy2_out|       pointer|
|dummy3_out         |  out|   10|      ap_vld|          dummy3_out|       pointer|
|dummy3_out_ap_vld  |  out|    1|      ap_vld|          dummy3_out|       pointer|
|dummy4_out         |  out|   10|      ap_vld|          dummy4_out|       pointer|
|dummy4_out_ap_vld  |  out|    1|      ap_vld|          dummy4_out|       pointer|
|dummy5_out         |  out|   10|      ap_vld|          dummy5_out|       pointer|
|dummy5_out_ap_vld  |  out|    1|      ap_vld|          dummy5_out|       pointer|
|dummy6_out         |  out|   10|      ap_vld|          dummy6_out|       pointer|
|dummy6_out_ap_vld  |  out|    1|      ap_vld|          dummy6_out|       pointer|
|dummy7_out         |  out|   10|      ap_vld|          dummy7_out|       pointer|
|dummy7_out_ap_vld  |  out|    1|      ap_vld|          dummy7_out|       pointer|
|dummy8_out         |  out|   10|      ap_vld|          dummy8_out|       pointer|
|dummy8_out_ap_vld  |  out|    1|      ap_vld|          dummy8_out|       pointer|
+-------------------+-----+-----+------------+--------------------+--------------+

