Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:20:34 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div3_timing_summary_routed.rpt -pb operator_float_div3_timing_summary_routed.pb -rpx operator_float_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.965        0.000                      0                   63        0.163        0.000                      0                   63        4.600        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.965        0.000                      0                   63        0.163        0.000                      0                   63        4.600        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.639ns (15.745%)  route 3.420ns (84.255%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.472     2.825    ap_return[11]_INST_0_i_1_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.878 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.452     3.330    ap_return[7]_INST_0_i_1_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I0_O)        0.053     3.383 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.568     3.951    ap_return[3]_INST_0_i_2_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I2_O)        0.053     4.004 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.660     4.665    ap_return[2]
    SLICE_X14Y121        LUT3 (Prop_lut3_I2_O)        0.066     4.731 r  p_Repl2_s_reg_96[2]_i_1/O
                         net (fo=1, routed)           0.000     4.731    p_Repl2_s_reg_96[2]_i_1_n_0
    SLICE_X14Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X14Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y121        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_96_reg[2]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.626ns (16.140%)  route 3.252ns (83.860%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.548     2.901    ap_return[11]_INST_0_i_1_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.954 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.623     3.576    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.053     3.629 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.567     4.197    ap_return[3]_INST_0_i_1_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I4_O)        0.053     4.250 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     4.497    ap_return[0]_INST_0_i_1_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I5_O)        0.053     4.550 r  p_Repl2_s_reg_96[0]_i_1/O
                         net (fo=1, routed)           0.000     4.550    p_Repl2_s_reg_96[0]_i_1_n_0
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y118        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_96_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.638ns (17.164%)  route 3.079ns (82.836%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.548     2.901    ap_return[11]_INST_0_i_1_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.954 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.623     3.576    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.053     3.629 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.323     3.952    ap_return[3]_INST_0_i_1_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I4_O)        0.053     4.005 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.319     4.324    ap_return[3]
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.065     4.389 r  p_Repl2_s_reg_96[3]_i_1/O
                         net (fo=1, routed)           0.000     4.389    p_Repl2_s_reg_96[3]_i_1_n_0
    SLICE_X14Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X14Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y120        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_96_reg[3]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.626ns (17.198%)  route 3.014ns (82.802%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.472     2.825    ap_return[11]_INST_0_i_1_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.878 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.452     3.330    ap_return[7]_INST_0_i_1_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I0_O)        0.053     3.383 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.578     3.961    ap_return[3]_INST_0_i_2_n_0
    SLICE_X14Y118        LUT5 (Prop_lut5_I4_O)        0.053     4.014 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.245     4.259    ap_return[1]_INST_0_i_1_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I5_O)        0.053     4.312 r  p_Repl2_s_reg_96[1]_i_1/O
                         net (fo=1, routed)           0.000     4.312    p_Repl2_s_reg_96[1]_i_1_n_0
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y118        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_96_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.573ns (16.230%)  route 2.957ns (83.770%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.548     2.901    ap_return[11]_INST_0_i_1_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.954 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.581     3.535    ap_return[7]_INST_0_i_2_n_0
    SLICE_X14Y120        LUT5 (Prop_lut5_I3_O)        0.053     3.588 r  ap_return[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.562     4.149    ap_return[5]_INST_0_i_1_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.053     4.202 r  p_Repl2_s_reg_96[5]_i_1/O
                         net (fo=1, routed)           0.000     4.202    p_Repl2_s_reg_96[5]_i_1_n_0
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_96_reg[5]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.573ns (17.001%)  route 2.797ns (82.999%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.472     2.825    ap_return[11]_INST_0_i_1_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.878 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.466    ap_return[7]_INST_0_i_1_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.053     3.519 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.470     3.989    ap_return[4]_INST_0_i_1_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I3_O)        0.053     4.042 r  p_Repl2_s_reg_96[4]_i_1/O
                         net (fo=1, routed)           0.000     4.042    p_Repl2_s_reg_96[4]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X14Y119        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X14Y119        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_96_reg[4]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.520ns (15.867%)  route 2.757ns (84.133%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.797     3.150    ap_return[11]_INST_0_i_1_n_0
    SLICE_X18Y120        LUT6 (Prop_lut6_I5_O)        0.053     3.203 r  ap_return[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.694     3.896    ap_return[8]_INST_0_i_1_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I3_O)        0.053     3.949 r  p_Repl2_s_reg_96[8]_i_1/O
                         net (fo=1, routed)           0.000     3.949    p_Repl2_s_reg_96[8]_i_1_n_0
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y121        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_96_reg[8]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.576ns (18.050%)  route 2.615ns (81.950%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.548     2.901    ap_return[11]_INST_0_i_1_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.954 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.362     3.315    ap_return[7]_INST_0_i_2_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.053     3.368 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.439     3.807    ap_return[7]
    SLICE_X13Y120        LUT3 (Prop_lut3_I2_O)        0.056     3.863 r  p_Repl2_s_reg_96[7]_i_1/O
                         net (fo=1, routed)           0.000     3.863    p_Repl2_s_reg_96[7]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X13Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[7]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_96_reg[7]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.576ns (18.834%)  route 2.482ns (81.166%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.572     2.299    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.352 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.548     2.901    ap_return[11]_INST_0_i_1_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.954 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.358     3.311    ap_return[7]_INST_0_i_2_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I3_O)        0.053     3.364 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.310     3.674    ap_return[6]
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.056     3.730 r  p_Repl2_s_reg_96[6]_i_1/O
                         net (fo=1, routed)           0.000     3.730    p_Repl2_s_reg_96[6]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X12Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[6]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X12Y120        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_96_reg[6]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 agg_result_V_i2_i1_reg_6195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.520ns (19.703%)  route 2.119ns (80.297%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.672     0.672    ap_clk
    SLICE_X14Y124        FDRE                                         r  agg_result_V_i2_i1_reg_6195_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i2_i1_reg_6195_reg[0]/Q
                         net (fo=6, routed)           0.694     1.674    agg_result_V_i2_i1_reg_6195
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.053     1.727 r  ap_return[15]_INST_0_i_2/O
                         net (fo=6, routed)           0.430     2.157    ap_return[15]_INST_0_i_2_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.210 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.676     2.886    ap_return[11]_INST_0_i_2_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I3_O)        0.053     2.939 r  ap_return[10]_INST_0/O
                         net (fo=1, routed)           0.319     3.258    ap_return[10]
    SLICE_X16Y120        LUT3 (Prop_lut3_I2_O)        0.053     3.311 r  p_Repl2_s_reg_96[10]_i_1/O
                         net (fo=1, routed)           0.000     3.311    p_Repl2_s_reg_96[10]_i_1_n_0
    SLICE_X16Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.638    10.638    ap_clk
    SLICE_X16Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[10]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y120        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_96_reg[10]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  7.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.165%)  route 0.119ns (44.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[8]/Q
                         net (fo=2, routed)           0.119     0.520    p_Repl2_s_reg_96[8]
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.028     0.548 r  p_Repl2_s_reg_96[8]_i_1/O
                         net (fo=1, routed)           0.000     0.548    p_Repl2_s_reg_96[8]_i_1_n_0
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[5]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_96[5]
    SLICE_X17Y120        LUT6 (Prop_lut6_I0_O)        0.028     0.527 r  p_Repl2_s_reg_96[5]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_96[5]_i_1_n_0
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y120        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.411%)  route 0.149ns (50.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X16Y122        FDRE                                         r  p_Repl2_s_reg_96_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[16]/Q
                         net (fo=2, routed)           0.149     0.551    p_Repl2_s_reg_96[16]
    SLICE_X16Y122        LUT6 (Prop_lut6_I0_O)        0.028     0.579 r  p_Repl2_s_reg_96[16]_i_1/O
                         net (fo=1, routed)           0.000     0.579    p_Repl2_s_reg_96[16]_i_1_n_0
    SLICE_X16Y122        FDRE                                         r  p_Repl2_s_reg_96_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X16Y122        FDRE                                         r  p_Repl2_s_reg_96_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y122        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[12]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_96[12]
    SLICE_X17Y120        LUT6 (Prop_lut6_I0_O)        0.028     0.552 r  p_Repl2_s_reg_96[12]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_96[12]_i_1_n_0
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y120        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[1]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_96[1]
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.028     0.552 r  p_Repl2_s_reg_96[1]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_96[1]_i_1_n_0
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_96_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y118        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X17Y122        FDRE                                         r  p_Repl2_s_reg_96_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_96_reg[20]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_96[20]
    SLICE_X17Y122        LUT6 (Prop_lut6_I0_O)        0.028     0.552 r  p_Repl2_s_reg_96[20]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_96[20]_i_1_n_0
    SLICE_X17Y122        FDRE                                         r  p_Repl2_s_reg_96_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X17Y122        FDRE                                         r  p_Repl2_s_reg_96_reg[20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_96_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[13]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_96[13]
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.028     0.580 r  p_Repl2_s_reg_96[13]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_96[13]_i_1_n_0
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X18Y121        FDRE                                         r  p_Repl2_s_reg_96_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X14Y119        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[4]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_96[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I0_O)        0.028     0.580 r  p_Repl2_s_reg_96[4]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_96[4]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X14Y119        FDRE                                         r  p_Repl2_s_reg_96_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_96_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_96_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X18Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_96_reg[9]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_96[9]
    SLICE_X18Y120        LUT6 (Prop_lut6_I0_O)        0.028     0.580 r  p_Repl2_s_reg_96[9]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_96[9]_i_1_n_0
    SLICE_X18Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X18Y120        FDRE                                         r  p_Repl2_s_reg_96_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y120        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_96_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.145ns (47.265%)  route 0.162ns (52.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.283     0.283    ap_clk
    SLICE_X18Y119        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.162     0.563    ap_CS_fsm_reg_n_0_[0]
    SLICE_X18Y119        LUT4 (Prop_lut4_I1_O)        0.027     0.590 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.590    ap_CS_fsm[1]_i_1_n_0
    SLICE_X18Y119        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62, unset)           0.298     0.298    ap_clk
    SLICE_X18Y119        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y119        FDRE (Hold_fdre_C_D)         0.096     0.394    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X18Y119  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y122  p_Repl2_1_reg_6177_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y120  p_Repl2_1_reg_6177_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y122  p_Repl2_9_reg_6163_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y120  p_Repl2_s_reg_96_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y121  p_Repl2_s_reg_96_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y120  p_Repl2_s_reg_96_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y120  p_Repl2_s_reg_96_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X13Y120  p_Repl2_s_reg_96_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y123  p_Result_1_reg_6182_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X18Y119  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y122  p_Repl2_1_reg_6177_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y120  p_Repl2_1_reg_6177_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y122  p_Repl2_9_reg_6163_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y120  p_Repl2_s_reg_96_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y121  p_Repl2_s_reg_96_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y120  p_Repl2_s_reg_96_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y120  p_Repl2_s_reg_96_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y120  p_Repl2_s_reg_96_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y123  p_Result_1_reg_6182_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y124  agg_result_V_i2_i1_reg_6195_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y124  agg_result_V_i_i1_reg_6190_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y119  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y119  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y122  p_Repl2_1_reg_6177_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y122  p_Repl2_1_reg_6177_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X21Y122  p_Repl2_1_reg_6177_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y120  p_Repl2_1_reg_6177_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y122  p_Repl2_1_reg_6177_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y120  p_Repl2_1_reg_6177_reg[5]/C



