design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register,register,register_flow,flow completed,0h8m54s0ms,0h6m51s0ms,92484.2306853304,0.1247780288,46242.1153426652,51.73,-1,935.31,4536,0,0,0,0,0,0,0,24,12,0,-1,-1,336684,53676,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,237220254.0,0.0,60.36,67.96,48.29,49.39,-1,2083,3273,42,1170,0,0,0,3192,2,64,2,2,73,0,0,1984,1075,1153,8,3961,1625,154,2388,5770,13898,112653.04320000001,-1,-1,-1,0.00285,0.00127,4.06e-08,-1,-1,-1,18.09,30.0,33.333333333333336,30.0,1,50,153.18,153.6,0.3,1,0.6,0,sky130_fd_sc_hd,10,AREA 0
