// Seed: 408808676
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri id_2,
    input uwire id_3,
    input wire id_4
    , id_24,
    input uwire id_5,
    input wor id_6
    , id_25,
    output uwire id_7,
    output tri0 id_8,
    output tri id_9,
    input tri1 id_10,
    input wire id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input wire id_17,
    input wor id_18,
    output supply0 id_19,
    output tri0 id_20,
    input supply0 id_21,
    output wor id_22
);
  wire id_26;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12,
    output tri id_13
);
  assign id_5 = "" ? 1 : id_3;
  module_0(
      id_8,
      id_12,
      id_6,
      id_9,
      id_9,
      id_9,
      id_11,
      id_13,
      id_12,
      id_6,
      id_10,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_11,
      id_3,
      id_4,
      id_12,
      id_13,
      id_8,
      id_6
  );
  assign id_13 = id_4;
  assign id_13 = id_4;
  wire id_15;
endmodule
