

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Dec 25 18:54:31 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matrix_mult
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106| 1.060 us | 1.060 us |  106|  106|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |      105|      105|        35|          -|          -|     3|    no    |
        | + Col        |       33|       33|        11|          -|          -|     3|    no    |
        |  ++ Product  |        9|        9|         3|          -|          -|     3|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    115|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     74|    -|
|Register         |        -|      -|     61|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      1|     61|    189|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      1|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln13_fu_174_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln15_1_fu_200_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln15_2_fu_228_p2  |     +    |      0|  0|   8|           5|           5|
    |i_fu_130_p2           |     +    |      0|  0|  10|           2|           1|
    |j_fu_164_p2           |     +    |      0|  0|  10|           2|           1|
    |k_fu_190_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln15_1_fu_222_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln15_fu_152_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln11_fu_158_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln14_fu_184_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln9_fu_124_p2    |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 115|          37|          34|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_78        |   9|          2|    2|          4|
    |j_0_reg_89        |   9|          2|    2|          4|
    |k_0_reg_113       |   9|          2|    2|          4|
    |res_load_reg_100  |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         15|   23|         51|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_load_reg_302     |   8|   0|    8|          0|
    |ap_CS_fsm          |   6|   0|    6|          0|
    |b_load_reg_307     |   8|   0|    8|          0|
    |i_0_reg_78         |   2|   0|    2|          0|
    |i_reg_255          |   2|   0|    2|          0|
    |j_0_reg_89         |   2|   0|    2|          0|
    |j_reg_269          |   2|   0|    2|          0|
    |k_0_reg_113        |   2|   0|    2|          0|
    |k_reg_287          |   2|   0|    2|          0|
    |res_addr_reg_279   |   4|   0|    4|          0|
    |res_load_reg_100   |  16|   0|   16|          0|
    |sub_ln15_reg_260   |   5|   0|    5|          0|
    |zext_ln13_reg_274  |   2|   0|    5|          3|
    +-------------------+----+----+-----+-----------+
    |Total              |  61|   0|   64|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

