// Seed: 3716643981
module module_0;
  assign module_2.id_8 = 0;
  wire id_2;
  wire id_3;
  assign module_1.id_1 = 0;
  wire id_4;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wand id_6,
    input uwire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  id_13(
      id_12, id_11
  );
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_18 = 32'd53,
    parameter id_19 = 32'd28
) (
    output wor id_0,
    input wire id_1,
    output tri1 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    output supply1 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri1 id_13,
    input wand id_14
);
  wire id_16;
  assign id_12 = id_3;
  module_0 modCall_1 ();
  wire id_17 = 1'h0;
  defparam id_18.id_19 = 1'b0;
endmodule
