strict digraph "compose( ,  )" {
	node [label="\N"];
	"158:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe432669c50>",
		clk_sens=True,
		fillcolor=gold,
		label="158:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['initialize', 'enable', 'crc_next', 'crc_tmp']"];
	"159:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe432669b50>",
		fillcolor=turquoise,
		label="159:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"158:AL" -> "159:BL"	 [cond="[]",
		lineno=None];
	"163:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe43294add0>",
		fillcolor=turquoise,
		label="163:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"164:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe43265a0d0>",
		fillcolor=springgreen,
		label="164:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"163:BL" -> "164:IF"	 [cond="[]",
		lineno=None];
	"Leaf_158:AL"	 [def_var="['crc']",
		label="Leaf_158:AL"];
	"155:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe43266ee90>",
		def_var="['crc_next']",
		fillcolor=deepskyblue,
		label="155:AS
crc_next = data ^ crc[14];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data', 'crc']"];
	"Leaf_158:AL" -> "155:AS";
	"156:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe4326699d0>",
		def_var="['crc_tmp']",
		fillcolor=deepskyblue,
		label="156:AS
crc_tmp = { crc[13:0], 1'b0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['crc']"];
	"Leaf_158:AL" -> "156:AS";
	"167:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe43265a2d0>",
		fillcolor=firebrick,
		label="167:NS
crc <= #Tp crc_tmp;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe43265a2d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"164:IF" -> "167:NS"	 [cond="['crc_next']",
		label="!(crc_next)",
		lineno=164];
	"165:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe43265a110>",
		fillcolor=firebrick,
		label="165:NS
crc <= #Tp crc_tmp ^ 15'h4599;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe43265a110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"164:IF" -> "165:NS"	 [cond="['crc_next']",
		label=crc_next,
		lineno=164];
	"167:NS" -> "Leaf_158:AL"	 [cond="[]",
		lineno=None];
	"161:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe432a0abd0>",
		fillcolor=firebrick,
		label="161:NS
crc <= #Tp 15'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe432a0abd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"161:NS" -> "Leaf_158:AL"	 [cond="[]",
		lineno=None];
	"165:NS" -> "Leaf_158:AL"	 [cond="[]",
		lineno=None];
	"162:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe43294aa90>",
		fillcolor=springgreen,
		label="162:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"162:IF" -> "163:BL"	 [cond="['enable']",
		label=enable,
		lineno=162];
	"155:AS" -> "158:AL";
	"160:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe434ac8f10>",
		fillcolor=springgreen,
		label="160:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"159:BL" -> "160:IF"	 [cond="[]",
		lineno=None];
	"160:IF" -> "161:NS"	 [cond="['initialize']",
		label=initialize,
		lineno=160];
	"160:IF" -> "162:IF"	 [cond="['initialize']",
		label="!(initialize)",
		lineno=160];
	"156:AS" -> "158:AL";
}
