{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591257940479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  4 17:05:40 2020 " "Processing started: Thu Jun  4 17:05:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591257940483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591257940483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --do_report_timing p32m1 " "Command: quartus_sta --do_report_timing p32m1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591257940483 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591257940537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591257940719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591257940719 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1591257940804 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1591257940804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p32m1.sdc " "Synopsys Design Constraints File file not found: 'p32m1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1591257941579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257941580 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_clock m_clock " "create_clock -period 1.000 -name m_clock m_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1591257941596 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941596 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941616 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591257941617 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591257941632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591257941792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591257941792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.953 " "Worst-case setup slack is -12.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.953           -8427.469 m_clock  " "  -12.953           -8427.469 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257941796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 m_clock  " "    0.401               0.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257941811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591257941816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591257941820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1775.015 m_clock  " "   -3.000           -1775.015 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257941825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257941825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.953 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.953" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -12.953 (VIOLATED) " "Path #1: Setup slack is -12.953 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_reg " "From Node    : _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc\[12\] " "To Node      : pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.107      3.107  R        clock network delay " "     3.107      3.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.232     uTco  _stage_DUMP_REGS_reg " "     3.339      0.232     uTco  _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000 RR  CELL  _stage_DUMP_REGS_reg\|q " "     3.339      0.000 RR  CELL  _stage_DUMP_REGS_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.831      0.492 RR    IC  _regsfile_b_addr\[1\]~0\|dataa " "     3.831      0.492 RR    IC  _regsfile_b_addr\[1\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.260      0.429 RF  CELL  _regsfile_b_addr\[1\]~0\|combout " "     4.260      0.429 RF  CELL  _regsfile_b_addr\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      0.721 FF    IC  regsfile\|Equal8~0\|datad " "     4.981      0.721 FF    IC  regsfile\|Equal8~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.131      0.150 FR  CELL  regsfile\|Equal8~0\|combout " "     5.131      0.150 FR  CELL  regsfile\|Equal8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      0.245 RR    IC  regsfile\|a\[30\]~23\|datad " "     5.376      0.245 RR    IC  regsfile\|a\[30\]~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.531      0.155 RR  CELL  regsfile\|a\[30\]~23\|combout " "     5.531      0.155 RR  CELL  regsfile\|a\[30\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.262      1.731 RR    IC  regsfile\|a\[25\]~557\|datad " "     7.262      1.731 RR    IC  regsfile\|a\[25\]~557\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.401      0.139 RF  CELL  regsfile\|a\[25\]~557\|combout " "     7.401      0.139 RF  CELL  regsfile\|a\[25\]~557\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636      0.235 FF    IC  regsfile\|a\[25\]~558\|datac " "     7.636      0.235 FF    IC  regsfile\|a\[25\]~558\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.917      0.281 FF  CELL  regsfile\|a\[25\]~558\|combout " "     7.917      0.281 FF  CELL  regsfile\|a\[25\]~558\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.192      0.275 FF    IC  regsfile\|a\[25\]~559\|dataa " "     8.192      0.275 FF    IC  regsfile\|a\[25\]~559\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.616      0.424 FF  CELL  regsfile\|a\[25\]~559\|combout " "     8.616      0.424 FF  CELL  regsfile\|a\[25\]~559\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.848      0.232 FF    IC  regsfile\|a\[25\]~560\|datac " "     8.848      0.232 FF    IC  regsfile\|a\[25\]~560\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.129      0.281 FF  CELL  regsfile\|a\[25\]~560\|combout " "     9.129      0.281 FF  CELL  regsfile\|a\[25\]~560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.357      0.228 FF    IC  regsfile\|a\[25\]~566\|datad " "     9.357      0.228 FF    IC  regsfile\|a\[25\]~566\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.482      0.125 FF  CELL  regsfile\|a\[25\]~566\|combout " "     9.482      0.125 FF  CELL  regsfile\|a\[25\]~566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.111      0.629 FF    IC  regsfile\|a\[25\]~571\|datac " "    10.111      0.629 FF    IC  regsfile\|a\[25\]~571\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.392      0.281 FF  CELL  regsfile\|a\[25\]~571\|combout " "    10.392      0.281 FF  CELL  regsfile\|a\[25\]~571\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.622      0.230 FF    IC  regsfile\|a\[25\]~572\|datad " "    10.622      0.230 FF    IC  regsfile\|a\[25\]~572\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.772      0.150 FR  CELL  regsfile\|a\[25\]~572\|combout " "    10.772      0.150 FR  CELL  regsfile\|a\[25\]~572\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.998      0.226 RR    IC  regsfile\|a\[25\]~573\|datad " "    10.998      0.226 RR    IC  regsfile\|a\[25\]~573\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.153      0.155 RR  CELL  regsfile\|a\[25\]~573\|combout " "    11.153      0.155 RR  CELL  regsfile\|a\[25\]~573\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.160      1.007 RR    IC  decodeunit\|Equal0~15\|datab " "    12.160      1.007 RR    IC  decodeunit\|Equal0~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.594      0.434 RF  CELL  decodeunit\|Equal0~15\|combout " "    12.594      0.434 RF  CELL  decodeunit\|Equal0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.866      0.272 FF    IC  decodeunit\|Equal0~19\|datab " "    12.866      0.272 FF    IC  decodeunit\|Equal0~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.216      0.350 FF  CELL  decodeunit\|Equal0~19\|combout " "    13.216      0.350 FF  CELL  decodeunit\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.493      0.277 FF    IC  decodeunit\|Equal0~20\|dataa " "    13.493      0.277 FF    IC  decodeunit\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.846      0.353 FF  CELL  decodeunit\|Equal0~20\|combout " "    13.846      0.353 FF  CELL  decodeunit\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.087      0.241 FF    IC  decodeunit\|pc_out~0\|datad " "    14.087      0.241 FF    IC  decodeunit\|pc_out~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.237      0.150 FR  CELL  decodeunit\|pc_out~0\|combout " "    14.237      0.150 FR  CELL  decodeunit\|pc_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.486      0.249 RR    IC  pc\[20\]~109\|datad " "    14.486      0.249 RR    IC  pc\[20\]~109\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.641      0.155 RR  CELL  pc\[20\]~109\|combout " "    14.641      0.155 RR  CELL  pc\[20\]~109\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.463      0.822 RR    IC  pc~49\|datac " "    15.463      0.822 RR    IC  pc~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.750      0.287 RR  CELL  pc~49\|combout " "    15.750      0.287 RR  CELL  pc~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.206 RR    IC  pc~50\|datad " "    15.956      0.206 RR    IC  pc~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.095      0.139 RF  CELL  pc~50\|combout " "    16.095      0.139 RF  CELL  pc~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.324      0.229 FF    IC  pc~51\|datad " "    16.324      0.229 FF    IC  pc~51\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.474      0.150 FR  CELL  pc~51\|combout " "    16.474      0.150 FR  CELL  pc~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.679      0.205 RR    IC  pc~52\|datad " "    16.679      0.205 RR    IC  pc~52\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.818      0.139 RF  CELL  pc~52\|combout " "    16.818      0.139 RF  CELL  pc~52\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.818      0.000 FF    IC  pc\[12\]\|d " "    16.818      0.000 FF    IC  pc\[12\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.922      0.104 FF  CELL  pc\[12\] " "    16.922      0.104 FF  CELL  pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      2.963  R        clock network delay " "     3.963      2.963  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.008           clock pessimism removed " "     3.971      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951     -0.020           clock uncertainty " "     3.951     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.969      0.018     uTsu  pc\[12\] " "     3.969      0.018     uTsu  pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.922 " "Data Arrival Time  :    16.922" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.969 " "Data Required Time :     3.969" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -12.953 (VIOLATED) " "Slack              :   -12.953 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.401  " "Path #1: Hold slack is 0.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.994      2.994  R        clock network delay " "     2.994      2.994  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.232     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "     3.226      0.232     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.000 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|q " "     3.226      0.000 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.000 FF    IC  _stage_DUMP_REGS_state_reg~16\|datac " "     3.226      0.000 FF    IC  _stage_DUMP_REGS_state_reg~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.361 FF  CELL  _stage_DUMP_REGS_state_reg~16\|combout " "     3.587      0.361 FF  CELL  _stage_DUMP_REGS_state_reg~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.000 FF    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|d " "     3.587      0.000 FF    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.076 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "     3.663      0.076 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      3.108  R        clock network delay " "     3.108      3.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076     -0.032           clock pessimism removed " "     3.076     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      0.000           clock uncertainty " "     3.076      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      0.186      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "     3.262      0.186      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.663 " "Data Arrival Time  :     3.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.262 " "Data Required Time :     3.262" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.401  " "Slack              :     0.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257941965 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257941964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591257941966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591257942001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591257942711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257942933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591257942969 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591257942969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.893 " "Worst-case setup slack is -11.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.893           -7644.319 m_clock  " "  -11.893           -7644.319 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257942973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257942973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257942988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257942988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 m_clock  " "    0.353               0.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257942988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257942988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591257942992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591257942997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1775.015 m_clock  " "   -3.000           -1775.015 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257943002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.893 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.893" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -11.893 (VIOLATED) " "Path #1: Setup slack is -11.893 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_reg " "From Node    : _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc\[12\] " "To Node      : pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.823      2.823  R        clock network delay " "     2.823      2.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.036      0.213     uTco  _stage_DUMP_REGS_reg " "     3.036      0.213     uTco  _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.036      0.000 RR  CELL  _stage_DUMP_REGS_reg\|q " "     3.036      0.000 RR  CELL  _stage_DUMP_REGS_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.463 RR    IC  _regsfile_b_addr\[1\]~0\|dataa " "     3.499      0.463 RR    IC  _regsfile_b_addr\[1\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.891      0.392 RF  CELL  _regsfile_b_addr\[1\]~0\|combout " "     3.891      0.392 RF  CELL  _regsfile_b_addr\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.534      0.643 FF    IC  regsfile\|Equal8~0\|datad " "     4.534      0.643 FF    IC  regsfile\|Equal8~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.668      0.134 FR  CELL  regsfile\|Equal8~0\|combout " "     4.668      0.134 FR  CELL  regsfile\|Equal8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.893      0.225 RR    IC  regsfile\|a\[30\]~23\|datad " "     4.893      0.225 RR    IC  regsfile\|a\[30\]~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.037      0.144 RR  CELL  regsfile\|a\[30\]~23\|combout " "     5.037      0.144 RR  CELL  regsfile\|a\[30\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.214      1.177 RR    IC  regsfile\|a\[10\]~242\|datac " "     6.214      1.177 RR    IC  regsfile\|a\[10\]~242\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.479      0.265 RR  CELL  regsfile\|a\[10\]~242\|combout " "     6.479      0.265 RR  CELL  regsfile\|a\[10\]~242\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.177      0.698 RR    IC  regsfile\|a\[10\]~243\|datad " "     7.177      0.698 RR    IC  regsfile\|a\[10\]~243\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.321      0.144 RR  CELL  regsfile\|a\[10\]~243\|combout " "     7.321      0.144 RR  CELL  regsfile\|a\[10\]~243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.509      0.188 RR    IC  regsfile\|a\[10\]~244\|datad " "     7.509      0.188 RR    IC  regsfile\|a\[10\]~244\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.653      0.144 RR  CELL  regsfile\|a\[10\]~244\|combout " "     7.653      0.144 RR  CELL  regsfile\|a\[10\]~244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.841      0.188 RR    IC  regsfile\|a\[10\]~245\|datad " "     7.841      0.188 RR    IC  regsfile\|a\[10\]~245\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.985      0.144 RR  CELL  regsfile\|a\[10\]~245\|combout " "     7.985      0.144 RR  CELL  regsfile\|a\[10\]~245\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.173      0.188 RR    IC  regsfile\|a\[10\]~250\|datad " "     8.173      0.188 RR    IC  regsfile\|a\[10\]~250\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.317      0.144 RR  CELL  regsfile\|a\[10\]~250\|combout " "     8.317      0.144 RR  CELL  regsfile\|a\[10\]~250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      0.189 RR    IC  regsfile\|a\[10\]~251\|datad " "     8.506      0.189 RR    IC  regsfile\|a\[10\]~251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.650      0.144 RR  CELL  regsfile\|a\[10\]~251\|combout " "     8.650      0.144 RR  CELL  regsfile\|a\[10\]~251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.855      1.205 RR    IC  regsfile\|a\[10\]~256\|datad " "     9.855      1.205 RR    IC  regsfile\|a\[10\]~256\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.999      0.144 RR  CELL  regsfile\|a\[10\]~256\|combout " "     9.999      0.144 RR  CELL  regsfile\|a\[10\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.188      0.189 RR    IC  regsfile\|a\[10\]~257\|datad " "    10.188      0.189 RR    IC  regsfile\|a\[10\]~257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.332      0.144 RR  CELL  regsfile\|a\[10\]~257\|combout " "    10.332      0.144 RR  CELL  regsfile\|a\[10\]~257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.526      0.194 RR    IC  regsfile\|a\[10\]~258\|datad " "    10.526      0.194 RR    IC  regsfile\|a\[10\]~258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.670      0.144 RR  CELL  regsfile\|a\[10\]~258\|combout " "    10.670      0.144 RR  CELL  regsfile\|a\[10\]~258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.875      0.205 RR    IC  decodeunit\|Equal0~6\|datac " "    10.875      0.205 RR    IC  decodeunit\|Equal0~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.138      0.263 RR  CELL  decodeunit\|Equal0~6\|combout " "    11.138      0.263 RR  CELL  decodeunit\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.562      0.424 RR    IC  decodeunit\|Equal0~9\|dataa " "    11.562      0.424 RR    IC  decodeunit\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.869      0.307 RR  CELL  decodeunit\|Equal0~9\|combout " "    11.869      0.307 RR  CELL  decodeunit\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.507      0.638 RR    IC  decodeunit\|Equal0~20\|datac " "    12.507      0.638 RR    IC  decodeunit\|Equal0~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.770      0.263 RR  CELL  decodeunit\|Equal0~20\|combout " "    12.770      0.263 RR  CELL  decodeunit\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.967      0.197 RR    IC  decodeunit\|pc_out~0\|datad " "    12.967      0.197 RR    IC  decodeunit\|pc_out~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.111      0.144 RR  CELL  decodeunit\|pc_out~0\|combout " "    13.111      0.144 RR  CELL  decodeunit\|pc_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.339      0.228 RR    IC  pc\[20\]~109\|datad " "    13.339      0.228 RR    IC  pc\[20\]~109\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.483      0.144 RR  CELL  pc\[20\]~109\|combout " "    13.483      0.144 RR  CELL  pc\[20\]~109\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.246      0.763 RR    IC  pc~49\|datac " "    14.246      0.763 RR    IC  pc~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.511      0.265 RR  CELL  pc~49\|combout " "    14.511      0.265 RR  CELL  pc~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.700      0.189 RR    IC  pc~50\|datad " "    14.700      0.189 RR    IC  pc~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.144 RR  CELL  pc~50\|combout " "    14.844      0.144 RR  CELL  pc~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.034      0.190 RR    IC  pc~51\|datad " "    15.034      0.190 RR    IC  pc~51\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.178      0.144 RR  CELL  pc~51\|combout " "    15.178      0.144 RR  CELL  pc~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.367      0.189 RR    IC  pc~52\|datad " "    15.367      0.189 RR    IC  pc~52\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.511      0.144 RR  CELL  pc~52\|combout " "    15.511      0.144 RR  CELL  pc~52\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.511      0.000 RR    IC  pc\[12\]\|d " "    15.511      0.000 RR    IC  pc\[12\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.591      0.080 RR  CELL  pc\[12\] " "    15.591      0.080 RR  CELL  pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.692      2.692  R        clock network delay " "     3.692      2.692  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.699      0.007           clock pessimism removed " "     3.699      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.679     -0.020           clock uncertainty " "     3.679     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.698      0.019     uTsu  pc\[12\] " "     3.698      0.019     uTsu  pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.591 " "Data Arrival Time  :    15.591" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.698 " "Data Required Time :     3.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -11.893 (VIOLATED) " "Slack              :   -11.893 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943123 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943123 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_IF_state_reg " "From Node    : _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : _stage_IF_state_reg " "To Node      : _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.708      2.708  R        clock network delay " "     2.708      2.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.213     uTco  _stage_IF_state_reg " "     2.921      0.213     uTco  _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.000 FF  CELL  _stage_IF_state_reg\|q " "     2.921      0.000 FF  CELL  _stage_IF_state_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.000 FF    IC  _stage_IF_state_reg~0\|datac " "     2.921      0.000 FF    IC  _stage_IF_state_reg~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.240      0.319 FF  CELL  _stage_IF_state_reg~0\|combout " "     3.240      0.319 FF  CELL  _stage_IF_state_reg~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.240      0.000 FF    IC  _stage_IF_state_reg\|d " "     3.240      0.000 FF    IC  _stage_IF_state_reg\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.305      0.065 FF  CELL  _stage_IF_state_reg " "     3.305      0.065 FF  CELL  _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.809      2.809  R        clock network delay " "     2.809      2.809  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.781     -0.028           clock pessimism removed " "     2.781     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.781      0.000           clock uncertainty " "     2.781      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.952      0.171      uTh  _stage_IF_state_reg " "     2.952      0.171      uTh  _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.305 " "Data Arrival Time  :     3.305" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.952 " "Data Required Time :     2.952" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943136 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943136 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591257943137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943316 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591257943328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591257943328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.975 " "Worst-case setup slack is -5.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.975           -3606.037 m_clock  " "   -5.975           -3606.037 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257943333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 m_clock  " "    0.180               0.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257943348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591257943353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591257943358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1468.968 m_clock  " "   -3.000           -1468.968 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591257943363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591257943363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.975 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.975" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943494 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943494 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -5.975 (VIOLATED) " "Path #1: Setup slack is -5.975 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_reg " "From Node    : _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc\[12\] " "To Node      : pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      1.668  R        clock network delay " "     1.668      1.668  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.773      0.105     uTco  _stage_DUMP_REGS_reg " "     1.773      0.105     uTco  _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.773      0.000 FF  CELL  _stage_DUMP_REGS_reg\|q " "     1.773      0.000 FF  CELL  _stage_DUMP_REGS_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.278 FF    IC  _regsfile_b_addr\[1\]~0\|dataa " "     2.051      0.278 FF    IC  _regsfile_b_addr\[1\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.256      0.205 FR  CELL  _regsfile_b_addr\[1\]~0\|combout " "     2.256      0.205 FR  CELL  _regsfile_b_addr\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.580      0.324 RR    IC  regsfile\|Equal8~0\|datad " "     2.580      0.324 RR    IC  regsfile\|Equal8~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.646      0.066 RF  CELL  regsfile\|Equal8~0\|combout " "     2.646      0.066 RF  CELL  regsfile\|Equal8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.780      0.134 FF    IC  regsfile\|a\[30\]~23\|datad " "     2.780      0.134 FF    IC  regsfile\|a\[30\]~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.843      0.063 FF  CELL  regsfile\|a\[30\]~23\|combout " "     2.843      0.063 FF  CELL  regsfile\|a\[30\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.510      0.667 FF    IC  regsfile\|a\[10\]~242\|datac " "     3.510      0.667 FF    IC  regsfile\|a\[10\]~242\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      0.133 FF  CELL  regsfile\|a\[10\]~242\|combout " "     3.643      0.133 FF  CELL  regsfile\|a\[10\]~242\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.041      0.398 FF    IC  regsfile\|a\[10\]~243\|datad " "     4.041      0.398 FF    IC  regsfile\|a\[10\]~243\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.104      0.063 FF  CELL  regsfile\|a\[10\]~243\|combout " "     4.104      0.063 FF  CELL  regsfile\|a\[10\]~243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.211      0.107 FF    IC  regsfile\|a\[10\]~244\|datad " "     4.211      0.107 FF    IC  regsfile\|a\[10\]~244\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.274      0.063 FF  CELL  regsfile\|a\[10\]~244\|combout " "     4.274      0.063 FF  CELL  regsfile\|a\[10\]~244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.382      0.108 FF    IC  regsfile\|a\[10\]~245\|datad " "     4.382      0.108 FF    IC  regsfile\|a\[10\]~245\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      0.063 FF  CELL  regsfile\|a\[10\]~245\|combout " "     4.445      0.063 FF  CELL  regsfile\|a\[10\]~245\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.107 FF    IC  regsfile\|a\[10\]~250\|datad " "     4.552      0.107 FF    IC  regsfile\|a\[10\]~250\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.615      0.063 FF  CELL  regsfile\|a\[10\]~250\|combout " "     4.615      0.063 FF  CELL  regsfile\|a\[10\]~250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.109 FF    IC  regsfile\|a\[10\]~251\|datad " "     4.724      0.109 FF    IC  regsfile\|a\[10\]~251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.787      0.063 FF  CELL  regsfile\|a\[10\]~251\|combout " "     4.787      0.063 FF  CELL  regsfile\|a\[10\]~251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.466      0.679 FF    IC  regsfile\|a\[10\]~256\|datad " "     5.466      0.679 FF    IC  regsfile\|a\[10\]~256\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.529      0.063 FF  CELL  regsfile\|a\[10\]~256\|combout " "     5.529      0.063 FF  CELL  regsfile\|a\[10\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.637      0.108 FF    IC  regsfile\|a\[10\]~257\|datad " "     5.637      0.108 FF    IC  regsfile\|a\[10\]~257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.700      0.063 FF  CELL  regsfile\|a\[10\]~257\|combout " "     5.700      0.063 FF  CELL  regsfile\|a\[10\]~257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.812      0.112 FF    IC  regsfile\|a\[10\]~258\|datad " "     5.812      0.112 FF    IC  regsfile\|a\[10\]~258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.875      0.063 FF  CELL  regsfile\|a\[10\]~258\|combout " "     5.875      0.063 FF  CELL  regsfile\|a\[10\]~258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.997      0.122 FF    IC  decodeunit\|Equal0~6\|datac " "     5.997      0.122 FF    IC  decodeunit\|Equal0~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.130      0.133 FF  CELL  decodeunit\|Equal0~6\|combout " "     6.130      0.133 FF  CELL  decodeunit\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.355      0.225 FF    IC  decodeunit\|Equal0~9\|dataa " "     6.355      0.225 FF    IC  decodeunit\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.528      0.173 FF  CELL  decodeunit\|Equal0~9\|combout " "     6.528      0.173 FF  CELL  decodeunit\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.886      0.358 FF    IC  decodeunit\|Equal0~20\|datac " "     6.886      0.358 FF    IC  decodeunit\|Equal0~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.019      0.133 FF  CELL  decodeunit\|Equal0~20\|combout " "     7.019      0.133 FF  CELL  decodeunit\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.135      0.116 FF    IC  decodeunit\|pc_out~0\|datad " "     7.135      0.116 FF    IC  decodeunit\|pc_out~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.063 FF  CELL  decodeunit\|pc_out~0\|combout " "     7.198      0.063 FF  CELL  decodeunit\|pc_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.334      0.136 FF    IC  pc\[20\]~109\|datad " "     7.334      0.136 FF    IC  pc\[20\]~109\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.397      0.063 FF  CELL  pc\[20\]~109\|combout " "     7.397      0.063 FF  CELL  pc\[20\]~109\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.845      0.448 FF    IC  pc~49\|datac " "     7.845      0.448 FF    IC  pc~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.978      0.133 FF  CELL  pc~49\|combout " "     7.978      0.133 FF  CELL  pc~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.087      0.109 FF    IC  pc~50\|datad " "     8.087      0.109 FF    IC  pc~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.150      0.063 FF  CELL  pc~50\|combout " "     8.150      0.063 FF  CELL  pc~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.260      0.110 FF    IC  pc~51\|datad " "     8.260      0.110 FF    IC  pc~51\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.323      0.063 FF  CELL  pc~51\|combout " "     8.323      0.063 FF  CELL  pc~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.432      0.109 FF    IC  pc~52\|datad " "     8.432      0.109 FF    IC  pc~52\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.495      0.063 FF  CELL  pc~52\|combout " "     8.495      0.063 FF  CELL  pc~52\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.495      0.000 FF    IC  pc\[12\]\|d " "     8.495      0.000 FF    IC  pc\[12\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.545      0.050 FF  CELL  pc\[12\] " "     8.545      0.050 FF  CELL  pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.578      1.578  R        clock network delay " "     2.578      1.578  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.583      0.005           clock pessimism removed " "     2.583      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.563     -0.020           clock uncertainty " "     2.563     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.570      0.007     uTsu  pc\[12\] " "     2.570      0.007     uTsu  pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.545 " "Data Arrival Time  :     8.545" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.570 " "Data Required Time :     2.570" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -5.975 (VIOLATED) " "Slack              :    -5.975 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943495 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943495 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.610      1.610  R        clock network delay " "     1.610      1.610  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      0.105     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "     1.715      0.105     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      0.000 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|q " "     1.715      0.000 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      0.000 RR    IC  _stage_DUMP_REGS_state_reg~23\|datac " "     1.715      0.000 RR    IC  _stage_DUMP_REGS_state_reg~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.886      0.171 RR  CELL  _stage_DUMP_REGS_state_reg~23\|combout " "     1.886      0.171 RR  CELL  _stage_DUMP_REGS_state_reg~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.886      0.000 RR    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|d " "     1.886      0.000 RR    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.917      0.031 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "     1.917      0.031 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673      1.673  R        clock network delay " "     1.673      1.673  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653     -0.020           clock pessimism removed " "     1.653     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000           clock uncertainty " "     1.653      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.737      0.084      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "     1.737      0.084      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.917 " "Data Arrival Time  :     1.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.737 " "Data Required Time :     1.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591257943508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591257943508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591257944023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591257944029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1140 " "Peak virtual memory: 1140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591257944135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  4 17:05:44 2020 " "Processing ended: Thu Jun  4 17:05:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591257944135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591257944135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591257944135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591257944135 ""}
