v 4
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "./ws2812_gol_tb.vhd" "c51b37040aca5960b428479b5624d3911f3c8b6e" "20231201150511.072":
  entity ws2812_gol_tb at 1( 0) + 0 on 32;
  architecture dut of ws2812_gol_tb at 12( 129) + 0 on 33;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "./spi_master.vhd" "ef6bb769c12938e49c61db52adeec4962e9cd8d7" "20231201150511.072":
  entity spi_master at 1( 0) + 0 on 30;
  architecture verhalten of spi_master at 20( 623) + 0 on 31;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/aserial.vhd" "119d7cc38927a97324ad72cb9541b7b8d577b5d6" "20231201150511.072":
  entity aserial at 2( 2) + 0 on 12;
  architecture dut of aserial at 48( 2021) + 0 on 13;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/edge_detection.vhd" "8a63dd323923a911abeafe17c8c4fa032ff6a768" "20231201150511.072":
  entity edge_detection at 1( 0) + 0 on 20;
  architecture behv of edge_detection at 14( 286) + 4 on 21;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/gol_8x8_control.vhd" "611978b3263f8c14d7737071f747bf3f246a01cf" "20231201150511.072":
  entity tlgol at 3( 29) + 0 on 26;
  architecture verhalten of tlgol at 23( 579) + 0 on 27;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/gol_cell.vhd" "6dd272ca6bd0aefed8b6c89a77ea1689c7eaa176" "20231201150511.072":
  entity gol at 1( 0) + 0 on 24;
  architecture behv of gol at 15( 333) + 0 on 25;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/init_package.vhd" "e78bbae9ad9d3a0bcbf38c1bfe113260e6da3b54" "20231201150511.072":
  package const_image at 1( 0) + 0 on 11;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/ram.vhd" "a7fc54a1bdbbf9f11633098cce76f9023f314f15" "20231201150511.072":
  entity ram at 1( 0) + 0 on 16;
  architecture rtl of ram at 17( 485) + 0 on 17;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/ram_to_bit.vhd" "192d460a207a8563d67b09309f1804bfe4ef36f4" "20231201150511.072":
  entity ram_to_bit at 1( 0) + 0 on 14;
  architecture behv of ram_to_bit at 30( 875) + 0 on 15;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/receive_command.vhd" "6b69da654578ec8cae2cd624b7e3dd306262d857" "20231201150511.072":
  entity receive_command at 1( 0) + 0 on 22;
  architecture rtl of receive_command at 18( 451) + 0 on 23;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/spi_slave.vhd" "ba60557e35e241b68d94f05578f83da044f92876" "20231201150511.072":
  entity spi_slave at 1( 0) + 0 on 18;
  architecture behv of spi_slave at 16( 482) + 0 on 19;
file "/mnt/c/Users/df/Desktop/Entwicklung29_11_23/gol_Image_Test_vhdl/sim/" "../src/ws2812_gol.vhd" "c892604bee8505507f874a2beb2fe9ad42b8df5e" "20231201150511.072":
  entity ws2812_gol at 1( 0) + 0 on 28;
  architecture beh of ws2812_gol at 19( 467) + 0 on 29;
