# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0" \
"../../../../MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../MCU_Acceptance.srcs/sources_1/ip/dmem/sim/dmem.v" \
"../../../../MCU_Acceptance.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" \
"../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0" \
"../../../../MCU_Acceptance.srcs/sources_1/new/MCU.v" \
"../../../../MCU_Acceptance.srcs/sources_1/new/TOP.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/adder.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/alu.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/arm.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/condlogic.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/controller.v" \
"../../../../MCU_Acceptance.srcs/sources_1/new/counter.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/datapath.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/decoder.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/extend.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/flopenr.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/flopr.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/mux2.v" \
"../../../../../final_project/final_project.srcs/sources_1/new/regfile.v" \

verilog xil_defaultlib  --include "../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0" \
"../../../../MCU_Acceptance.srcs/sim_1/new/MCU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
