lab1_hw_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ip/lab1_hw_processing_system7_0_0/sim/lab1_hw_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/5765/hdl"incdir="../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/ec67/hdl"incdir="../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/5765/hdl"
lab1_hw.vhd,vhdl,xil_defaultlib,../../../../lab1_hw.gen/sources_1/bd/lab1_hw/sim/lab1_hw.vhd,incdir="$ref_dir/../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/5765/hdl"incdir="../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/ec67/hdl"incdir="../../../../lab1_hw.gen/sources_1/bd/lab1_hw/ipshared/5765/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
