Analysis & Synthesis report for Complete_MIPS
Wed Mar 06 23:54:15 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Complete_MIPS|MIPS:CPU|OpSave
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |Complete_MIPS
 18. Source assignments for Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated
 19. Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated
 20. Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated
 21. Parameter Settings for User Entity Instance: fastest_pll_0002:PLL1|altera_pll:altera_pll_i
 22. Parameter Settings for Inferred Entity Instance: Memory:MEM|altsyncram:RAM1_rtl_0
 23. Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0
 24. Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1
 25. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod1
 28. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "fastest_pll_0002:PLL1|altera_pll:altera_pll_i"
 31. Port Connectivity Checks: "fastest_pll_0002:PLL1"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 06 23:54:15 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Complete_MIPS                               ;
; Top-level Entity Name           ; Complete_MIPS                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 265                                         ;
; Total pins                      ; 131                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 34,816                                      ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C7     ;                    ;
; Top-level entity name                                                           ; Complete_MIPS      ; Complete_MIPS      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                              ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+
; ../src/MIPS.vhd                               ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd                                            ;         ;
; ../src/MUX.vhd                                ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd                                             ;         ;
; ../src/hexToSevenSegment.vhd                  ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd                               ;         ;
; ../src/Memory.vhd                             ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/Memory.vhd                                          ;         ;
; ../src/Complete_MIPS.vhd                      ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd                                   ;         ;
; ../src/REG.vhd                                ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/REG.vhd                                             ;         ;
; ../src/stateToLEDR.vhd                        ; yes             ; User VHDL File                                        ; C:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd                                     ;         ;
; ../src/fastest_pll_0002.v                     ; yes             ; User Verilog HDL File                                 ; C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v                                  ;         ;
; altera_pll.v                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                       ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal171.inc                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                     ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_5hs1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_5hs1.tdf                        ;         ;
; db/complete_mips.ram0_memory_a0c6519c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/complete_mips.ram0_memory_a0c6519c.hdl.mif ;         ;
; db/altsyncram_ojo1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_ojo1.tdf                        ;         ;
; db/complete_mips.ram0_reg_15692.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/complete_mips.ram0_reg_15692.hdl.mif       ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; db/lpm_divide_3dm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_3dm.tdf                         ;         ;
; db/sign_div_unsign_9nh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/sign_div_unsign_9nh.tdf                    ;         ;
; db/alt_u_div_o2f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/alt_u_div_o2f.tdf                          ;         ;
; db/lpm_divide_rqo.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_rqo.tdf                         ;         ;
; db/abs_divider_4dg.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/abs_divider_4dg.tdf                        ;         ;
; db/lpm_abs_4p9.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_abs_4p9.tdf                            ;         ;
; db/lpm_divide_65m.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_65m.tdf                         ;         ;
; db/lpm_divide_uio.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_uio.tdf                         ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 3227  ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 6003  ;
;     -- 7 input functions                    ; 8     ;
;     -- 6 input functions                    ; 434   ;
;     -- 5 input functions                    ; 2420  ;
;     -- 4 input functions                    ; 2065  ;
;     -- <=3 input functions                  ; 1076  ;
;                                             ;       ;
; Dedicated logic registers                   ; 265   ;
;                                             ;       ;
; I/O pins                                    ; 131   ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 34816 ;
;                                             ;       ;
; Total DSP Blocks                            ; 6     ;
;                                             ;       ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 361   ;
; Total fan-out                               ; 30117 ;
; Average fan-out                             ; 4.54  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Complete_MIPS                               ; 6003 (98)           ; 265 (0)                   ; 34816             ; 6          ; 131  ; 0            ; |Complete_MIPS                                                                                                          ; Complete_MIPS       ; work         ;
;    |MIPS:CPU|                                ; 5814 (956)          ; 265 (115)                 ; 2048              ; 6          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU                                                                                                 ; MIPS                ; work         ;
;       |REG:A1|                               ; 104 (104)           ; 150 (150)                 ; 2048              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1                                                                                          ; REG                 ; work         ;
;          |altsyncram:Regs_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0                                                                    ; altsyncram          ; work         ;
;             |altsyncram_ojo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated                                     ; altsyncram_ojo1     ; work         ;
;          |altsyncram:Regs_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1                                                                    ; altsyncram          ; work         ;
;             |altsyncram_ojo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated                                     ; altsyncram_ojo1     ; work         ;
;       |lpm_divide:Div0|                      ; 1243 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rqo:auto_generated|     ; 1243 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                   ; lpm_divide_rqo      ; work         ;
;             |abs_divider_4dg:divider|        ; 1243 (64)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|       ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_den|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den    ; lpm_abs_4p9         ; work         ;
;                |lpm_abs_4p9:my_abs_num|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div1|                      ; 1127 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|     ; 1127 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1127 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|       ; 1127 (1127)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |lpm_divide:Mod0|                      ; 1295 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|     ; 1295 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|        ; 1295 (69)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|       ; 1162 (1162)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_den|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den    ; lpm_abs_4p9         ; work         ;
;                |lpm_abs_4p9:my_abs_num|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod1|                      ; 1089 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_65m:auto_generated|     ; 1089 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m      ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1089 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|       ; 1089 (1089)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;    |Memory:MEM|                              ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Complete_MIPS|Memory:MEM                                                                                               ; Memory              ; work         ;
;       |altsyncram:RAM1_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Complete_MIPS|Memory:MEM|altsyncram:RAM1_rtl_0                                                                         ; altsyncram          ; work         ;
;          |altsyncram_5hs1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Complete_MIPS|Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated                                          ; altsyncram_5hs1     ; work         ;
;    |fastest_pll_0002:PLL1|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|fastest_pll_0002:PLL1                                                                                    ; fastest_pll_0002    ; work         ;
;       |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|fastest_pll_0002:PLL1|altera_pll:altera_pll_i                                                            ; altera_pll          ; work         ;
;    |hexToSevenSegment:H2S|                   ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|hexToSevenSegment:H2S                                                                                    ; hexToSevenSegment   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/Complete_MIPS.ram0_REG_15692.hdl.mif       ;
; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/Complete_MIPS.ram0_REG_15692.hdl.mif       ;
; Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Complete_MIPS|MIPS:CPU|OpSave                                                                                                                                                           ;
+--------------+-------------+-------------+-------------+------------+--------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+
; Name         ; OpSave.mflo ; OpSave.mfhi ; OpSave.divu ; OpSave.div ; OpSave.multu ; OpSave.mult ; OpSave.jr ; OpSave.shl ; OpSave.shr ; OpSave.slt ; OpSave.sub ; OpSave.add ; OpSave.or1 ; OpSave.and1 ;
+--------------+-------------+-------------+-------------+------------+--------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+
; OpSave.and1  ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ;
; OpSave.or1   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1           ;
; OpSave.add   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1           ;
; OpSave.sub   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1           ;
; OpSave.slt   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.shr   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.shl   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.jr    ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.mult  ; 0           ; 0           ; 0           ; 0          ; 0            ; 1           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.multu ; 0           ; 0           ; 0           ; 0          ; 1            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.div   ; 0           ; 0           ; 0           ; 1          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.divu  ; 0           ; 0           ; 1           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.mfhi  ; 0           ; 1           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.mflo  ; 1           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
+--------------+-------------+-------------+-------------+------------+--------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; MIPS:CPU|Regs_64[0]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[32]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[1]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[33]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[2]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[34]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[3]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[35]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[16]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[48]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[17]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[49]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[18]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[50]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[19]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[51]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[4]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[36]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[5]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[37]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[6]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[38]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[7]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[39]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[20]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[52]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[21]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[53]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[22]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[54]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[23]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[55]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[8]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[40]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[9]                                 ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[41]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[10]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[42]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[11]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[43]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[24]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[56]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[25]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[57]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[26]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[58]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[27]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[59]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[12]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[44]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[13]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[45]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[14]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[46]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[15]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[47]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[60]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[28]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[61]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[29]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[62]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[30]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[63]                                ; MIPS:CPU|Mux151     ; yes                    ;
; MIPS:CPU|Regs_64[31]                                ; MIPS:CPU|Mux151     ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 122   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[44]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[43]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[46]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[45]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[48]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[47]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[50]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[49]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[12]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[11]     ; 5       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[14]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[13]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[16]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[15]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[18]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[17]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[52]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[51]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[54]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[53]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[56]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[55]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[58]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[57]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[20]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[19]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[22]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[21]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[24]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[23]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[26]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[25]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[60]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[59]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[62]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[61]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[64]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[63]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[66]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[65]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[28]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[27]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[30]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[29]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[32]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[31]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[34]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[33]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[68]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[67]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[70]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[69]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[72]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[71]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[74]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[73]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[36]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[35]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[38]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[37]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[40]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[39]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[42]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[41]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[44]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[43]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[30]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[29]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[32]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[31]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[34]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[33]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[36]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[35]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[73]     ; 95      ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[74]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[12]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[11]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[38]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[37]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[40]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[39]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[58]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[57]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[60]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[59]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[54]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[53]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[56]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[55]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[50]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[49]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[52]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[51]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[46]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[45]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[48]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[47]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[14]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[13]     ; 3       ;
; Total number of inverted registers = 128* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions            ;
+--------------------------+-----------------------+------+
; Register Name            ; Megafunction          ; Type ;
+--------------------------+-----------------------+------+
; Memory:MEM|output[0..31] ; Memory:MEM|RAM1_rtl_0 ; RAM  ;
+--------------------------+-----------------------+------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[0]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[1]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[2]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[3]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[4]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[5]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[6]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[7]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[8]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[9]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[10] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[11] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[12] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[13] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[14] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[15] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[16] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[17] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[18] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[19] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[20] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[21] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[22] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[23] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[24] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[25] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[26] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[27] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[28] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[29] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[30] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[31] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[32] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[33] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[34] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[35] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[36] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[37] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[38] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[39] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[40] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[41] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[42] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[43] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[44] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[45] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[46] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[47] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[48] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[49] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[50] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[51] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[52] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[53] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[54] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[55] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[56] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[57] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[58] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[59] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[60] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[61] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[62] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[63] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[64] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[65] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[66] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[67] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[68] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[69] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[70] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[71] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[72] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[73] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[74] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[0]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[1]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[2]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[3]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[4]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[5]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[6]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[7]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[8]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[9]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[10] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[11] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[12] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[13] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[14] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[15] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[16] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[17] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[18] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[19] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[20] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[21] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[22] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[23] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[24] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[25] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[26] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[27] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[28] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[29] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[30] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[31] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[32] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[33] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[34] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[35] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[36] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[37] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[38] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[39] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[40] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[41] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[42] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[43] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[44] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[45] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[46] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[47] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[48] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[49] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[50] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[51] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[52] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[53] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[54] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[55] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[56] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[57] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[58] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[59] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[60] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[61] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[62] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[63] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[64] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[65] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[66] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[67] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[68] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[69] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[70] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[71] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[72] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[73] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[74] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
+---------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Complete_MIPS|MIPS:CPU|PC[28]              ;
; 9:1                ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; Yes        ; |Complete_MIPS|MIPS:CPU|PC[22]              ;
; 19:1               ; 12 bits   ; 144 LEs       ; 84 LEs               ; 60 LEs                 ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[6]  ;
; 19:1               ; 12 bits   ; 144 LEs       ; 84 LEs               ; 60 LEs                 ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[20] ;
; 22:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[1]  ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[28] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|hexToSevenSegment:H2S|Mux23  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftRight0         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftLeft0          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftLeft0          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftLeft0          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftRight0         ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftRight0         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|Mux43               ;
; 1:1                ; 17 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|Add0                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|Mux12               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Top-level Entity: |Complete_MIPS       ;
+------------------------------+-------+------+-----------------+
; Assignment                   ; Value ; From ; To              ;
+------------------------------+-------+------+-----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_1           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_1           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[31]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[31]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[30]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[30]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[29]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[29]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[28]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[28]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[27]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[27]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[26]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[26]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[25]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[25]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[24]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[24]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[23]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[23]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[22]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[22]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[21]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[21]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[20]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[20]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[19]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[19]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[18]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[18]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[17]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[17]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[16]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[16]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[15]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[15]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[14]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[14]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[13]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[13]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[12]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[12]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[11]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[11]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[10]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[10]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[9]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[9]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[8]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[8]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[7]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[7]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[6]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[6]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[5]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[5]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[4]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[4]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ADDR[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ADDR[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_out[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_out[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Mem_Bus_in[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Mem_Bus_in[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RST             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RST             ;
+------------------------------+-------+------+-----------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fastest_pll_0002:PLL1|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------+
; Parameter Name                       ; Value                  ; Type                       ;
+--------------------------------------+------------------------+----------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                     ;
; fractional_vco_multiplier            ; false                  ; String                     ;
; pll_type                             ; General                ; String                     ;
; pll_subtype                          ; General                ; String                     ;
; number_of_clocks                     ; 1                      ; Signed Integer             ;
; operation_mode                       ; direct                 ; String                     ;
; deserialization_factor               ; 4                      ; Signed Integer             ;
; data_rate                            ; 0                      ; Signed Integer             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer             ;
; output_clock_frequency0              ; 34.600000 MHz          ; String                     ;
; phase_shift0                         ; 0 ps                   ; String                     ;
; duty_cycle0                          ; 50                     ; Signed Integer             ;
; output_clock_frequency1              ; 0 MHz                  ; String                     ;
; phase_shift1                         ; 0 ps                   ; String                     ;
; duty_cycle1                          ; 50                     ; Signed Integer             ;
; output_clock_frequency2              ; 0 MHz                  ; String                     ;
; phase_shift2                         ; 0 ps                   ; String                     ;
; duty_cycle2                          ; 50                     ; Signed Integer             ;
; output_clock_frequency3              ; 0 MHz                  ; String                     ;
; phase_shift3                         ; 0 ps                   ; String                     ;
; duty_cycle3                          ; 50                     ; Signed Integer             ;
; output_clock_frequency4              ; 0 MHz                  ; String                     ;
; phase_shift4                         ; 0 ps                   ; String                     ;
; duty_cycle4                          ; 50                     ; Signed Integer             ;
; output_clock_frequency5              ; 0 MHz                  ; String                     ;
; phase_shift5                         ; 0 ps                   ; String                     ;
; duty_cycle5                          ; 50                     ; Signed Integer             ;
; output_clock_frequency6              ; 0 MHz                  ; String                     ;
; phase_shift6                         ; 0 ps                   ; String                     ;
; duty_cycle6                          ; 50                     ; Signed Integer             ;
; output_clock_frequency7              ; 0 MHz                  ; String                     ;
; phase_shift7                         ; 0 ps                   ; String                     ;
; duty_cycle7                          ; 50                     ; Signed Integer             ;
; output_clock_frequency8              ; 0 MHz                  ; String                     ;
; phase_shift8                         ; 0 ps                   ; String                     ;
; duty_cycle8                          ; 50                     ; Signed Integer             ;
; output_clock_frequency9              ; 0 MHz                  ; String                     ;
; phase_shift9                         ; 0 ps                   ; String                     ;
; duty_cycle9                          ; 50                     ; Signed Integer             ;
; output_clock_frequency10             ; 0 MHz                  ; String                     ;
; phase_shift10                        ; 0 ps                   ; String                     ;
; duty_cycle10                         ; 50                     ; Signed Integer             ;
; output_clock_frequency11             ; 0 MHz                  ; String                     ;
; phase_shift11                        ; 0 ps                   ; String                     ;
; duty_cycle11                         ; 50                     ; Signed Integer             ;
; output_clock_frequency12             ; 0 MHz                  ; String                     ;
; phase_shift12                        ; 0 ps                   ; String                     ;
; duty_cycle12                         ; 50                     ; Signed Integer             ;
; output_clock_frequency13             ; 0 MHz                  ; String                     ;
; phase_shift13                        ; 0 ps                   ; String                     ;
; duty_cycle13                         ; 50                     ; Signed Integer             ;
; output_clock_frequency14             ; 0 MHz                  ; String                     ;
; phase_shift14                        ; 0 ps                   ; String                     ;
; duty_cycle14                         ; 50                     ; Signed Integer             ;
; output_clock_frequency15             ; 0 MHz                  ; String                     ;
; phase_shift15                        ; 0 ps                   ; String                     ;
; duty_cycle15                         ; 50                     ; Signed Integer             ;
; output_clock_frequency16             ; 0 MHz                  ; String                     ;
; phase_shift16                        ; 0 ps                   ; String                     ;
; duty_cycle16                         ; 50                     ; Signed Integer             ;
; output_clock_frequency17             ; 0 MHz                  ; String                     ;
; phase_shift17                        ; 0 ps                   ; String                     ;
; duty_cycle17                         ; 50                     ; Signed Integer             ;
; clock_name_0                         ;                        ; String                     ;
; clock_name_1                         ;                        ; String                     ;
; clock_name_2                         ;                        ; String                     ;
; clock_name_3                         ;                        ; String                     ;
; clock_name_4                         ;                        ; String                     ;
; clock_name_5                         ;                        ; String                     ;
; clock_name_6                         ;                        ; String                     ;
; clock_name_7                         ;                        ; String                     ;
; clock_name_8                         ;                        ; String                     ;
; clock_name_global_0                  ; false                  ; String                     ;
; clock_name_global_1                  ; false                  ; String                     ;
; clock_name_global_2                  ; false                  ; String                     ;
; clock_name_global_3                  ; false                  ; String                     ;
; clock_name_global_4                  ; false                  ; String                     ;
; clock_name_global_5                  ; false                  ; String                     ;
; clock_name_global_6                  ; false                  ; String                     ;
; clock_name_global_7                  ; false                  ; String                     ;
; clock_name_global_8                  ; false                  ; String                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer             ;
; m_cnt_bypass_en                      ; false                  ; String                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer             ;
; n_cnt_bypass_en                      ; false                  ; String                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en0                     ; false                  ; String                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en1                     ; false                  ; String                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en2                     ; false                  ; String                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en3                     ; false                  ; String                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en4                     ; false                  ; String                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en5                     ; false                  ; String                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en6                     ; false                  ; String                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en7                     ; false                  ; String                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en8                     ; false                  ; String                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en9                     ; false                  ; String                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en10                    ; false                  ; String                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en11                    ; false                  ; String                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en12                    ; false                  ; String                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en13                    ; false                  ; String                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en14                    ; false                  ; String                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en15                    ; false                  ; String                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en16                    ; false                  ; String                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en17                    ; false                  ; String                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer             ;
; pll_vco_div                          ; 1                      ; Signed Integer             ;
; pll_slf_rst                          ; false                  ; String                     ;
; pll_bw_sel                           ; low                    ; String                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                     ;
; pll_cp_current                       ; 0                      ; Signed Integer             ;
; pll_bwctrl                           ; 0                      ; Signed Integer             ;
; pll_fractional_division              ; 1                      ; Signed Integer             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                     ;
; mimic_fbclk_type                     ; gclk                   ; String                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer             ;
; refclk1_frequency                    ; 0 MHz                  ; String                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                     ;
+--------------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:MEM|altsyncram:RAM1_rtl_0                   ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 10                                            ; Untyped        ;
; NUMWORDS_A                         ; 1024                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 10                                            ; Untyped        ;
; NUMWORDS_B                         ; 1024                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5hs1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0        ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 32                                      ; Untyped        ;
; WIDTHAD_A                          ; 5                                       ; Untyped        ;
; NUMWORDS_A                         ; 32                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 32                                      ; Untyped        ;
; WIDTHAD_B                          ; 5                                       ; Untyped        ;
; NUMWORDS_B                         ; 32                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/Complete_MIPS.ram0_REG_15692.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ojo1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1        ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 32                                      ; Untyped        ;
; WIDTHAD_A                          ; 5                                       ; Untyped        ;
; NUMWORDS_A                         ; 32                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 32                                      ; Untyped        ;
; WIDTHAD_B                          ; 5                                       ; Untyped        ;
; NUMWORDS_B                         ; 32                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/Complete_MIPS.ram0_REG_15692.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ojo1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 3                                     ;
; Entity Instance                           ; Memory:MEM|altsyncram:RAM1_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 1024                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 1024                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
; Entity Instance                           ; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fastest_pll_0002:PLL1|altera_pll:altera_pll_i"                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fastest_pll_0002:PLL1"                                                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 265                         ;
;     ENA               ; 72                          ;
;     ENA SCLR          ; 50                          ;
;     SCLR              ; 3                           ;
;     plain             ; 140                         ;
; arriav_lcell_comb     ; 6010                        ;
;     arith             ; 2775                        ;
;         0 data inputs ; 242                         ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 206                         ;
;         5 data inputs ; 2068                        ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 3199                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 70                          ;
;         2 data inputs ; 177                         ;
;         3 data inputs ; 313                         ;
;         4 data inputs ; 1851                        ;
;         5 data inputs ; 352                         ;
;         6 data inputs ; 434                         ;
;     shared            ; 28                          ;
;         0 data inputs ; 10                          ;
;         2 data inputs ; 10                          ;
;         4 data inputs ; 8                           ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 131                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 104.80                      ;
; Average LUT depth     ; 80.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 06 23:53:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c Complete_MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 15
    Info (12023): Found entity 1: MIPS File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 5
Warning (12090): Entity "MUX" obtained from "../src/MUX.vhd" instead of from Quartus Prime megafunction library File: C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/mux.vhd
    Info (12022): Found design unit 1: MUX-behavioral File: C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd Line: 12
    Info (12023): Found entity 1: MUX File: C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/hextosevensegment.vhd
    Info (12022): Found design unit 1: hexToSevenSegment-dataflow File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 19
    Info (12023): Found entity 1: hexToSevenSegment File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/memory.vhd
    Info (12022): Found design unit 1: Memory-Internal File: C:/My_Designs/espinoza_lab3/part2/src/Memory.vhd Line: 13
    Info (12023): Found entity 1: Memory File: C:/My_Designs/espinoza_lab3/part2/src/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/complete_mips.vhd
    Info (12022): Found design unit 1: Complete_MIPS-model File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 19
    Info (12023): Found entity 1: Complete_MIPS File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/reg.vhd
    Info (12022): Found design unit 1: REG-Behavioral File: C:/My_Designs/espinoza_lab3/part2/src/REG.vhd Line: 13
    Info (12023): Found entity 1: REG File: C:/My_Designs/espinoza_lab3/part2/src/REG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/statetoledr.vhd
    Info (12022): Found design unit 1: stateToLEDR-dataflow File: C:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd Line: 10
    Info (12023): Found entity 1: stateToLEDR File: C:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/fastest_pll_0002.v
    Info (12023): Found entity 1: fastest_pll_0002 File: C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/fastest_pll.vhd
    Info (12022): Found design unit 1: fastest_pll-rtl File: C:/My_Designs/espinoza_lab3/part2/src/fastest_pll.vhd Line: 19
    Info (12023): Found entity 1: fastest_pll File: C:/My_Designs/espinoza_lab3/part2/src/fastest_pll.vhd Line: 11
Info (12127): Elaborating entity "Complete_MIPS" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..5]" at Complete_MIPS.vhd(9) File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
Info (12128): Elaborating entity "fastest_pll_0002" for hierarchy "fastest_pll_0002:PLL1" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 73
Info (12128): Elaborating entity "altera_pll" for hierarchy "fastest_pll_0002:PLL1|altera_pll:altera_pll_i" File: C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "fastest_pll_0002:PLL1|altera_pll:altera_pll_i" File: C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "fastest_pll_0002:PLL1|altera_pll:altera_pll_i" with the following parameter: File: C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "34.600000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:MUX1" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 75
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:CPU" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(36): object "Writing" assigned a value but never read File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 36
Warning (10492): VHDL Process Statement warning at MIPS.vhd(111): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 111
Warning (10492): VHDL Process Statement warning at MIPS.vhd(112): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 112
Warning (10492): VHDL Process Statement warning at MIPS.vhd(113): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 113
Warning (10492): VHDL Process Statement warning at MIPS.vhd(114): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 114
Warning (10492): VHDL Process Statement warning at MIPS.vhd(115): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 115
Warning (10492): VHDL Process Statement warning at MIPS.vhd(116): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 116
Warning (10492): VHDL Process Statement warning at MIPS.vhd(117): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 117
Warning (10492): VHDL Process Statement warning at MIPS.vhd(121): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 121
Warning (10492): VHDL Process Statement warning at MIPS.vhd(122): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 122
Warning (10492): VHDL Process Statement warning at MIPS.vhd(123): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 123
Warning (10492): VHDL Process Statement warning at MIPS.vhd(126): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 126
Warning (10492): VHDL Process Statement warning at MIPS.vhd(129): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 129
Warning (10492): VHDL Process Statement warning at MIPS.vhd(129): signal "Regs_64" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 129
Warning (10492): VHDL Process Statement warning at MIPS.vhd(130): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 130
Warning (10492): VHDL Process Statement warning at MIPS.vhd(130): signal "Regs_64" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 130
Warning (10492): VHDL Process Statement warning at MIPS.vhd(136): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 136
Warning (10631): VHDL Process Statement warning at MIPS.vhd(70): inferring latch(es) for signal or variable "Regs_64", which holds its previous value in one or more paths through the process File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[0]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[1]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[2]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[3]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[4]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[5]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[6]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[7]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[8]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[9]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[10]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[11]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[12]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[13]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[14]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[15]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[16]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[17]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[18]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[19]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[20]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[21]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[22]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[23]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[24]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[25]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[26]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[27]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[28]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[29]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[30]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[31]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[32]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[33]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[34]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[35]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[36]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[37]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[38]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[39]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[40]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[41]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[42]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[43]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[44]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[45]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[46]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[47]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[48]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[49]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[50]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[51]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[52]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[53]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[54]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[55]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[56]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[57]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[58]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[59]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[60]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[61]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[62]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (10041): Inferred latch for "Regs_64[63]" at MIPS.vhd(70) File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
Info (12128): Elaborating entity "REG" for hierarchy "MIPS:CPU|REG:A1" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 56
Info (12128): Elaborating entity "stateToLEDR" for hierarchy "MIPS:CPU|stateToLEDR:S2L" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 68
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MEM" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 77
Info (12128): Elaborating entity "hexToSevenSegment" for hierarchy "hexToSevenSegment:H2S" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(64): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 64
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(65): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 65
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(66): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 66
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(67): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 67
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(70): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 70
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(71): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 71
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(72): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 72
Warning (10492): VHDL Process Statement warning at hexToSevenSegment.vhd(73): signal "output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd Line: 73
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MUX:MUX1|CLK File: C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd Line: 9
Warning (276020): Inferred RAM node "MIPS:CPU|REG:A1|Regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MIPS:CPU|REG:A1|Regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:MEM|RAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:CPU|REG:A1|Regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:CPU|REG:A1|Regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Div1" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 128
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Div0" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 125
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Mod1" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 127
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Mod0" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "Memory:MEM|altsyncram:RAM1_rtl_0"
Info (12133): Instantiated megafunction "Memory:MEM|altsyncram:RAM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hs1.tdf
    Info (12023): Found entity 1: altsyncram_5hs1 File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_5hs1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0"
Info (12133): Instantiated megafunction "MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Complete_MIPS.ram0_REG_15692.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ojo1.tdf
    Info (12023): Found entity 1: altsyncram_ojo1 File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_ojo1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Div1" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 128
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Div1" with the following parameter: File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 128
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/alt_u_div_o2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Div0" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 125
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Div0" with the following parameter: File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 125
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_rqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Mod1" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 127
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Mod1" with the following parameter: File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 127
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_65m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Mod0" File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 124
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Mod0" with the following parameter: File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_uio.tdf Line: 24
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch MIPS:CPU|Regs_64[0] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[32] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[1] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[33] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[2] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[34] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[3] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[35] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[16] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[48] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[17] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[49] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[18] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[50] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[19] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[51] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[4] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[36] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[5] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[37] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[6] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[38] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[7] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[39] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[20] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[52] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[21] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[53] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[22] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[54] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[23] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[55] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[8] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[40] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[9] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[41] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[10] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[42] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[11] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[43] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[24] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[56] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[25] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[57] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[26] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[58] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[27] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[59] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[12] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[44] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[13] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[45] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[14] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[46] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[15] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[47] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[60] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[28] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[61] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[29] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[62] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[30] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[63] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.mult File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13012): Latch MIPS:CPU|Regs_64[31] has unsafe behavior File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 70
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CPU|OpSave.multu File: C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 9
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 10
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 11
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 11
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "RST" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 66
Warning (20013): Ignored 189 assignments for entity "myFirstFpga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to CLOCK3_50 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[8] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[9] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity myFirstFpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity myFirstFpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity myFirstFpga -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance fastest_pll_0002:PLL1|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd Line: 8
Info (21057): Implemented 6356 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 116 output pins
    Info (21061): Implemented 6122 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 373 warnings
    Info: Peak virtual memory: 860 megabytes
    Info: Processing ended: Wed Mar 06 23:54:15 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29


