{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551741229206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551741229206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 18:13:48 2019 " "Processing started: Mon Mar 04 18:13:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551741229206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551741229206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551741229206 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1551741229846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x32_SRAM " "Found entity 1: Arena_16x32_SRAM" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741229936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741229936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram_with_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram_with_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM_with_Decoder " "Found entity 1: Arena_16x4_SRAM_with_Decoder" {  } { { "Arena_16x4_SRAM_with_Decoder.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741229946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741229946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4to16Decoder-Arena_Arch_4to16Decoder " "Found design unit 1: Arena_4to16Decoder-Arena_Arch_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4to16Decoder " "Found entity 1: Arena_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM " "Found entity 1: Arena_16x4_SRAM" {  } { { "Arena_16x4_SRAM.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRAM " "Found entity 1: Arena_SRAM" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control_SRLatch " "Found entity 1: Arena_Control_SRLatch" {  } { { "../Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRLatch " "Found entity 1: Arena_SRLatch" {  } { { "../Arena_SRLatch/Arena_SRLatch.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_DLatch " "Found entity 1: Arena_DLatch" {  } { { "../Arena_DLatch/Arena_DLatch.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x1_SRAM " "Found entity 1: Arena_16x1_SRAM" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_3to8Decoder " "Found entity 1: Arena_3to8Decoder" {  } { { "../Arena_4to16Decoder/Arena_3to8Decoder.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex " "Found design unit 1: Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Dec_To_Hex " "Found entity 1: Arena_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32BitDivider-Arena_Arch_32BitDivider " "Found design unit 1: Arena_32BitDivider-Arena_Arch_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32BitDivider " "Found entity 1: Arena_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551741230586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551741230586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_32BitDivider " "Elaborating entity \"Arena_32BitDivider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551741230646 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Arena_Dec Arena_32BitDivider.vhd(12) " "VHDL Signal Declaration warning at Arena_32BitDivider.vhd(12): used implicit default value for signal \"Arena_Dec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32BitDivider.vhd(18) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(18): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32BitDivider.vhd(18) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(18): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet2 Arena_32BitDivider.vhd(18) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(18): inferring latch(es) for signal or variable \"Arena_octet2\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet3 Arena_32BitDivider.vhd(18) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(18): inferring latch(es) for signal or variable \"Arena_octet3\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[0\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[0\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[1\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[1\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[2\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[2\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[3\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[3\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[4\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[4\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[5\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[5\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[6\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[6\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[7\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet3\[7\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[0\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[0\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[1\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[1\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[2\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[2\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[3\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[3\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[4\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[4\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[5\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[5\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[6\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[6\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[7\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet2\[7\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32BitDivider.vhd(18) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32BitDivider.vhd(18)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551741230656 "|Arena_32BitDivider"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[0\] GND " "Pin \"Arena_Dec\[0\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[1\] GND " "Pin \"Arena_Dec\[1\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[2\] GND " "Pin \"Arena_Dec\[2\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[3\] GND " "Pin \"Arena_Dec\[3\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[4\] GND " "Pin \"Arena_Dec\[4\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[5\] GND " "Pin \"Arena_Dec\[5\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[6\] GND " "Pin \"Arena_Dec\[6\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[7\] GND " "Pin \"Arena_Dec\[7\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[8\] GND " "Pin \"Arena_Dec\[8\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[9\] GND " "Pin \"Arena_Dec\[9\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[10\] GND " "Pin \"Arena_Dec\[10\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[11\] GND " "Pin \"Arena_Dec\[11\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[12\] GND " "Pin \"Arena_Dec\[12\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[13\] GND " "Pin \"Arena_Dec\[13\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[14\] GND " "Pin \"Arena_Dec\[14\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_Dec\[15\] GND " "Pin \"Arena_Dec\[15\]\" is stuck at GND" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551741231138 "|Arena_32BitDivider|Arena_Dec[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551741231138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551741231358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551741231358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551741231418 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551741231418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551741231418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551741231418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551741231448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 18:13:51 2019 " "Processing ended: Mon Mar 04 18:13:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551741231448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551741231448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551741231448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551741231448 ""}
