$date
	Tue Jan 23 15:55:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_dff_neg_async $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
x!
$end
#5000
1"
#7000
0!
1$
#10000
0"
#15000
1"
#17000
0$
#18000
0#
#20000
0"
#25000
1"
#28000
1#
#30000
1!
0"
#35000
1"
#40000
0#
0"
#45000
1"
#50000
0!
0"
#55000
1"
#60000
0"
#65000
1"
#67000
1$
#70000
0"
#75000
1"
#77000
0$
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
