vendor_name = ModelSim
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/test/countMOD16sync.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/test/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/test/db/aaa.cbx.xml
design_name = hard_block
design_name = countMOD16sync
instance = comp, \mod8~output\, mod8~output, countMOD16sync, 1
instance = comp, \Q[0]~output\, Q[0]~output, countMOD16sync, 1
instance = comp, \Q[1]~output\, Q[1]~output, countMOD16sync, 1
instance = comp, \Q[2]~output\, Q[2]~output, countMOD16sync, 1
instance = comp, \Q[3]~output\, Q[3]~output, countMOD16sync, 1
instance = comp, \clk~input\, clk~input, countMOD16sync, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, countMOD16sync, 1
instance = comp, \gen00:0:a00~0\, \gen00:0:a00~0, countMOD16sync, 1
instance = comp, \gen00:0:a00\, \gen00:0:a00, countMOD16sync, 1
instance = comp, \gen00:1:a00~0\, \gen00:1:a00~0, countMOD16sync, 1
instance = comp, \gen00:1:a00\, \gen00:1:a00, countMOD16sync, 1
instance = comp, \gen00:2:a00~0\, \gen00:2:a00~0, countMOD16sync, 1
instance = comp, \gen00:2:a00\, \gen00:2:a00, countMOD16sync, 1
instance = comp, \clk_prcss:v_cmp~0\, \clk_prcss:v_cmp~0, countMOD16sync, 1
instance = comp, \gen00:3:a00~0\, \gen00:3:a00~0, countMOD16sync, 1
instance = comp, \gen00:3:a00\, \gen00:3:a00, countMOD16sync, 1
