// Autogenerated using stratification.
requires "x86-configuration.k"

module VPMOVZXWQ-YMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vpmovzxwq R1:Xmm, R2:Ymm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R2) |-> (concatenateMInt(concatenateMInt(concatenateMInt(mi(48, 0), extractMInt(getParentValue(R1, RSMap), 192, 208)), concatenateMInt(mi(48, 0), extractMInt(getParentValue(R1, RSMap), 208, 224))), concatenateMInt(concatenateMInt(mi(48, 0), extractMInt(getParentValue(R1, RSMap), 224, 240)), concatenateMInt(mi(48, 0), extractMInt(getParentValue(R1, RSMap), 240, 256)))) )


)

    </regstate>
endmodule

module VPMOVZXWQ-YMM-XMM-SEMANTICS
  imports VPMOVZXWQ-YMM-XMM
endmodule
/*
TargetInstr:
vpmovzxwq %xmm2, %ymm1
RWSet:
maybe read:{ %xmm2 }
must read:{ %xmm2 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx2 }

Circuit:
circuit:vpmovzxwd %xmm2, %xmm1       #  1     0     5      OPC=vpmovzxwd_xmm_xmm
circuit:vpmovzxdq %xmm1, %ymm13      #  2     0x5   5      OPC=vpmovzxdq_ymm_xmm
circuit:vorpd %ymm13, %ymm13, %ymm1  #  3     0xa   5      OPC=vorpd_ymm_ymm_ymm
circuit:vmovdqu %ymm1, %ymm1         #  4     0xf   4      OPC=vmovdqu_ymm_ymm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vpmovzxwq %xmm2, %ymm1

  maybe read:      { %xmm2 }
  must read:       { %xmm2 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx2 }

Circuits:

%ymm1  : (concat (concat <0x0|32> (concat <0x0|16> <%ymm2|256>[63:48])) (concat (concat <0x0|32> (concat <0x0|16> <%ymm2|256>[47:32])) (concat (concat <0x0|32> (concat <0x0|16> <%ymm2|256>[31:16])) (concat <0x0|32> (concat <0x0|16> <%ymm2|256>[15:0])))))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/