1. In the system Verilog "automatic" is a storage classifier that can be applied to the variables.
2. An "automatic" variable is used to define a local variable with a limited scope, which is typically used within a procedural block such as a function, task, or begin/end block.
3. The "automatic" variable is automatically allocated and deallocated when the block containing it is entered and exited.
