#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 25 23:07:17 2020
# Process ID: 11568
# Current directory: C:/Users/mjrbr/Otter_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13080 C:\Users\mjrbr\Otter_MCU\Otter_MCU.xpr
# Log file: C:/Users/mjrbr/Otter_MCU/vivado.log
# Journal file: C:/Users/mjrbr/Otter_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mjrbr/Otter_MCU/Otter_MCU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_limited.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_limited.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/debounce_one_shot.sv
WARNING: [filemgmt 56-12] File 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/debounce_one_shot.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/BCD.sv C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CLK_DIV_FS.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Wed Feb 26 00:48:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 00:53:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 881.523 ; gain = 26.215
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB505AA
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'otter_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj otter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Adder_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Adder_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Immed_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immed_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:33]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:35]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_4t1_MUX
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:41]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/reg_file_v_1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/otter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
"xelab -wto e28c17d3fcc347078fff0b0a6dad6e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e28c17d3fcc347078fff0b0a6dad6e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'result' [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_4t1_MUX(n=32)
Compiling module xil_defaultlib.PC(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Branch_Adder_Gen
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.Otter_MCU
Compiling module xil_defaultlib.otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/xsim.dir/otter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/xsim.dir/otter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 26 01:00:15 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 26 01:00:15 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "otter_tb_behav -key {Behavioral:sim_1:Functional:otter_tb} -tclbatch {otter_tb.tcl} -view {C:/Users/mjrbr/Limited_Otter_MCU/otter_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/mjrbr/Limited_Otter_MCU/otter_tb_behav.wcfg
source otter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'otter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2361.371 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 01:14:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1/runme.log
[Wed Feb 26 01:14:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2361.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB505AA
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 01:18:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1/runme.log
[Wed Feb 26 01:18:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 01:34:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1/runme.log
[Wed Feb 26 01:34:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/runme.log
update_files -from_files C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv -to_files C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 01:37:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.285 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB505AA
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_files -from_files C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv -to_files C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_limited.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_limited.sv' with file 'C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv' to 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv'.
update_files -from_files C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv -to_files C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_limited.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_limited.sv' with file 'C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/mjrbr/Limited_Otter_MCU/Limited_Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv' to 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv'.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 01:41:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/synth_1/runme.log
[Wed Feb 26 01:41:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2931.285 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB505AA
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mjrbr/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'otter_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj otter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Adder_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Adder_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Cond_Gen
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:39]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Immed_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immed_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:33]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:35]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_4t1_MUX
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:41]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU/Otter_MCU.srcs/sources_1/new/reg_file_v_1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
"xelab -wto e28c17d3fcc347078fff0b0a6dad6e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e28c17d3fcc347078fff0b0a6dad6e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_4t1_MUX(n=32)
Compiling module xil_defaultlib.PC(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Branch_Adder_Gen
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Cond_Gen
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.Otter_MCU
Compiling module xil_defaultlib.otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "otter_tb_behav -key {Behavioral:sim_1:Functional:otter_tb} -tclbatch {otter_tb.tcl} -view {C:/Users/mjrbr/Limited_Otter_MCU/otter_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/mjrbr/Limited_Otter_MCU/otter_tb_behav.wcfg
source otter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'otter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2931.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.285 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 01:53:11 2020...
