Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Nov 18 11:14:16 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file seg7decimal_control_sets_placed.rpt
| Design       : seg7decimal
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |           11 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              80 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                     | todisplay        |                2 |              8 |
|  clk_IBUF_BUFG | btnl_IBUF           |                  |                1 |              8 |
|  clk_IBUF_BUFG | row1[11]__0_i_1_n_0 |                  |                1 |              8 |
|  clk_IBUF_BUFG | row1[3]__0_i_1_n_0  |                  |                2 |              8 |
|  clk_IBUF_BUFG | row1[7]__0_i_1_n_0  |                  |                1 |              8 |
|  clk_IBUF_BUFG | row2[11]__0_i_1_n_0 |                  |                1 |              8 |
|  clk_IBUF_BUFG | row3[3]__0_i_1_n_0  |                  |                1 |              8 |
|  clk_IBUF_BUFG | row2[3]__0_i_1_n_0  |                  |                1 |              8 |
|  clk_IBUF_BUFG | row2[7]__0_i_1_n_0  |                  |                1 |              8 |
|  clk_IBUF_BUFG | row3[11]__0_i_1_n_0 |                  |                1 |              8 |
|  clk_IBUF_BUFG | row3[7]__0_i_1_n_0  |                  |                2 |              8 |
|  clk_IBUF_BUFG |                     | clr_IBUF         |                5 |             40 |
+----------------+---------------------+------------------+------------------+----------------+


