strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=1, label="conv2d_OW64_G0_#1", style=filled, type=conv2d];
"2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=2, label="batch_norm_IW64_OW64_#2", style=filled, type=batch_norm];
"3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/relu_0" [id=3, label="relu_IW64_OW64_#3", style=filled, type=relu];
"4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=4, label="conv2d_IW64_#4", style=filled, type=conv2d];
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=5, label="batch_norm_#5", style=filled, type=batch_norm];
"6 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0" [id=6, label="relu_#6", style=filled, type=relu];
"7 UNet/max_pool2d_0" [id=7, label="max_pool2d_#7", style=filled, type=max_pool2d];
"8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=8, label="conv2d_OW128_G1_#8", style=filled, type=conv2d];
"9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=9, label="batch_norm_IW128_OW128_#9", style=filled, type=batch_norm];
"10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/relu_0" [id=10, label="relu_IW128_OW128_#10", style=filled, type=relu];
"11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=11, label="conv2d_IW128_#11", style=filled, type=conv2d];
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=12, label="batch_norm_#12", style=filled, type=batch_norm];
"13 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0" [id=13, label="relu_#13", style=filled, type=relu];
"14 UNet/max_pool2d_1" [id=14, label="max_pool2d_#14", style=filled, type=max_pool2d];
"15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=15, label="conv2d_OW256_G2_#15", style=filled, type=conv2d];
"16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=16, label="batch_norm_IW256_OW256_#16", style=filled, type=batch_norm];
"17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/relu_0" [id=17, label="relu_IW256_OW256_#17", style=filled, type=relu];
"18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=18, label="conv2d_IW256_#18", style=filled, type=conv2d];
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=19, label="batch_norm_#19", style=filled, type=batch_norm];
"20 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0" [id=20, label="relu_#20", style=filled, type=relu];
"21 UNet/max_pool2d_2" [id=21, label="max_pool2d_#21", style=filled, type=max_pool2d];
"22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=22, label="conv2d_OW512_G3_#22", style=filled, type=conv2d];
"23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=23, label="batch_norm_IW512_OW512_#23", style=filled, type=batch_norm];
"24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/relu_0" [id=24, label="relu_IW512_OW512_#24", style=filled, type=relu];
"25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=25, label="conv2d_IW512_#25", style=filled, type=conv2d];
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=26, label="batch_norm_#26", style=filled, type=batch_norm];
"27 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0" [id=27, label="relu_#27", style=filled, type=relu];
"28 UNet/max_pool2d_3" [id=28, label="max_pool2d_#28", style=filled, type=max_pool2d];
"29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=29, label="conv2d_OW1024_G4_#29", style=filled, type=conv2d];
"30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=30, label="batch_norm_IW1024_OW1024_#30", style=filled, type=batch_norm];
"31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/relu_0" [id=31, label="relu_IW1024_OW1024_#31", style=filled, type=relu];
"32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=32, label="conv2d_IW1024_#32", style=filled, type=conv2d];
"33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=33, label="batch_norm_#33", style=filled, type=batch_norm];
"34 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/relu_0" [id=34, label="relu_#34", style=filled, type=relu];
"35 UNet/ModuleList[up_path]/UNetUpBlock[0]/NNCFConvTranspose2d[up]/conv_transpose2d_0" [id=35, label="conv_transpose2d_#35", style=filled, type=conv_transpose2d];
"36 UNet/ModuleList[up_path]/UNetUpBlock[0]/__getitem___0" [id=36, label="__getitem___#36", style=filled, type=__getitem__];
"37 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0" [id=37, label="cat_#37", style=filled, type=cat];
"38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=38, label="conv2d_OW512_G5_#38", style=filled, type=conv2d];
"39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=39, label="batch_norm_IW512_OW512_#39", style=filled, type=batch_norm];
"40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=40, label="relu_IW512_OW512_#40", style=filled, type=relu];
"41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=41, label="conv2d_IW512_#41", style=filled, type=conv2d];
"42 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=42, label="batch_norm_#42", style=filled, type=batch_norm];
"43 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=43, label="relu_#43", style=filled, type=relu];
"44 UNet/ModuleList[up_path]/UNetUpBlock[1]/NNCFConvTranspose2d[up]/conv_transpose2d_0" [id=44, label="conv_transpose2d_#44", style=filled, type=conv_transpose2d];
"45 UNet/ModuleList[up_path]/UNetUpBlock[1]/__getitem___0" [id=45, label="__getitem___#45", style=filled, type=__getitem__];
"46 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0" [id=46, label="cat_#46", style=filled, type=cat];
"47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=47, label="conv2d_OW256_G6_#47", style=filled, type=conv2d];
"48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=48, label="batch_norm_IW256_OW256_#48", style=filled, type=batch_norm];
"49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=49, label="relu_IW256_OW256_#49", style=filled, type=relu];
"50 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=50, label="conv2d_IW256_#50", style=filled, type=conv2d];
"51 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=51, label="batch_norm_#51", style=filled, type=batch_norm];
"52 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=52, label="relu_#52", style=filled, type=relu];
"53 UNet/ModuleList[up_path]/UNetUpBlock[2]/NNCFConvTranspose2d[up]/conv_transpose2d_0" [id=53, label="conv_transpose2d_#53", style=filled, type=conv_transpose2d];
"54 UNet/ModuleList[up_path]/UNetUpBlock[2]/__getitem___0" [id=54, label="__getitem___#54", style=filled, type=__getitem__];
"55 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0" [id=55, label="cat_#55", style=filled, type=cat];
"56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=56, label="conv2d_OW128_G7_#56", style=filled, type=conv2d];
"57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=57, label="batch_norm_IW128_OW128_#57", style=filled, type=batch_norm];
"58 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=58, label="relu_IW128_OW128_#58", style=filled, type=relu];
"59 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=59, label="conv2d_IW128_#59", style=filled, type=conv2d];
"60 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=60, label="batch_norm_#60", style=filled, type=batch_norm];
"61 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=61, label="relu_#61", style=filled, type=relu];
"62 UNet/ModuleList[up_path]/UNetUpBlock[3]/NNCFConvTranspose2d[up]/conv_transpose2d_0" [id=62, label="conv_transpose2d_#62", style=filled, type=conv_transpose2d];
"63 UNet/ModuleList[up_path]/UNetUpBlock[3]/__getitem___0" [id=63, label="__getitem___#63", style=filled, type=__getitem__];
"64 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0" [id=64, label="cat_#64", style=filled, type=cat];
"65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=65, label="conv2d_OW64_G8_#65", style=filled, type=conv2d];
"66 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" [id=66, label="batch_norm_IW64_OW64_#66", style=filled, type=batch_norm];
"67 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=67, label="relu_IW64_OW64_#67", style=filled, type=relu];
"68 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=68, label="conv2d_IW64_OW64_G9_#68", style=filled, type=conv2d];
"69 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" [id=69, label="batch_norm_IW64_OW64_#69", style=filled, type=batch_norm];
"70 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=70, label="relu_IW64_OW64_#70", style=filled, type=relu];
"71 UNet/NNCFConv2d[last]/conv2d_0" [color=lightblue, id=71, label="conv2d_IW64_#71", style=filled, type=conv2d];
"72 /nncf_model_output_0" [id=72, label="nncf_model_output_#72", style=filled, type=nncf_model_output];
"0 /nncf_model_input_0" -> "1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 3, 360, 480)", style=solid];
"1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 64, 360, 480)", style=solid];
"2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 64, 360, 480)", style=solid];
"3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/relu_0" -> "4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 64, 360, 480)", style=solid];
"4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 64, 360, 480)", style=solid];
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "6 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 64, 360, 480)", style=solid];
"6 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0" -> "7 UNet/max_pool2d_0"  [label="(1, 64, 360, 480)", style=solid];
"6 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0" -> "63 UNet/ModuleList[up_path]/UNetUpBlock[3]/__getitem___0"  [label="(1, 64, 360, 480)", style=solid];
"7 UNet/max_pool2d_0" -> "8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 64, 180, 240)", style=solid];
"8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 128, 180, 240)", style=solid];
"9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 128, 180, 240)", style=solid];
"10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/relu_0" -> "11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 128, 180, 240)", style=solid];
"11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 128, 180, 240)", style=solid];
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "13 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 128, 180, 240)", style=solid];
"13 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0" -> "14 UNet/max_pool2d_1"  [label="(1, 128, 180, 240)", style=solid];
"13 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0" -> "54 UNet/ModuleList[up_path]/UNetUpBlock[2]/__getitem___0"  [label="(1, 128, 180, 240)", style=solid];
"14 UNet/max_pool2d_1" -> "15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 128, 90, 120)", style=solid];
"15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 256, 90, 120)", style=solid];
"16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 256, 90, 120)", style=solid];
"17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/relu_0" -> "18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 256, 90, 120)", style=solid];
"18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 256, 90, 120)", style=solid];
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "20 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 256, 90, 120)", style=solid];
"20 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0" -> "21 UNet/max_pool2d_2"  [label="(1, 256, 90, 120)", style=solid];
"20 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0" -> "45 UNet/ModuleList[up_path]/UNetUpBlock[1]/__getitem___0"  [label="(1, 256, 90, 120)", style=solid];
"21 UNet/max_pool2d_2" -> "22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 256, 45, 60)", style=solid];
"22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 512, 45, 60)", style=solid];
"23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 512, 45, 60)", style=solid];
"24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/relu_0" -> "25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 512, 45, 60)", style=solid];
"25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 512, 45, 60)", style=solid];
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "27 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 512, 45, 60)", style=solid];
"27 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0" -> "28 UNet/max_pool2d_3"  [label="(1, 512, 45, 60)", style=solid];
"27 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0" -> "36 UNet/ModuleList[up_path]/UNetUpBlock[0]/__getitem___0"  [label="(1, 512, 45, 60)", style=solid];
"28 UNet/max_pool2d_3" -> "29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 512, 22, 30)", style=solid];
"29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 1024, 22, 30)", style=solid];
"30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 1024, 22, 30)", style=solid];
"31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/relu_0" -> "32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 1024, 22, 30)", style=solid];
"32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 1024, 22, 30)", style=solid];
"33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "34 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 1024, 22, 30)", style=solid];
"34 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/relu_0" -> "35 UNet/ModuleList[up_path]/UNetUpBlock[0]/NNCFConvTranspose2d[up]/conv_transpose2d_0"  [label="(1, 1024, 22, 30)", style=solid];
"35 UNet/ModuleList[up_path]/UNetUpBlock[0]/NNCFConvTranspose2d[up]/conv_transpose2d_0" -> "37 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0"  [label="(1, 512, 44, 60)", style=solid];
"36 UNet/ModuleList[up_path]/UNetUpBlock[0]/__getitem___0" -> "37 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0"  [label="(1, 512, 44, 60)", style=solid];
"37 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0" -> "38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 1024, 44, 60)", style=solid];
"38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 512, 44, 60)", style=solid];
"39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 512, 44, 60)", style=solid];
"40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 512, 44, 60)", style=solid];
"41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "42 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 512, 44, 60)", style=solid];
"42 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "43 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 512, 44, 60)", style=solid];
"43 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "44 UNet/ModuleList[up_path]/UNetUpBlock[1]/NNCFConvTranspose2d[up]/conv_transpose2d_0"  [label="(1, 512, 44, 60)", style=solid];
"44 UNet/ModuleList[up_path]/UNetUpBlock[1]/NNCFConvTranspose2d[up]/conv_transpose2d_0" -> "46 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0"  [label="(1, 256, 88, 120)", style=solid];
"45 UNet/ModuleList[up_path]/UNetUpBlock[1]/__getitem___0" -> "46 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0"  [label="(1, 256, 88, 120)", style=solid];
"46 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0" -> "47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 512, 88, 120)", style=solid];
"47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 256, 88, 120)", style=solid];
"48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 256, 88, 120)", style=solid];
"49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "50 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 256, 88, 120)", style=solid];
"50 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "51 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 256, 88, 120)", style=solid];
"51 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "52 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 256, 88, 120)", style=solid];
"52 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "53 UNet/ModuleList[up_path]/UNetUpBlock[2]/NNCFConvTranspose2d[up]/conv_transpose2d_0"  [label="(1, 256, 88, 120)", style=solid];
"53 UNet/ModuleList[up_path]/UNetUpBlock[2]/NNCFConvTranspose2d[up]/conv_transpose2d_0" -> "55 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0"  [label="(1, 128, 176, 240)", style=solid];
"54 UNet/ModuleList[up_path]/UNetUpBlock[2]/__getitem___0" -> "55 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0"  [label="(1, 128, 176, 240)", style=solid];
"55 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0" -> "56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 256, 176, 240)", style=solid];
"56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 128, 176, 240)", style=solid];
"57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "58 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 128, 176, 240)", style=solid];
"58 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "59 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 128, 176, 240)", style=solid];
"59 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "60 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 128, 176, 240)", style=solid];
"60 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "61 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 128, 176, 240)", style=solid];
"61 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "62 UNet/ModuleList[up_path]/UNetUpBlock[3]/NNCFConvTranspose2d[up]/conv_transpose2d_0"  [label="(1, 128, 176, 240)", style=solid];
"62 UNet/ModuleList[up_path]/UNetUpBlock[3]/NNCFConvTranspose2d[up]/conv_transpose2d_0" -> "64 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0"  [label="(1, 64, 352, 480)", style=solid];
"63 UNet/ModuleList[up_path]/UNetUpBlock[3]/__getitem___0" -> "64 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0"  [label="(1, 64, 352, 480)", style=solid];
"64 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0" -> "65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0"  [label="(1, 128, 352, 480)", style=solid];
"65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[0]/conv2d_0" -> "66 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 64, 352, 480)", style=solid];
"66 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[1]/batch_norm_0" -> "67 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="(1, 64, 352, 480)", style=solid];
"67 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "68 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0"  [label="(1, 64, 352, 480)", style=solid];
"68 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFConv2d[3]/conv2d_0" -> "69 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(1, 64, 352, 480)", style=solid];
"69 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/NNCFBatchNorm2d[4]/batch_norm_0" -> "70 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="(1, 64, 352, 480)", style=solid];
"70 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "71 UNet/NNCFConv2d[last]/conv2d_0"  [label="(1, 64, 352, 480)", style=solid];
"71 UNet/NNCFConv2d[last]/conv2d_0" -> "72 /nncf_model_output_0"  [label="(1, 12, 352, 480)", style=solid];
}
