<profile>

<section name = "Vivado HLS Report for 'batch_norm'" level="0">
<item name = "Date">Mon Sep 14 06:22:20 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">model</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.846 ns, 0.38 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.000 ns, 6.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 179, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="FracNet_mul_mul_8fYi_U25">FracNet_mul_mul_8fYi, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_20_fu_219_p2">+, 0, 0, 21, 14, 14</column>
<column name="ret_V_fu_205_p2">+, 0, 0, 22, 15, 15</column>
<column name="overflow_fu_117_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_3_fu_238_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_140_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln785_fu_101_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln786_fu_128_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="or_ln340_35_fu_157_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_444_fu_256_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_145_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln785_fu_107_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln786_fu_134_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_18_fu_179_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln340_492_fu_262_p3">select, 0, 0, 14, 1, 13</column>
<column name="select_ln340_525_fu_278_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln340_fu_163_p3">select, 0, 0, 14, 1, 13</column>
<column name="select_ln388_173_fu_270_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln388_fu_171_p3">select, 0, 0, 15, 1, 15</column>
<column name="xor_ln340_174_fu_250_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_316_fu_244_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_fu_151_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_fu_112_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_9_fu_232_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_fu_123_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">14, 0, 14, 0</column>
<column name="bias_V_int_reg">11, 0, 11, 0</column>
<column name="bias_V_read_reg_295">11, 0, 11, 0</column>
<column name="bias_V_read_reg_295_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="p_Result_7_reg_316">1, 0, 1, 0</column>
<column name="p_Result_s_reg_305">1, 0, 1, 0</column>
<column name="p_Val2_18_reg_322">14, 0, 14, 0</column>
<column name="r_V_4_reg_300">19, 0, 19, 0</column>
<column name="sum_V_int_reg">8, 0, 8, 0</column>
<column name="trunc_ln731_reg_311">13, 0, 13, 0</column>
<column name="weight_V_int_reg">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, batch_norm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, batch_norm, return value</column>
<column name="ap_return">out, 14, ap_ctrl_hs, batch_norm, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, batch_norm, return value</column>
<column name="sum_V">in, 8, ap_none, sum_V, scalar</column>
<column name="weight_V">in, 11, ap_none, weight_V, scalar</column>
<column name="bias_V">in, 11, ap_none, bias_V, scalar</column>
</table>
</item>
</section>
</profile>
