Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=two_dws_fc MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 TwoDwsFcManager \
	DFEModel=MAIA maxFileName=TwoDwsFc target='DFE' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt 
]0; maxJavaRun: TwoDwsFcManager DFEModel=MAIA maxFileName=TwoDwsFc target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : two_dws_fc
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : two_dws_fc.TwoDwsFcManager
Class arguments     : DFEModel=MAIA maxFileName=TwoDwsFc target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Mon 17:17: MaxCompiler version: 2021.1
Mon 17:17: Build "TwoDwsFc" start time: Mon Dec 20 17:17:26 GMT 2021
Mon 17:17: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Mon 17:17: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200
Mon 17:17: Detailed build log available in "_build.log"
Mon 17:17: 
Mon 17:17: ENGINE BUILD PARAMETERS
Mon 17:17: 	              Build name: TwoDwsFc_MAIA_DFE_FREQ_200                                                                      
Mon 17:17: 	             maxFileName: TwoDwsFc                                                                                        
Mon 17:17: 	                  target: DFE                                                                                             
Mon 17:17: 	                DFEModel: MAIA                                                                                            
Mon 17:17: 	              enableMPCX: false                                                                                           
Mon 17:17: 	                bitWidth: 32                                                                                              
Mon 17:17: 	                     WBW: 32                                                                                              
Mon 17:17: 	                   DTYPE: fixed                                                                                           
Mon 17:17: 	           NUM_FRAC_BITS: 8                                                                                               
Mon 17:17: 	                      PF: 1                                                                                               
Mon 17:17: 	                      PC: 1                                                                                               
Mon 17:17: 	                      PK: 1                                                                                               
Mon 17:17: 	                       H: 1                                                                                               
Mon 17:17: 	                       W: 1                                                                                               
Mon 17:17: 	                       C: 1                                                                                               
Mon 17:17: 	                       F: 1                                                                                               
Mon 17:17: 	                       K: 1                                                                                               
Mon 17:17: 	                     PAD: 0                                                                                               
Mon 17:17: 	                       S: 1                                                                                               
Mon 17:17: 	                     SEQ: 0                                                                                               
Mon 17:17: 	                    FREQ: 200                                                                                             
Mon 17:17: 	                USE_DRAM: false                                                                                           
Mon 17:17: 	                 USE_BNN: false                                                                                           
Mon 17:17: 	            USE_WINOGRAD: false                                                                                           
Mon 17:17: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                           
Mon 17:17: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                               
Mon 17:17: 	                   DEBUG: false                                                                                           
Mon 17:17: 	           COEFF_ON_CHIP: false                                                                                           
Mon 17:17: 	              INIT_COEFF: false                                                                                           
Mon 17:17: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt
Mon 17:17: Generating kernel conv1 ...
Mon 17:18: Instantiating kernel "conv1"
Mon 17:18: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: coeffOnChip = true
Mon 17:18: Input height = 32, output height = 32, pad = 1
Mon 17:18: Counter H = 34 W = 34
Mon 17:18: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:18: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:18: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Mon 17:18: Building line buffer for "conv1" ...
Mon 17:18: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:18: Line buffer input vector size: 1, output vector size: 9.
Mon 17:18: Number of separated line buffers: 1
Mon 17:18: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:18: Size of line buffer output: 3
Mon 17:18: Number of line buffer output chunks: 3
Mon 17:18: Connecting outputs from chunk (#000) ...
Mon 17:18: Connecting outputs from chunk (#001) ...
Mon 17:18: Connecting outputs from chunk (#002) ...
Mon 17:18: Building the CORE arithmetic unit for "conv1_dw" ...
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: CORE ifmap vector size: 9
Mon 17:18: CORE coefficient vector size: 9
Mon 17:18: CORE ofmap vector size: 1
Mon 17:18: Ifmap buffer configuration 32768 x 1
Mon 17:18: loop = false
Mon 17:18: Building the CORE arithmetic unit for "conv1_pw" ...
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: CORE ifmap vector size: 1
Mon 17:18: CORE coefficient vector size: 1
Mon 17:18: CORE ofmap vector size: 1
Mon 17:18: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Mon 17:18: Depthwise coeff ROM depth = 32
Mon 17:18: Pointwise coeff ROM depth = 1024
Mon 17:18: Read for key = conv1_dw
Mon 17:18: Read for key = conv1_pw
Mon 17:18: Compiling kernel "conv1"
Mon 17:18: 
Mon 17:18: Generating kernel conv2 ...
Mon 17:18: Instantiating kernel "conv2"
Mon 17:18: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: coeffOnChip = true
Mon 17:18: Input height = 32, output height = 32, pad = 1
Mon 17:18: Counter H = 34 W = 34
Mon 17:18: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:18: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:18: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Mon 17:18: Building line buffer for "conv2" ...
Mon 17:18: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:18: Line buffer input vector size: 1, output vector size: 9.
Mon 17:18: Number of separated line buffers: 1
Mon 17:18: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:18: Size of line buffer output: 3
Mon 17:18: Number of line buffer output chunks: 3
Mon 17:18: Connecting outputs from chunk (#000) ...
Mon 17:18: Connecting outputs from chunk (#001) ...
Mon 17:18: Connecting outputs from chunk (#002) ...
Mon 17:18: Building the CORE arithmetic unit for "conv2_dw" ...
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: CORE ifmap vector size: 9
Mon 17:18: CORE coefficient vector size: 9
Mon 17:18: CORE ofmap vector size: 1
Mon 17:18: Ifmap buffer configuration 1024 x 1
Mon 17:18: loop = false
Mon 17:18: Building the CORE arithmetic unit for "conv2_pw" ...
Mon 17:18: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:18: CORE ifmap vector size: 1
Mon 17:18: CORE coefficient vector size: 1
Mon 17:18: CORE ofmap vector size: 1
Mon 17:18: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Mon 17:18: Depthwise coeff ROM depth = 32
Mon 17:18: Pointwise coeff ROM depth = 1024
Mon 17:18: Read for key = conv2_dw
Mon 17:18: Read for key = conv2_pw
Mon 17:18: Compiling kernel "conv2"
Mon 17:18: 
Mon 17:18: Generating padding kernels for DRAM access
Mon 17:18: Instantiating kernel "ifmap_unpad"
Mon 17:18: Compiling kernel "ifmap_unpad"
Mon 17:18: 
Mon 17:18: Instantiating kernel "ofmap_pad"
Mon 17:18: Compiling kernel "ofmap_pad"
Mon 17:18: 
Mon 17:18: Setting up stream connections for conv1
Mon 17:18: Setting up stream connections for conv2
Mon 17:18: DRAM will be used to build the design
Mon 17:18: Setup streams for kernel "conv1"
Mon 17:18: # cycles:       1183744
Mon 17:18: # ifmap stream: 32768
Mon 17:18: # coeff stream: 9504
Mon 17:18: # ofmap stream: 32768
Mon 17:18: coeff vec size: 9
Mon 17:18: coeff stream bit width: 72
Mon 17:18: coeff stream chunk size: 9
Mon 17:18: Setup streams for kernel "conv2"
Mon 17:18: # cycles:       1183744
Mon 17:18: # ifmap stream: 32768
Mon 17:18: # coeff stream: 9504
Mon 17:18: # ofmap stream: 32768
Mon 17:18: coeff vec size: 9
Mon 17:18: coeff stream bit width: 72
Mon 17:18: coeff stream chunk size: 9
Mon 17:18: Generating input files (VHDL, netlists, vendor specific IP cores)
Mon 20:03: Running back-end  build (15 phases)
Mon 20:03: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Mon 20:03: (2/15) - Synthesize DFE Modules (VivadoSynth)
Mon 20:03: Executing Synthesis Strategy VIVADO_DEFAULT
Mon 20:19: (3/15) - Generate Resource Report (VivadoResourceUsage)
Mon 20:19: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Mon 20:19: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Mon 20:19: 
Mon 20:19: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Mon 20:19: For this compile, we estimate this process may take longer than 1 hour.
Mon 20:19: We recommend running in simulation to verify correctness before building hardware.
Mon 20:19: 
Mon 20:19: PRELIMINARY RESOURCE USAGE
Mon 20:19: FPGA: xcVU9P-FLGB2104-2-E
Mon 20:19: Logic utilization:      215326 / 3546720 (6.07%)
Mon 20:19:   LUTs:                  84380 / 1182240 (7.14%)
Mon 20:19:   Primary FFs:          130946 / 2364480 (5.54%)
Mon 20:19: DSP blocks:                 29 / 6840    (0.42%)
Mon 20:19: Block memory (BRAM18):     573 / 4320    (13.26%)
Mon 20:19: Block memory (URAM):         4 / 960     (0.42%)
Mon 20:19: 
Mon 20:19: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Mon 20:19: 
Mon 20:19: PRELIMINARY POWER REPORT
Mon 20:19: Total On-Chip Power (W) 9.66 (budget: 91.80) 
Mon 20:19: Dynamic Power (W)       7.00 
Mon 20:19: Device Static Power(W)  2.66 
Mon 20:19: 
Mon 20:19: (7/15) - Place DFE (VivadoImplementation)
Mon 20:19: Executing the following 5 Implementation Strategies in 5 threads:
Mon 20:19:  - VIVADO_DEFAULT
Mon 20:19:  - MAXELER1
Mon 20:19:  - MAXELER2
Mon 20:19:  - MAXELER3
Mon 20:19:  - MAXELER4
Mon 21:49: Implementation: Strategy "MAXELER4" met timing with score 0 (best score 0)
Mon 21:49: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Mon 21:49: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Mon 21:49: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Mon 21:49: Implementation: Strategy "MAXELER3" was cancelled (no timing score)
Mon 21:49: (8/15) - Generate Resource Report (VivadoResourceUsage)
Mon 21:49: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Mon 21:49: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Mon 21:49: 
Mon 21:49: FINAL POWER REPORT
Mon 21:49: Total On-Chip Power (W) 11.18 (budget: 91.80) 
Mon 21:49: Dynamic Power (W)        8.49 
Mon 21:49: Device Static Power(W)   2.68 
Mon 21:49: 
Mon 21:49: (11/15) - Generate Configuration (VivadoBitgen)
Mon 21:57: (12/15) - Update Checksum (VivadoUpdateChecksum)
Mon 22:00: (13/15) - Convert Programming File (VivadoCfgfileGen)
Mon 22:00: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Mon 22:00: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Mon 22:00: 
Mon 22:00: FINAL RESOURCE USAGE
Mon 22:00: FPGA: xcVU9P-FLGB2104-2-E
Mon 22:00: Logic utilization:      196015 / 3546720 (5.53%)
Mon 22:00:   LUTs:                  74510 / 1182240 (6.30%)
Mon 22:00:   Primary FFs:          121505 / 2364480 (5.14%)
Mon 22:00: DSP blocks:                 29 / 6840    (0.42%)
Mon 22:00: Block memory (BRAM18):     573 / 4320    (13.26%)
Mon 22:00: Block memory (URAM):         4 / 960     (0.42%)
Mon 22:00: 
Mon 22:00: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max (MD5Sum: cef601f3ccca4e8ba916f29cbd5b2e87)
Mon 22:00: Build completed: Mon Dec 20 22:00:34 GMT 2021 (took 4 hours, 43 mins, 7 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/../scratch/TwoDwsFc.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/../scratch/TwoDwsFc.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max TwoDwsFc_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_4844733414191948372/cobject/max_169218184919412614.c -o /tmp/sliccompile_4844733414191948372/cobject/max_169218184919412614.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results/TwoDwsFc.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_3093207999882226534.o 
ld -r /tmp/sliccompile_4844733414191948372/cobject/max_169218184919412614.c.o max_3093207999882226534.o -o TwoDwsFc_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc'
g++ ../../src/two_dws_fc/TwoDwsFcCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_FREQ_200/results -DDESIGN_NAME=TwoDwsFc -c -o TwoDwsFc_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o TwoDwsFc_FREQ_200_dfe TwoDwsFc_FREQ_200_dfe.o TwoDwsFc_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
