{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669819269203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669819269203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:41:08 2022 " "Processing started: Wed Nov 30 22:41:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669819269203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669819269203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD_FPGA_Lab -c DSD_FPGA_Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD_FPGA_Lab -c DSD_FPGA_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669819269203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1669819269864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/pkg/lcd.pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lib/pkg/lcd.pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 itc_lcd " "Found design unit 1: itc_lcd" {  } { { "lib/pkg/lcd.pkg.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/pkg/lcd.pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 itc_lcd-body " "Found design unit 2: itc_lcd-body" {  } { { "lib/pkg/lcd.pkg.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/pkg/lcd.pkg.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/pkg/itc.pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lib/pkg/itc.pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 itc " "Found design unit 1: itc" {  } { { "lib/pkg/itc.pkg.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/pkg/itc.pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 itc-body " "Found design unit 2: itc-body" {  } { { "lib/pkg/itc.pkg.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/pkg/itc.pkg.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/uart_txt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/uart_txt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_txt-arch " "Found design unit 1: uart_txt-arch" {  } { { "lib/util/uart_txt.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/uart_txt.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270552 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_txt " "Found entity 1: uart_txt" {  } { { "lib/util/uart_txt.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/uart_txt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-arch " "Found design unit 1: uart-arch" {  } { { "lib/util/uart.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/uart.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270552 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "lib/util/uart.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/uart.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Found design unit 1: timer-arch" {  } { { "lib/util/timer.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "lib/util/timer.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arch " "Found design unit 1: pwm-arch" {  } { { "lib/util/pwm.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/pwm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "lib/util/pwm.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/pwm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-arch " "Found design unit 1: i2c-arch" {  } { { "lib/util/i2c.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/i2c.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "lib/util/i2c.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/i2c.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge-arch " "Found design unit 1: edge-arch" {  } { { "lib/util/edge.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/edge.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270584 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge " "Found entity 1: edge" {  } { { "lib/util/edge.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "lib/util/debounce.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/debounce.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270615 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "lib/util/debounce.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/util/clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/util/clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk-arch " "Found design unit 1: clk-arch" {  } { { "lib/util/clk.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/clk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270615 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "lib/util/clk.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsd_fpga_lab01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsd_fpga_lab01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSD_FPGA_Lab01-arch " "Found design unit 1: DSD_FPGA_Lab01-arch" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270631 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSD_FPGA_Lab01 " "Found entity 1: DSD_FPGA_Lab01" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669819270631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669819270631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSD_FPGA_Lab01 " "Elaborating entity \"DSD_FPGA_Lab01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669819270709 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "seg DSD_FPGA_Lab01.vhd(12) " "Using initial value X (don't care) for net \"seg\" at DSD_FPGA_Lab01.vhd(12)" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669819270771 "|DSD_FPGA_Lab01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669819271787 "|DSD_FPGA_Lab01|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669819271787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669819272006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "DSD_FPGA_Lab01.vhd" "" { Text "C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669819272068 "|DSD_FPGA_Lab01|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669819272068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669819272068 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669819272068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669819272068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669819272146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 22:41:12 2022 " "Processing ended: Wed Nov 30 22:41:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669819272146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669819272146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669819272146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669819272146 ""}
