$date
	Thu Aug 24 20:29:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_add_sub $end
$var wire 32 ! result [31:0] $end
$var reg 32 " X [31:0] $end
$var reg 32 # Y [31:0] $end
$var reg 1 $ a_s $end
$scope module dut $end
$var wire 32 % X [31:0] $end
$var wire 32 & Y [31:0] $end
$var wire 1 $ a_s $end
$var wire 32 ' result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010001111001010110000010000 '
b10100000111001010110000010000 &
b11110110001000000000000000000000 %
0$
b10100000111001010110000010000 #
b11110110001000000000000000000000 "
b1010001111001010110000010000 !
$end
#10
b11100010000000110101001111110000 !
b11100010000000110101001111110000 '
1$
#20
