

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Jan 25 15:52:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4507009|  4507009|  4507009|  4507009|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  4507008|  4507008|       582|          -|          -|  7744|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |      577|      577|         4|          2|          1|   288|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_2.cpp:8]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.0>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i13 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [cnn/conv_2.cpp:8]   --->   Operation 11 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_3, %Filter2_Loop_end ]" [cnn/conv_2.cpp:35]   --->   Operation 12 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i11 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [cnn/conv_2.cpp:11]   --->   Operation 13 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln35_5, %Filter2_Loop_end ]" [cnn/conv_2.cpp:35]   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.09ns)   --->   "%icmp_ln8 = icmp eq i13 %indvar_flatten43, -448" [cnn/conv_2.cpp:8]   --->   Operation 16 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.67ns)   --->   "%add_ln8 = add i13 %indvar_flatten43, 1" [cnn/conv_2.cpp:8]   --->   Operation 17 'add' 'add_ln8' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [cnn/conv_2.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/conv_2.cpp:8]   --->   Operation 19 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7744, i64 7744, i64 7744)"   --->   Operation 21 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten29, 704" [cnn/conv_2.cpp:11]   --->   Operation 22 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0" [cnn/conv_2.cpp:35]   --->   Operation 23 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [cnn/conv_2.cpp:35]   --->   Operation 24 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_3 to i8" [cnn/conv_2.cpp:35]   --->   Operation 25 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 %zext_ln35, 11" [cnn/conv_2.cpp:35]   --->   Operation 26 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [cnn/conv_2.cpp:35]   --->   Operation 27 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %f_0, -64" [cnn/conv_2.cpp:14]   --->   Operation 28 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [cnn/conv_2.cpp:35]   --->   Operation 29 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln35, 1" [cnn/conv_2.cpp:11]   --->   Operation 30 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [cnn/conv_2.cpp:35]   --->   Operation 32 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %or_ln35, i7 0, i7 %f_0" [cnn/conv_2.cpp:35]   --->   Operation 33 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%select_ln35_5 = select i1 %and_ln35, i4 %c, i4 %select_ln35" [cnn/conv_2.cpp:35]   --->   Operation 34 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i4 %select_ln35_5 to i8" [cnn/conv_2.cpp:35]   --->   Operation 35 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_10, %mul_ln35" [cnn/conv_2.cpp:35]   --->   Operation 36 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln35, i6 0)" [cnn/conv_2.cpp:11]   --->   Operation 37 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str223) nounwind" [cnn/conv_2.cpp:15]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str223)" [cnn/conv_2.cpp:15]   --->   Operation 39 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln35_4 to i64" [cnn/conv_2.cpp:26]   --->   Operation 40 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i7 %select_ln35_4 to i16" [cnn/conv_2.cpp:35]   --->   Operation 41 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i7 %select_ln35_4 to i14" [cnn/conv_2.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.81ns)   --->   "%add_ln35_5 = add i14 %zext_ln35_12, %tmp_18_cast" [cnn/conv_2.cpp:35]   --->   Operation 43 'add' 'add_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i14 %add_ln35_5 to i64" [cnn/conv_2.cpp:35]   --->   Operation 44 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [cnn/conv_2.cpp:35]   --->   Operation 45 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_2.cpp:18]   --->   Operation 46 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_2.cpp:41]   --->   Operation 47 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i9 [ 0, %Filter2_Loop_begin ], [ %add_ln18_1, %Filter1_Loop ]" [cnn/conv_2.cpp:18]   --->   Operation 48 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18_1, %Filter1_Loop ]" [cnn/conv_2.cpp:18]   --->   Operation 49 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %Filter2_Loop_begin ], [ %select_ln21_3, %Filter1_Loop ]" [cnn/conv_2.cpp:21]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln21_1, %Filter1_Loop ]" [cnn/conv_2.cpp:21]   --->   Operation 51 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3, %Filter1_Loop ]"   --->   Operation 52 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop ]"   --->   Operation 53 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn/conv_2.cpp:21]   --->   Operation 54 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln35_5, %zext_ln21" [cnn/conv_2.cpp:26]   --->   Operation 55 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp eq i9 %indvar_flatten21, -224" [cnn/conv_2.cpp:18]   --->   Operation 56 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln18_1 = add i9 %indvar_flatten21, 1" [cnn/conv_2.cpp:18]   --->   Operation 57 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %Filter1_Loop" [cnn/conv_2.cpp:18]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_2.cpp:18]   --->   Operation 59 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp eq i8 %indvar_flatten, 96" [cnn/conv_2.cpp:21]   --->   Operation 60 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [cnn/conv_2.cpp:18]   --->   Operation 61 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [cnn/conv_2.cpp:18]   --->   Operation 62 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %select_ln18_1 to i5" [cnn/conv_2.cpp:26]   --->   Operation 63 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [cnn/conv_2.cpp:26]   --->   Operation 64 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_3 to i5" [cnn/conv_2.cpp:26]   --->   Operation 65 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [cnn/conv_2.cpp:26]   --->   Operation 66 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [cnn/conv_2.cpp:26]   --->   Operation 67 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln18_1 to i4" [cnn/conv_2.cpp:18]   --->   Operation 68 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln35_3, %zext_ln18" [cnn/conv_2.cpp:18]   --->   Operation 69 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln18 to i8" [cnn/conv_2.cpp:26]   --->   Operation 70 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_3)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [cnn/conv_2.cpp:26]   --->   Operation 71 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln21, true" [cnn/conv_2.cpp:18]   --->   Operation 72 'xor' 'xor_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.42ns)   --->   "%icmp_ln24 = icmp eq i6 %ch_0, -32" [cnn/conv_2.cpp:24]   --->   Operation 73 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln24, %xor_ln18" [cnn/conv_2.cpp:18]   --->   Operation 74 'and' 'and_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [cnn/conv_2.cpp:21]   --->   Operation 75 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln18, %icmp_ln21" [cnn/conv_2.cpp:21]   --->   Operation 76 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i6 0, i6 %ch_0" [cnn/conv_2.cpp:21]   --->   Operation 77 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc to i4" [cnn/conv_2.cpp:21]   --->   Operation 78 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %and_ln18, i2 %wc, i2 %select_ln18" [cnn/conv_2.cpp:21]   --->   Operation 79 'select' 'select_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln21_1 to i6" [cnn/conv_2.cpp:21]   --->   Operation 80 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i6 %zext_ln21_2, %sext_ln26" [cnn/conv_2.cpp:26]   --->   Operation 81 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_1 to i5" [cnn/conv_2.cpp:26]   --->   Operation 82 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln26, i5 0)" [cnn/conv_2.cpp:26]   --->   Operation 83 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %select_ln35_5, %zext_ln21_1" [cnn/conv_2.cpp:26]   --->   Operation 84 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln18_2 = select i1 %icmp_ln21, i4 %select_ln35_5, i4 %add_ln26" [cnn/conv_2.cpp:18]   --->   Operation 85 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln18, i4 %add_ln26_2, i4 %select_ln18_2" [cnn/conv_2.cpp:21]   --->   Operation 86 'select' 'select_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %select_ln21_2 to i8" [cnn/conv_2.cpp:26]   --->   Operation 87 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_3 = add i8 %zext_ln26_5, %mul_ln26" [cnn/conv_2.cpp:26]   --->   Operation 88 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln26_3, i5 0)" [cnn/conv_2.cpp:21]   --->   Operation 89 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i13 %tmp_9 to i14" [cnn/conv_2.cpp:21]   --->   Operation 90 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %select_ln21 to i10" [cnn/conv_2.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %select_ln21 to i14" [cnn/conv_2.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i10 %zext_ln26_4, %tmp_4" [cnn/conv_2.cpp:26]   --->   Operation 93 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_25_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln26_4, i6 0)" [cnn/conv_2.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_25_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.07ns)   --->   "%add_ln26_5 = add i16 %zext_ln35_11, %tmp_25_cast" [cnn/conv_2.cpp:26]   --->   Operation 95 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i16 %add_ln26_5 to i64" [cnn/conv_2.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln26_7" [cnn/conv_2.cpp:26]   --->   Operation 97 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.67ns)   --->   "%add_ln26_6 = add i14 %zext_ln26_6, %zext_ln21_3" [cnn/conv_2.cpp:26]   --->   Operation 98 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i14 %add_ln26_6 to i64" [cnn/conv_2.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* @max_pool_1_out, i64 0, i64 %zext_ln26_8" [cnn/conv_2.cpp:26]   --->   Operation 100 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 101 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 102 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 102 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_3 : Operation 103 [1/1] (1.91ns)   --->   "%add_ln21 = add i8 %indvar_flatten, 1" [cnn/conv_2.cpp:21]   --->   Operation 103 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.24ns)   --->   "%select_ln21_3 = select i1 %icmp_ln21, i8 1, i8 %add_ln21" [cnn/conv_2.cpp:21]   --->   Operation 104 'select' 'select_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 105 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 105 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 106 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_4 : Operation 107 [2/2] (12.3ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 107 'fmul' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.82ns)   --->   "%ch = add i6 %select_ln21, 1" [cnn/conv_2.cpp:24]   --->   Operation 108 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 109 [1/2] (12.3ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 109 'fmul' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [cnn/conv_2.cpp:26]   --->   Operation 110 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str526) nounwind" [cnn/conv_2.cpp:25]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str526)" [cnn/conv_2.cpp:25]   --->   Operation 115 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str627) nounwind" [cnn/conv_2.cpp:26]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [cnn/conv_2.cpp:26]   --->   Operation 117 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str526, i32 %tmp_1)" [cnn/conv_2.cpp:27]   --->   Operation 118 'specregionend' 'empty_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 119 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln26" [cnn/conv_2.cpp:31]   --->   Operation 120 'getelementptr' 'conv_2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 121 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 122 [1/1] (1.87ns)   --->   "%f = add i7 1, %select_ln35_4" [cnn/conv_2.cpp:14]   --->   Operation 122 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.63ns)   --->   "%add_ln11_1 = add i11 1, %indvar_flatten29" [cnn/conv_2.cpp:11]   --->   Operation 123 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11_1" [cnn/conv_2.cpp:11]   --->   Operation 124 'select' 'select_ln11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 25.8>
ST_8 : Operation 125 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 125 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 126 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 126 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 33.5>
ST_9 : Operation 127 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 127 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_2.cpp:34]   --->   Operation 128 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_2.cpp:34]   --->   Operation 129 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_2.cpp:34]   --->   Operation 130 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_2.cpp:34]   --->   Operation 131 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_2.cpp:34]   --->   Operation 132 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [cnn/conv_2.cpp:34]   --->   Operation 133 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 134 'fcmp' 'tmp_s' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_s" [cnn/conv_2.cpp:34]   --->   Operation 135 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 136 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [cnn/conv_2.cpp:35]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str223, i32 %tmp_7)" [cnn/conv_2.cpp:38]   --->   Operation 138 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_2.cpp:14]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 0111111111]
indvar_flatten43    (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0010000000]
indvar_flatten29    (phi              ) [ 0011111100]
c_0                 (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
icmp_ln8            (icmp             ) [ 0011111111]
add_ln8             (add              ) [ 0111111111]
br_ln8              (br               ) [ 0000000000]
r                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty_18            (speclooptripcount) [ 0000000000]
icmp_ln11           (icmp             ) [ 0001111100]
select_ln35         (select           ) [ 0000000000]
select_ln35_3       (select           ) [ 0111111111]
zext_ln35           (zext             ) [ 0000000000]
mul_ln35            (mul              ) [ 0000000000]
xor_ln35            (xor              ) [ 0000000000]
icmp_ln14           (icmp             ) [ 0000000000]
and_ln35            (and              ) [ 0000000000]
c                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
or_ln35             (or               ) [ 0000000000]
select_ln35_4       (select           ) [ 0001111100]
select_ln35_5       (select           ) [ 0111111111]
zext_ln35_10        (zext             ) [ 0000000000]
add_ln35            (add              ) [ 0000000000]
tmp_18_cast         (bitconcatenate   ) [ 0000000000]
specloopname_ln15   (specloopname     ) [ 0000000000]
tmp_7               (specregionbegin  ) [ 0001111111]
zext_ln26           (zext             ) [ 0001111100]
zext_ln35_11        (zext             ) [ 0001111000]
zext_ln35_12        (zext             ) [ 0000000000]
add_ln35_5          (add              ) [ 0000000000]
zext_ln35_13        (zext             ) [ 0000000000]
conv_out_addr       (getelementptr    ) [ 0001111111]
br_ln18             (br               ) [ 0011111111]
ret_ln41            (ret              ) [ 0000000000]
indvar_flatten21    (phi              ) [ 0001000000]
wr_0                (phi              ) [ 0001000000]
indvar_flatten      (phi              ) [ 0001000000]
wc_0                (phi              ) [ 0001000000]
w_sum_2             (phi              ) [ 0001111111]
ch_0                (phi              ) [ 0001000000]
zext_ln21           (zext             ) [ 0000000000]
add_ln26            (add              ) [ 0000000000]
icmp_ln18           (icmp             ) [ 0011111111]
add_ln18_1          (add              ) [ 0011111111]
br_ln18             (br               ) [ 0000000000]
wr                  (add              ) [ 0000000000]
icmp_ln21           (icmp             ) [ 0000000000]
select_ln18         (select           ) [ 0000000000]
select_ln18_1       (select           ) [ 0011111111]
zext_ln26_1         (zext             ) [ 0000000000]
tmp_3               (bitconcatenate   ) [ 0000000000]
zext_ln26_2         (zext             ) [ 0000000000]
sub_ln26            (sub              ) [ 0000000000]
sext_ln26           (sext             ) [ 0000000000]
zext_ln18           (zext             ) [ 0000000000]
add_ln18            (add              ) [ 0000000000]
zext_ln26_3         (zext             ) [ 0000000000]
mul_ln26            (mul              ) [ 0000000000]
xor_ln18            (xor              ) [ 0000000000]
icmp_ln24           (icmp             ) [ 0000000000]
and_ln18            (and              ) [ 0000000000]
wc                  (add              ) [ 0000000000]
or_ln21             (or               ) [ 0000000000]
select_ln21         (select           ) [ 0000100000]
zext_ln21_1         (zext             ) [ 0000000000]
select_ln21_1       (select           ) [ 0011111111]
zext_ln21_2         (zext             ) [ 0000000000]
add_ln26_1          (add              ) [ 0000000000]
trunc_ln26          (trunc            ) [ 0000000000]
tmp_4               (bitconcatenate   ) [ 0000000000]
add_ln26_2          (add              ) [ 0000000000]
select_ln18_2       (select           ) [ 0000000000]
select_ln21_2       (select           ) [ 0000000000]
zext_ln26_5         (zext             ) [ 0000000000]
add_ln26_3          (add              ) [ 0000000000]
tmp_9               (bitconcatenate   ) [ 0000000000]
zext_ln21_3         (zext             ) [ 0000000000]
zext_ln26_4         (zext             ) [ 0000000000]
zext_ln26_6         (zext             ) [ 0000000000]
add_ln26_4          (add              ) [ 0000000000]
tmp_25_cast         (bitconcatenate   ) [ 0000000000]
add_ln26_5          (add              ) [ 0000000000]
zext_ln26_7         (zext             ) [ 0000000000]
conv_2_weights_addr (getelementptr    ) [ 0000100000]
add_ln26_6          (add              ) [ 0000000000]
zext_ln26_8         (zext             ) [ 0000000000]
max_pool_1_out_addr (getelementptr    ) [ 0000100000]
add_ln21            (add              ) [ 0000000000]
select_ln21_3       (select           ) [ 0011111111]
conv_2_weights_load (load             ) [ 0001010000]
max_pool_1_out_load (load             ) [ 0001010000]
ch                  (add              ) [ 0011111111]
tmp_5               (fmul             ) [ 0000101000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
specloopname_ln25   (specloopname     ) [ 0000000000]
tmp_1               (specregionbegin  ) [ 0000000000]
specpipeline_ln26   (specpipeline     ) [ 0000000000]
w_sum_3             (fadd             ) [ 0011111111]
empty_16            (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0011111111]
conv_2_bias_addr    (getelementptr    ) [ 0000000010]
f                   (add              ) [ 0110000011]
add_ln11_1          (add              ) [ 0000000000]
select_ln11         (select           ) [ 0110000011]
conv_2_bias_load    (load             ) [ 0000000001]
w_sum               (fadd             ) [ 0000000000]
bitcast_ln34        (bitcast          ) [ 0000000000]
tmp                 (partselect       ) [ 0000000000]
trunc_ln34          (trunc            ) [ 0000000000]
icmp_ln34           (icmp             ) [ 0000000000]
icmp_ln34_1         (icmp             ) [ 0000000000]
or_ln34             (or               ) [ 0000000000]
tmp_s               (fcmp             ) [ 0000000000]
and_ln34            (and              ) [ 0000000000]
w_sum_1             (select           ) [ 0000000000]
store_ln35          (store            ) [ 0000000000]
empty_17            (specregionend    ) [ 0000000000]
br_ln14             (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_2_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str526"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str627"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="conv_out_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="14" slack="0"/>
<pin id="122" dir="1" index="3" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv_2_weights_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="max_pool_1_out_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="14" slack="0"/>
<pin id="136" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="conv_2_bias_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="2"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln35_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="4"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten43_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="1"/>
<pin id="171" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten43_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="13" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="r_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten29_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="1"/>
<pin id="193" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten29_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="11" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="c_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="c_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="f_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="f_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="7" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvar_flatten21_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="1"/>
<pin id="227" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten21_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="wr_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="wr_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="2" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="indvar_flatten_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="wc_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="wc_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="w_sum_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="w_sum_2_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="ch_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="1"/>
<pin id="283" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="ch_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="6" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln8_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln11_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln35_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln35_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="4" slack="0"/>
<pin id="347" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln35_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln35_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln14_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="7" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln35_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="c_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln35_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln35_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln35_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln35_10_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_10/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_18_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_cast/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln26_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln35_11_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_11/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln35_12_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_12/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln35_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="14" slack="0"/>
<pin id="427" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln35_13_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_13/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln21_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln26_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln18_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln18_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="wr_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln21_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln18_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="2" slack="0"/>
<pin id="472" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln18_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="0" index="2" bw="2" slack="0"/>
<pin id="480" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln26_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln26_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln26_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln26_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln18_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln18_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln26_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln18_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln24_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln18_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="wc_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln21_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln21_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="6" slack="0"/>
<pin id="557" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln21_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="0"/>
<pin id="563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln21_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="0" index="2" bw="2" slack="0"/>
<pin id="569" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln21_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln26_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="5" slack="0"/>
<pin id="580" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln26_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln26_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln18_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="1"/>
<pin id="603" dir="0" index="2" bw="4" slack="0"/>
<pin id="604" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln21_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln26_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="13" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln21_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="13" slack="0"/>
<pin id="628" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln26_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln26_6_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln26_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="0"/>
<pin id="641" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_25_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="0" index="1" bw="10" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_cast/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln26_5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln26_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln26_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="13" slack="0"/>
<pin id="665" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln26_8_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="14" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln21_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="select_ln21_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="8" slack="0"/>
<pin id="683" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="ch_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="1"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="f_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="7" slack="2"/>
<pin id="695" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln11_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="2"/>
<pin id="700" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln11_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="2"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="11" slack="0"/>
<pin id="707" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="bitcast_ln34_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="0" index="3" bw="6" slack="0"/>
<pin id="719" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln34_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln34_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln34_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="23" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln34_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="and_ln34_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="w_sum_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="32" slack="0"/>
<pin id="756" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/9 "/>
</bind>
</comp>

<comp id="761" class="1007" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="4" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="770" class="1007" name="grp_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="0"/>
<pin id="773" dir="0" index="2" bw="4" slack="0"/>
<pin id="774" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/3 add_ln26_3/3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln8_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln8_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="13" slack="0"/>
<pin id="785" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln11_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln35_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="select_ln35_4_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="2"/>
<pin id="801" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35_4 "/>
</bind>
</comp>

<comp id="804" class="1005" name="select_ln35_5_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln26_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="2"/>
<pin id="814" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="817" class="1005" name="zext_ln35_11_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_11 "/>
</bind>
</comp>

<comp id="822" class="1005" name="conv_out_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="4"/>
<pin id="824" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln18_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_ln18_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="0"/>
<pin id="833" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln18_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="select_ln21_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="1"/>
<pin id="843" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="846" class="1005" name="select_ln21_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="conv_2_weights_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="15" slack="1"/>
<pin id="853" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="max_pool_1_out_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="13" slack="1"/>
<pin id="858" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln21_3_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="conv_2_weights_load_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="871" class="1005" name="max_pool_1_out_load_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="ch_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="1"/>
<pin id="878" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_5_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="886" class="1005" name="w_sum_3_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="891" class="1005" name="conv_2_bias_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="1"/>
<pin id="893" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="f_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="7" slack="1"/>
<pin id="898" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="901" class="1005" name="select_ln11_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="1"/>
<pin id="903" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="906" class="1005" name="conv_2_bias_load_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="125" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="132" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="269" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="158" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="298" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="139" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="145" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="292" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="173" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="173" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="184" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="195" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="207" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="329" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="323" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="184" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="329" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="218" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="335" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="367" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="329" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="218" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="367" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="373" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="335" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="385" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="385" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="385" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="405" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="438"><net_src comp="262" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="229" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="229" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="240" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="251" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="262" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="462" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="456" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="240" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="476" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="484" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="476" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="462" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="34" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="285" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="523" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="468" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="535" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="462" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="285" pin="4"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="541" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="535" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="541" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="468" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="506" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="74" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="561" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="462" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="439" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="535" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="595" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="600" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="76" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="619" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="553" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="553" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="630" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="587" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="78" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="666"><net_src comp="634" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="626" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="677"><net_src comp="251" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="80" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="462" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="80" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="673" pin="2"/><net_sink comp="679" pin=2"/></net>

<net id="691"><net_src comp="82" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="104" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="106" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="191" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="292" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="108" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="110" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="112" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="727"><net_src comp="710" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="714" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="114" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="724" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="116" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="728" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="305" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="292" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="56" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="752" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="766"><net_src comp="351" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="32" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="401" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="761" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="775"><net_src comp="519" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="68" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="615" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="770" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="782"><net_src comp="311" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="317" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="791"><net_src comp="329" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="796"><net_src comp="343" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="802"><net_src comp="385" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="807"><net_src comp="393" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="815"><net_src comp="412" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="820"><net_src comp="416" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="825"><net_src comp="118" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="830"><net_src comp="444" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="450" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="839"><net_src comp="476" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="844"><net_src comp="553" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="849"><net_src comp="565" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="854"><net_src comp="125" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="859"><net_src comp="132" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="864"><net_src comp="679" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="869"><net_src comp="139" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="874"><net_src comp="145" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="879"><net_src comp="687" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="884"><net_src comp="298" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="889"><net_src comp="292" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="894"><net_src comp="151" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="899"><net_src comp="692" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="904"><net_src comp="703" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="909"><net_src comp="158" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="292" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {9 }
 - Input state : 
	Port: conv_2 : conv_2_weights | {3 4 }
	Port: conv_2 : max_pool_1_out | {3 4 }
	Port: conv_2 : conv_2_bias | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_3 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_10 : 3
		add_ln35 : 4
		tmp_18_cast : 5
		zext_ln26 : 3
		zext_ln35_11 : 3
		zext_ln35_12 : 3
		add_ln35_5 : 6
		zext_ln35_13 : 7
		conv_out_addr : 8
	State 3
		zext_ln21 : 1
		add_ln26 : 2
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln26_1 : 3
		tmp_3 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		zext_ln18 : 3
		add_ln18 : 4
		zext_ln26_3 : 5
		mul_ln26 : 6
		xor_ln18 : 2
		icmp_ln24 : 1
		and_ln18 : 2
		wc : 3
		or_ln21 : 2
		select_ln21 : 2
		zext_ln21_1 : 4
		select_ln21_1 : 2
		zext_ln21_2 : 3
		add_ln26_1 : 7
		trunc_ln26 : 8
		tmp_4 : 9
		add_ln26_2 : 5
		select_ln18_2 : 3
		select_ln21_2 : 6
		zext_ln26_5 : 7
		add_ln26_3 : 8
		tmp_9 : 9
		zext_ln21_3 : 10
		zext_ln26_4 : 3
		zext_ln26_6 : 3
		add_ln26_4 : 10
		tmp_25_cast : 11
		add_ln26_5 : 12
		zext_ln26_7 : 13
		conv_2_weights_addr : 14
		add_ln26_6 : 11
		zext_ln26_8 : 12
		max_pool_1_out_addr : 13
		conv_2_weights_load : 15
		max_pool_1_out_load : 14
		add_ln21 : 1
		select_ln21_3 : 2
	State 4
		tmp_5 : 1
	State 5
		w_sum_3 : 1
	State 6
		empty_16 : 1
	State 7
		conv_2_bias_load : 1
		select_ln11 : 1
	State 8
		w_sum : 1
	State 9
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_s : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_292      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_298      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_s_fu_305     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_317    |    0    |    0    |    17   |
|          |       r_fu_323       |    0    |    0    |    13   |
|          |       c_fu_373       |    0    |    0    |    13   |
|          |   add_ln35_5_fu_424  |    0    |    0    |    19   |
|          |    add_ln26_fu_439   |    0    |    0    |    13   |
|          |   add_ln18_1_fu_450  |    0    |    0    |    15   |
|          |       wr_fu_456      |    0    |    0    |    10   |
|          |    add_ln18_fu_514   |    0    |    0    |    13   |
|    add   |       wc_fu_541      |    0    |    0    |    10   |
|          |   add_ln26_1_fu_577  |    0    |    0    |    15   |
|          |   add_ln26_2_fu_595  |    0    |    0    |    13   |
|          |   add_ln26_4_fu_638  |    0    |    0    |    14   |
|          |   add_ln26_5_fu_652  |    0    |    0    |    23   |
|          |   add_ln26_6_fu_662  |    0    |    0    |    17   |
|          |    add_ln21_fu_673   |    0    |    0    |    15   |
|          |       ch_fu_687      |    0    |    0    |    15   |
|          |       f_fu_692       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_697  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_311   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_329   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_361   |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_444   |    0    |    0    |    13   |
|          |   icmp_ln21_fu_462   |    0    |    0    |    11   |
|          |   icmp_ln24_fu_529   |    0    |    0    |    11   |
|          |   icmp_ln34_fu_728   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_734  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_335  |    0    |    0    |    4    |
|          | select_ln35_3_fu_343 |    0    |    0    |    4    |
|          | select_ln35_4_fu_385 |    0    |    0    |    7    |
|          | select_ln35_5_fu_393 |    0    |    0    |    4    |
|          |  select_ln18_fu_468  |    0    |    0    |    2    |
|          | select_ln18_1_fu_476 |    0    |    0    |    2    |
|  select  |  select_ln21_fu_553  |    0    |    0    |    6    |
|          | select_ln21_1_fu_565 |    0    |    0    |    2    |
|          | select_ln18_2_fu_600 |    0    |    0    |    4    |
|          | select_ln21_2_fu_607 |    0    |    0    |    4    |
|          | select_ln21_3_fu_679 |    0    |    0    |    8    |
|          |  select_ln11_fu_703  |    0    |    0    |    11   |
|          |    w_sum_1_fu_752    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln26_fu_500   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_367   |    0    |    0    |    2    |
|    and   |    and_ln18_fu_535   |    0    |    0    |    2    |
|          |    and_ln34_fu_746   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_379    |    0    |    0    |    2    |
|    or    |    or_ln21_fu_547    |    0    |    0    |    2    |
|          |    or_ln34_fu_740    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_355   |    0    |    0    |    2    |
|          |    xor_ln18_fu_523   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_761      |    1    |    0    |    0    |
|          |      grp_fu_770      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_351   |    0    |    0    |    0    |
|          |  zext_ln35_10_fu_401 |    0    |    0    |    0    |
|          |   zext_ln26_fu_412   |    0    |    0    |    0    |
|          |  zext_ln35_11_fu_416 |    0    |    0    |    0    |
|          |  zext_ln35_12_fu_420 |    0    |    0    |    0    |
|          |  zext_ln35_13_fu_430 |    0    |    0    |    0    |
|          |   zext_ln21_fu_435   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_484  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_496  |    0    |    0    |    0    |
|   zext   |   zext_ln18_fu_510   |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_519  |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_561  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_573  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_615  |    0    |    0    |    0    |
|          |  zext_ln21_3_fu_626  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_630  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_634  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_657  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_668  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_18_cast_fu_405  |    0    |    0    |    0    |
|          |     tmp_3_fu_488     |    0    |    0    |    0    |
|bitconcatenate|     tmp_4_fu_587     |    0    |    0    |    0    |
|          |     tmp_9_fu_619     |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_644  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_506   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln26_fu_583  |    0    |    0    |    0    |
|          |   trunc_ln34_fu_724  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_714      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   371   |   1427  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln18_1_reg_831    |    9   |
|      add_ln8_reg_783      |   13   |
|        c_0_reg_203        |    4   |
|        ch_0_reg_281       |    6   |
|         ch_reg_876        |    6   |
|  conv_2_bias_addr_reg_891 |    6   |
|  conv_2_bias_load_reg_906 |   32   |
|conv_2_weights_addr_reg_851|   15   |
|conv_2_weights_load_reg_866|   32   |
|   conv_out_addr_reg_822   |   13   |
|        f_0_reg_214        |    7   |
|         f_reg_896         |    7   |
|     icmp_ln11_reg_788     |    1   |
|     icmp_ln18_reg_827     |    1   |
|      icmp_ln8_reg_779     |    1   |
|  indvar_flatten21_reg_225 |    9   |
|  indvar_flatten29_reg_191 |   11   |
|  indvar_flatten43_reg_169 |   13   |
|   indvar_flatten_reg_247  |    8   |
|max_pool_1_out_addr_reg_856|   13   |
|max_pool_1_out_load_reg_871|   32   |
|        r_0_reg_180        |    4   |
|    select_ln11_reg_901    |   11   |
|   select_ln18_1_reg_836   |    2   |
|   select_ln21_1_reg_846   |    2   |
|   select_ln21_3_reg_861   |    8   |
|    select_ln21_reg_841    |    6   |
|   select_ln35_3_reg_793   |    4   |
|   select_ln35_4_reg_799   |    7   |
|   select_ln35_5_reg_804   |    4   |
|       tmp_5_reg_881       |   32   |
|      w_sum_2_reg_269      |   32   |
|      w_sum_3_reg_886      |   32   |
|        wc_0_reg_258       |    2   |
|        wr_0_reg_236       |    2   |
|     zext_ln26_reg_812     |   64   |
|    zext_ln35_11_reg_817   |   16   |
+---------------------------+--------+
|           Total           |   467  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_139    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_access_fu_145    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_access_fu_158    |  p0  |   2  |   6  |   12   ||    9    |
| indvar_flatten29_reg_191 |  p0  |   2  |  11  |   22   ||    9    |
|      w_sum_2_reg_269     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_292        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_298        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_298        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   410  || 14.2435 ||    84   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   371  |  1427  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   84   |
|  Register |    -   |    -   |   467  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   14   |   838  |  1511  |
+-----------+--------+--------+--------+--------+
