/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module primitive_example_design_7(haddr, burst, prot, size, trans, clk, reset, read_write, clear, addr, data_out, hresp, ready, a, b, hw, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en
, ibuf7_en, ibuf8_en, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en);
  input [31:0] a;
  input [9:0] addr;
  input [31:0] b;
  input [2:0] burst;
  input clear;
  input clk;
  output [31:0] data_out;
  input [31:0] haddr;
  output hresp;
  input hw;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  input ibuf14_en;
  input ibuf2_en;
  input ibuf3_en;
  input ibuf4_en;
  input ibuf5_en;
  input ibuf6_en;
  input ibuf7_en;
  input ibuf8_en;
  input ibuf9_en;
  input [3:0] prot;
  input read_write;
  output ready;
  input reset;
  input [2:0] size;
  input [2:0] trans;
  wire \$abc$3571$auto_3156 ;
  wire \$auto_4855 ;
  wire \$auto_4856 ;
  wire \$auto_4857 ;
  wire \$auto_4858 ;
  wire \$auto_4859 ;
  wire \$auto_4860 ;
  wire \$auto_4861 ;
  wire \$auto_4862 ;
  wire \$auto_4863 ;
  wire \$auto_4864 ;
  wire \$auto_4865 ;
  wire \$auto_4866 ;
  wire \$auto_4867 ;
  wire \$auto_4868 ;
  wire \$auto_4869 ;
  wire \$auto_4870 ;
  wire \$auto_4871 ;
  wire \$auto_4872 ;
  wire \$auto_4873 ;
  wire \$auto_4874 ;
  wire \$auto_4875 ;
  wire \$auto_4876 ;
  wire \$auto_4877 ;
  wire \$auto_4878 ;
  wire \$auto_4879 ;
  wire \$auto_4880 ;
  wire \$auto_4881 ;
  wire \$auto_4882 ;
  wire \$auto_4883 ;
  wire \$auto_4884 ;
  wire \$auto_4885 ;
  wire \$auto_4886 ;
  wire \$auto_4887 ;
  wire \$auto_4888 ;
  wire \$auto_4889 ;
  wire \$auto_4890 ;
  wire \$auto_4891 ;
  wire \$auto_4892 ;
  wire \$auto_4893 ;
  wire \$auto_4894 ;
  wire \$auto_4895 ;
  wire \$auto_4896 ;
  wire \$auto_4897 ;
  wire \$auto_4898 ;
  wire \$auto_4899 ;
  wire \$auto_4900 ;
  wire \$auto_4901 ;
  wire \$auto_4902 ;
  wire \$auto_4903 ;
  wire \$auto_4904 ;
  wire \$auto_4905 ;
  wire \$auto_4906 ;
  wire \$auto_4907 ;
  wire \$auto_4908 ;
  wire \$auto_4909 ;
  wire \$auto_4910 ;
  wire \$auto_4911 ;
  wire \$auto_4912 ;
  wire \$auto_4913 ;
  wire \$auto_4914 ;
  wire \$auto_4915 ;
  wire \$auto_4916 ;
  wire \$auto_4917 ;
  wire \$auto_4918 ;
  wire \$auto_4919 ;
  wire \$auto_4920 ;
  wire \$auto_4921 ;
  wire \$auto_4922 ;
  wire \$auto_4923 ;
  wire \$auto_4924 ;
  wire \$auto_4925 ;
  wire \$auto_4926 ;
  wire \$auto_4927 ;
  wire \$auto_4928 ;
  wire \$auto_4929 ;
  wire \$auto_4930 ;
  wire \$auto_4931 ;
  wire \$auto_4932 ;
  wire \$auto_4933 ;
  wire \$auto_4934 ;
  wire \$auto_4935 ;
  wire \$auto_4936 ;
  wire \$auto_4937 ;
  wire \$auto_4938 ;
  wire \$auto_4939 ;
  wire \$auto_4940 ;
  wire \$auto_4941 ;
  wire \$auto_4942 ;
  wire \$auto_4943 ;
  wire \$auto_4944 ;
  wire \$auto_4945 ;
  wire \$auto_4946 ;
  wire \$auto_4947 ;
  wire \$auto_4948 ;
  wire \$auto_4949 ;
  wire \$auto_4950 ;
  wire \$auto_4951 ;
  wire \$auto_4952 ;
  wire \$auto_4953 ;
  wire \$auto_4954 ;
  wire \$auto_4955 ;
  wire \$auto_4956 ;
  wire \$auto_4957 ;
  wire \$auto_4958 ;
  wire \$auto_4959 ;
  wire \$auto_4960 ;
  wire \$auto_4961 ;
  wire \$auto_4962 ;
  wire \$auto_4963 ;
  wire \$auto_4964 ;
  wire \$auto_4965 ;
  wire \$auto_4966 ;
  wire \$auto_4967 ;
  wire \$auto_4968 ;
  wire \$auto_4969 ;
  wire \$auto_4970 ;
  wire \$auto_4971 ;
  wire \$auto_4972 ;
  wire \$auto_4973 ;
  wire \$auto_4974 ;
  wire \$auto_4975 ;
  wire \$auto_4976 ;
  wire \$auto_4977 ;
  wire \$auto_4978 ;
  wire \$auto_4979 ;
  wire \$auto_4980 ;
  wire \$auto_4981 ;
  wire \$auto_4982 ;
  wire \$auto_4983 ;
  wire \$auto_4984 ;
  wire \$auto_4985 ;
  wire \$auto_4986 ;
  wire \$auto_4987 ;
  wire \$auto_4988 ;
  wire \$auto_4989 ;
  wire \$auto_4990 ;
  wire \$auto_4991 ;
  wire \$auto_4992 ;
  wire \$auto_4993 ;
  wire \$auto_4994 ;
  wire \$auto_4995 ;
  wire \$auto_4996 ;
  wire \$auto_4997 ;
  wire \$auto_4998 ;
  wire \$auto_4999 ;
  wire \$auto_5000 ;
  wire \$auto_5001 ;
  wire \$auto_5002 ;
  wire \$auto_5003 ;
  wire \$auto_5004 ;
  wire \$auto_5005 ;
  wire \$auto_5006 ;
  wire \$auto_5007 ;
  wire \$auto_5008 ;
  wire \$auto_5009 ;
  wire \$auto_5010 ;
  wire \$auto_5011 ;
  wire \$auto_5012 ;
  wire \$auto_5013 ;
  wire \$auto_5014 ;
  wire \$auto_5015 ;
  wire \$auto_5016 ;
  wire \$auto_5017 ;
  wire \$auto_5018 ;
  wire \$auto_5019 ;
  wire \$auto_5020 ;
  wire \$auto_5021 ;
  wire \$auto_5022 ;
  wire \$auto_5023 ;
  wire \$auto_5024 ;
  wire \$auto_5025 ;
  wire \$auto_5026 ;
  wire \$auto_5027 ;
  wire \$auto_5028 ;
  wire \$auto_5029 ;
  wire \$auto_5030 ;
  wire \$auto_5031 ;
  wire \$auto_5032 ;
  wire \$auto_5033 ;
  wire \$auto_5034 ;
  wire \$auto_5035 ;
  wire \$auto_5036 ;
  wire \$auto_5037 ;
  wire \$auto_5038 ;
  wire \$auto_5039 ;
  wire \$auto_5040 ;
  wire \$auto_5041 ;
  wire \$auto_5042 ;
  wire \$auto_5043 ;
  wire \$auto_5044 ;
  wire \$auto_5045 ;
  wire \$auto_5046 ;
  wire \$auto_5047 ;
  wire \$auto_5048 ;
  wire \$auto_5049 ;
  wire \$auto_5050 ;
  wire \$auto_5051 ;
  wire \$auto_5052 ;
  wire \$auto_5053 ;
  wire \$auto_5054 ;
  wire \$auto_5055 ;
  wire \$auto_5056 ;
  wire \$auto_5057 ;
  wire \$auto_5058 ;
  wire \$auto_5059 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire [31:0] \$auto_5061.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire [9:0] \$auto_5061.addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire [31:0] \$auto_5061.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:6.17-6.22" *)
  wire [2:0] \$auto_5061.burst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \$auto_5061.burst_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \$auto_5061.burst_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \$auto_5061.burst_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \$auto_5061.c[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  wire \$auto_5061.clear ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.11-11.14" *)
  wire \$auto_5061.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire [31:0] \$auto_5061.data_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire [31:0] \$auto_5061.haddr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  wire \$auto_5061.hresp ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire \$auto_5061.hw ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$auto_5061.ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$auto_5061.ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$auto_5061.ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$auto_5061.ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$auto_5061.ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$auto_5061.ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$auto_5061.ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$auto_5061.ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$auto_5061.ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$auto_5061.ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$auto_5061.ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$auto_5061.ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$auto_5061.ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:7.17-7.21" *)
  wire [3:0] \$auto_5061.prot ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \$auto_5061.prot_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \$auto_5061.prot_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \$auto_5061.prot_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \$auto_5061.prot_ibuf[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \$auto_5061.ram_data_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire \$auto_5061.read_write ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:15.12-15.17" *)
  wire \$auto_5061.ready ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:21.10-21.17" *)
  wire \$auto_5061.ready_o ;
  (* hdlname = "register_inst1 clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:90.11-90.14" *)
  wire \$auto_5061.register_inst1.clk ;
  (* hdlname = "register_inst1 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$auto_5061.register_inst1.q ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire \$auto_5061.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:8.17-8.21" *)
  wire [2:0] \$auto_5061.size ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \$auto_5061.size_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \$auto_5061.size_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \$auto_5061.size_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:9.17-9.22" *)
  wire [2:0] \$auto_5061.trans ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \$auto_5061.trans_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \$auto_5061.trans_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \$auto_5061.trans_ibuf[2] ;
  wire \$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$f2g_in_en_$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$f2g_in_en_$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$f2g_in_en_$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$f2g_in_en_$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$f2g_in_en_$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$f2g_in_en_$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$f2g_in_en_$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$f2g_in_en_$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$f2g_in_en_$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$f2g_in_en_$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$f2g_in_en_$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$f2g_in_en_$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$f2g_in_en_$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[9] ;
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$f2g_tx_out_register_inst2.q ;
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$f2g_tx_out_register_inst3.q ;
  wire \$fclk_buf_$abc$3571$auto_3156 ;
  wire \$flatten$auto_5061.$abc$3571$auto_3156 ;
  wire \$flatten$auto_5061.$auto_4855 ;
  wire \$flatten$auto_5061.$auto_4856 ;
  wire \$flatten$auto_5061.$auto_4857 ;
  wire \$flatten$auto_5061.$auto_4858 ;
  wire \$flatten$auto_5061.$auto_4859 ;
  wire \$flatten$auto_5061.$auto_4860 ;
  wire \$flatten$auto_5061.$auto_4861 ;
  wire \$flatten$auto_5061.$auto_4862 ;
  wire \$flatten$auto_5061.$auto_4863 ;
  wire \$flatten$auto_5061.$auto_4864 ;
  wire \$flatten$auto_5061.$auto_4865 ;
  wire \$flatten$auto_5061.$auto_4866 ;
  wire \$flatten$auto_5061.$auto_4867 ;
  wire \$flatten$auto_5061.$auto_4868 ;
  wire \$flatten$auto_5061.$auto_4869 ;
  wire \$flatten$auto_5061.$auto_4870 ;
  wire \$flatten$auto_5061.$auto_4871 ;
  wire \$flatten$auto_5061.$auto_4872 ;
  wire \$flatten$auto_5061.$auto_4873 ;
  wire \$flatten$auto_5061.$auto_4874 ;
  wire \$flatten$auto_5061.$auto_4875 ;
  wire \$flatten$auto_5061.$auto_4876 ;
  wire \$flatten$auto_5061.$auto_4877 ;
  wire \$flatten$auto_5061.$auto_4878 ;
  wire \$flatten$auto_5061.$auto_4879 ;
  wire \$flatten$auto_5061.$auto_4880 ;
  wire \$flatten$auto_5061.$auto_4881 ;
  wire \$flatten$auto_5061.$auto_4882 ;
  wire \$flatten$auto_5061.$auto_4883 ;
  wire \$flatten$auto_5061.$auto_4884 ;
  wire \$flatten$auto_5061.$auto_4885 ;
  wire \$flatten$auto_5061.$auto_4886 ;
  wire \$flatten$auto_5061.$auto_4887 ;
  wire \$flatten$auto_5061.$auto_4888 ;
  wire \$flatten$auto_5061.$auto_4889 ;
  wire \$flatten$auto_5061.$auto_4890 ;
  wire \$flatten$auto_5061.$auto_4891 ;
  wire \$flatten$auto_5061.$auto_4892 ;
  wire \$flatten$auto_5061.$auto_4893 ;
  wire \$flatten$auto_5061.$auto_4894 ;
  wire \$flatten$auto_5061.$auto_4895 ;
  wire \$flatten$auto_5061.$auto_4896 ;
  wire \$flatten$auto_5061.$auto_4897 ;
  wire \$flatten$auto_5061.$auto_4898 ;
  wire \$flatten$auto_5061.$auto_4899 ;
  wire \$flatten$auto_5061.$auto_4900 ;
  wire \$flatten$auto_5061.$auto_4901 ;
  wire \$flatten$auto_5061.$auto_4902 ;
  wire \$flatten$auto_5061.$auto_4903 ;
  wire \$flatten$auto_5061.$auto_4904 ;
  wire \$flatten$auto_5061.$auto_4905 ;
  wire \$flatten$auto_5061.$auto_4906 ;
  wire \$flatten$auto_5061.$auto_4907 ;
  wire \$flatten$auto_5061.$auto_4908 ;
  wire \$flatten$auto_5061.$auto_4909 ;
  wire \$flatten$auto_5061.$auto_4910 ;
  wire \$flatten$auto_5061.$auto_4911 ;
  wire \$flatten$auto_5061.$auto_4912 ;
  wire \$flatten$auto_5061.$auto_4913 ;
  wire \$flatten$auto_5061.$auto_4914 ;
  wire \$flatten$auto_5061.$auto_4915 ;
  wire \$flatten$auto_5061.$auto_4916 ;
  wire \$flatten$auto_5061.$auto_4917 ;
  wire \$flatten$auto_5061.$auto_4918 ;
  wire \$flatten$auto_5061.$auto_4919 ;
  wire \$flatten$auto_5061.$auto_4920 ;
  wire \$flatten$auto_5061.$auto_4921 ;
  wire \$flatten$auto_5061.$auto_4922 ;
  wire \$flatten$auto_5061.$auto_4923 ;
  wire \$flatten$auto_5061.$auto_4924 ;
  wire \$flatten$auto_5061.$auto_4925 ;
  wire \$flatten$auto_5061.$auto_4926 ;
  wire \$flatten$auto_5061.$auto_4927 ;
  wire \$flatten$auto_5061.$auto_4928 ;
  wire \$flatten$auto_5061.$auto_4929 ;
  wire \$flatten$auto_5061.$auto_4930 ;
  wire \$flatten$auto_5061.$auto_4931 ;
  wire \$flatten$auto_5061.$auto_4932 ;
  wire \$flatten$auto_5061.$auto_4933 ;
  wire \$flatten$auto_5061.$auto_4934 ;
  wire \$flatten$auto_5061.$auto_4935 ;
  wire \$flatten$auto_5061.$auto_4936 ;
  wire \$flatten$auto_5061.$auto_4937 ;
  wire \$flatten$auto_5061.$auto_4938 ;
  wire \$flatten$auto_5061.$auto_4939 ;
  wire \$flatten$auto_5061.$auto_4940 ;
  wire \$flatten$auto_5061.$auto_4941 ;
  wire \$flatten$auto_5061.$auto_4942 ;
  wire \$flatten$auto_5061.$auto_4943 ;
  wire \$flatten$auto_5061.$auto_4944 ;
  wire \$flatten$auto_5061.$auto_4945 ;
  wire \$flatten$auto_5061.$auto_4946 ;
  wire \$flatten$auto_5061.$auto_4947 ;
  wire \$flatten$auto_5061.$auto_4948 ;
  wire \$flatten$auto_5061.$auto_4949 ;
  wire \$flatten$auto_5061.$auto_4950 ;
  wire \$flatten$auto_5061.$auto_4951 ;
  wire \$flatten$auto_5061.$auto_4952 ;
  wire \$flatten$auto_5061.$auto_4953 ;
  wire \$flatten$auto_5061.$auto_4954 ;
  wire \$flatten$auto_5061.$auto_4955 ;
  wire \$flatten$auto_5061.$auto_4956 ;
  wire \$flatten$auto_5061.$auto_4957 ;
  wire \$flatten$auto_5061.$auto_4958 ;
  wire \$flatten$auto_5061.$auto_4959 ;
  wire \$flatten$auto_5061.$auto_4960 ;
  wire \$flatten$auto_5061.$auto_4961 ;
  wire \$flatten$auto_5061.$auto_4962 ;
  wire \$flatten$auto_5061.$auto_4963 ;
  wire \$flatten$auto_5061.$auto_4964 ;
  wire \$flatten$auto_5061.$auto_4965 ;
  wire \$flatten$auto_5061.$auto_4966 ;
  wire \$flatten$auto_5061.$auto_4967 ;
  wire \$flatten$auto_5061.$auto_4968 ;
  wire \$flatten$auto_5061.$auto_4969 ;
  wire \$flatten$auto_5061.$auto_4970 ;
  wire \$flatten$auto_5061.$auto_4971 ;
  wire \$flatten$auto_5061.$auto_4972 ;
  wire \$flatten$auto_5061.$auto_4973 ;
  wire \$flatten$auto_5061.$auto_4974 ;
  wire \$flatten$auto_5061.$auto_4975 ;
  wire \$flatten$auto_5061.$auto_4976 ;
  wire \$flatten$auto_5061.$auto_4977 ;
  wire \$flatten$auto_5061.$auto_4978 ;
  wire \$flatten$auto_5061.$auto_4979 ;
  wire \$flatten$auto_5061.$auto_4980 ;
  wire \$flatten$auto_5061.$auto_4981 ;
  wire \$flatten$auto_5061.$auto_4982 ;
  wire \$flatten$auto_5061.$auto_4983 ;
  wire \$flatten$auto_5061.$auto_4984 ;
  wire \$flatten$auto_5061.$auto_4985 ;
  wire \$flatten$auto_5061.$auto_4986 ;
  wire \$flatten$auto_5061.$auto_4987 ;
  wire \$flatten$auto_5061.$auto_4988 ;
  wire \$flatten$auto_5061.$auto_4989 ;
  wire \$flatten$auto_5061.$auto_4990 ;
  wire \$flatten$auto_5061.$auto_4991 ;
  wire \$flatten$auto_5061.$auto_4992 ;
  wire \$flatten$auto_5061.$auto_4993 ;
  wire \$flatten$auto_5061.$auto_4994 ;
  wire \$flatten$auto_5061.$auto_4995 ;
  wire \$flatten$auto_5061.$auto_4996 ;
  wire \$flatten$auto_5061.$auto_4997 ;
  wire \$flatten$auto_5061.$auto_4998 ;
  wire \$flatten$auto_5061.$auto_4999 ;
  wire \$flatten$auto_5061.$auto_5000 ;
  wire \$flatten$auto_5061.$auto_5001 ;
  wire \$flatten$auto_5061.$auto_5002 ;
  wire \$flatten$auto_5061.$auto_5003 ;
  wire \$flatten$auto_5061.$auto_5004 ;
  wire \$flatten$auto_5061.$auto_5005 ;
  wire \$flatten$auto_5061.$auto_5006 ;
  wire \$flatten$auto_5061.$auto_5007 ;
  wire \$flatten$auto_5061.$auto_5008 ;
  wire \$flatten$auto_5061.$auto_5009 ;
  wire \$flatten$auto_5061.$auto_5010 ;
  wire \$flatten$auto_5061.$auto_5011 ;
  wire \$flatten$auto_5061.$auto_5012 ;
  wire \$flatten$auto_5061.$auto_5013 ;
  wire \$flatten$auto_5061.$auto_5014 ;
  wire \$flatten$auto_5061.$auto_5015 ;
  wire \$flatten$auto_5061.$auto_5016 ;
  wire \$flatten$auto_5061.$auto_5017 ;
  wire \$flatten$auto_5061.$auto_5018 ;
  wire \$flatten$auto_5061.$auto_5019 ;
  wire \$flatten$auto_5061.$auto_5020 ;
  wire \$flatten$auto_5061.$auto_5021 ;
  wire \$flatten$auto_5061.$auto_5022 ;
  wire \$flatten$auto_5061.$auto_5023 ;
  wire \$flatten$auto_5061.$auto_5024 ;
  wire \$flatten$auto_5061.$auto_5025 ;
  wire \$flatten$auto_5061.$auto_5026 ;
  wire \$flatten$auto_5061.$auto_5027 ;
  wire \$flatten$auto_5061.$auto_5028 ;
  wire \$flatten$auto_5061.$auto_5029 ;
  wire \$flatten$auto_5061.$auto_5030 ;
  wire \$flatten$auto_5061.$auto_5031 ;
  wire \$flatten$auto_5061.$auto_5032 ;
  wire \$flatten$auto_5061.$auto_5033 ;
  wire \$flatten$auto_5061.$auto_5034 ;
  wire \$flatten$auto_5061.$auto_5035 ;
  wire \$flatten$auto_5061.$auto_5036 ;
  wire \$flatten$auto_5061.$auto_5037 ;
  wire \$flatten$auto_5061.$auto_5038 ;
  wire \$flatten$auto_5061.$auto_5039 ;
  wire \$flatten$auto_5061.$auto_5040 ;
  wire \$flatten$auto_5061.$auto_5041 ;
  wire \$flatten$auto_5061.$auto_5042 ;
  wire \$flatten$auto_5061.$auto_5043 ;
  wire \$flatten$auto_5061.$auto_5044 ;
  wire \$flatten$auto_5061.$auto_5045 ;
  wire \$flatten$auto_5061.$auto_5046 ;
  wire \$flatten$auto_5061.$auto_5047 ;
  wire \$flatten$auto_5061.$auto_5048 ;
  wire \$flatten$auto_5061.$auto_5049 ;
  wire \$flatten$auto_5061.$auto_5050 ;
  wire \$flatten$auto_5061.$auto_5051 ;
  wire \$flatten$auto_5061.$auto_5052 ;
  wire \$flatten$auto_5061.$auto_5053 ;
  wire \$flatten$auto_5061.$auto_5054 ;
  wire \$flatten$auto_5061.$auto_5055 ;
  wire \$flatten$auto_5061.$auto_5056 ;
  wire \$flatten$auto_5061.$auto_5057 ;
  wire \$flatten$auto_5061.$auto_5058 ;
  wire \$flatten$auto_5061.$auto_5059 ;
  wire \$flatten$auto_5061.$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$flatten$auto_5061.$f2g_in_en_$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$flatten$auto_5061.$f2g_tx_out_$obuf_data_out[9] ;
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$flatten$auto_5061.$f2g_tx_out_register_inst2.q ;
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$flatten$auto_5061.$f2g_tx_out_register_inst3.q ;
  wire \$flatten$auto_5061.$fclk_buf_$abc$3571$auto_3156 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$flatten$auto_5061.$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$flatten$auto_5061.$ibuf_addr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$flatten$auto_5061.$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  (* unused_bits = "0" *)
  wire \$flatten$auto_5061.$ibuf_clear ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$flatten$auto_5061.$ibuf_haddr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire \$flatten$auto_5061.$ibuf_hw ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$flatten$auto_5061.$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$flatten$auto_5061.$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$flatten$auto_5061.$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$flatten$auto_5061.$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$flatten$auto_5061.$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$flatten$auto_5061.$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$flatten$auto_5061.$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$flatten$auto_5061.$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$flatten$auto_5061.$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$flatten$auto_5061.$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$flatten$auto_5061.$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$flatten$auto_5061.$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$flatten$auto_5061.$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire \$flatten$auto_5061.$ibuf_read_write ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire \$flatten$auto_5061.$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  (* unused_bits = "0" *)
  wire \$ibuf_clear ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire \$ibuf_hw ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire \$ibuf_read_write ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire [31:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire [9:0] addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire [31:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:6.17-6.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:6.17-6.22" *)
  wire [2:0] burst;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  wire clear;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.11-11.14" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.11-11.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire [31:0] data_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire [31:0] haddr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  wire hresp;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire hw;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire ibuf10_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire ibuf11_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire ibuf12_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire ibuf13_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire ibuf14_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire ibuf2_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire ibuf3_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire ibuf4_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire ibuf5_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire ibuf6_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire ibuf7_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire ibuf8_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire ibuf9_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:7.17-7.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:7.17-7.21" *)
  wire [3:0] prot;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire read_write;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:15.12-15.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:15.12-15.17" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:21.10-21.17" *)
  wire ready_o;
  (* hdlname = "register_inst1 clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:90.11-90.14" *)
  wire \register_inst1.clk ;
  (* hdlname = "register_inst1 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst1.q ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:8.17-8.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:8.17-8.21" *)
  wire [2:0] size;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:9.17-9.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:9.17-9.22" *)
  wire [2:0] trans;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[2] ;
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:50.11-50.66" *)
  I_BUF \$auto_5061.ibuf_inst1  (
    .EN(\$f2g_in_en_$ibuf_ibuf2_en ),
    .I(size[0]),
    .O(\size_ibuf[0] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:59.11-59.68" *)
  I_BUF \$auto_5061.ibuf_inst10  (
    .EN(\$f2g_in_en_$ibuf_ibuf11_en ),
    .I(prot[3]),
    .O(\prot_ibuf[3] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:60.11-60.70" *)
  I_BUF \$auto_5061.ibuf_inst11  (
    .EN(\$f2g_in_en_$ibuf_ibuf12_en ),
    .I(trans[0]),
    .O(\trans_ibuf[0] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:61.11-61.70" *)
  I_BUF \$auto_5061.ibuf_inst12  (
    .EN(\$f2g_in_en_$ibuf_ibuf13_en ),
    .I(trans[1]),
    .O(\trans_ibuf[1] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:62.11-62.70" *)
  I_BUF \$auto_5061.ibuf_inst13  (
    .EN(\$f2g_in_en_$ibuf_ibuf14_en ),
    .I(trans[2]),
    .O(\trans_ibuf[2] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:51.11-51.66" *)
  I_BUF \$auto_5061.ibuf_inst2  (
    .EN(\$f2g_in_en_$ibuf_ibuf3_en ),
    .I(size[1]),
    .O(\size_ibuf[1] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:52.11-52.66" *)
  I_BUF \$auto_5061.ibuf_inst3  (
    .EN(\$f2g_in_en_$ibuf_ibuf4_en ),
    .I(size[2]),
    .O(\size_ibuf[2] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:53.11-53.68" *)
  I_BUF \$auto_5061.ibuf_inst4  (
    .EN(\$f2g_in_en_$ibuf_ibuf5_en ),
    .I(burst[0]),
    .O(\burst_ibuf[0] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:54.11-54.68" *)
  I_BUF \$auto_5061.ibuf_inst5  (
    .EN(\$f2g_in_en_$ibuf_ibuf6_en ),
    .I(burst[1]),
    .O(\burst_ibuf[1] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:55.11-55.68" *)
  I_BUF \$auto_5061.ibuf_inst6  (
    .EN(\$f2g_in_en_$ibuf_ibuf7_en ),
    .I(burst[2]),
    .O(\burst_ibuf[2] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:56.11-56.66" *)
  I_BUF \$auto_5061.ibuf_inst7  (
    .EN(\$f2g_in_en_$ibuf_ibuf8_en ),
    .I(prot[0]),
    .O(\prot_ibuf[0] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:57.11-57.66" *)
  I_BUF \$auto_5061.ibuf_inst8  (
    .EN(\$f2g_in_en_$ibuf_ibuf9_en ),
    .I(prot[1]),
    .O(\prot_ibuf[1] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:58.11-58.67" *)
  I_BUF \$auto_5061.ibuf_inst9  (
    .EN(\$f2g_in_en_$ibuf_ibuf10_en ),
    .I(prot[2]),
    .O(\prot_ibuf[2] )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:31.25-44.6" *)
  SOC_FPGA_INTF_AHB_M \$auto_5061.inst  (
    .HADDR({ \$auto_5044 , \$auto_5043 , \$auto_5042 , \$auto_5041 , \$auto_5040 , \$auto_5039 , \$auto_5038 , \$auto_5037 , \$auto_5036 , \$auto_5035 , \$auto_5034 , \$auto_5033 , \$auto_5032 , \$auto_5031 , \$auto_5030 , \$auto_5029 , \$auto_5028 , \$auto_5027 , \$auto_5026 , \$auto_5025 , \$auto_5024 , \$auto_5023 , \$auto_5022 , \$auto_5021 , \$auto_5020 , \$auto_5019 , \$auto_5018 , \$auto_5017 , \$auto_5016 , \$auto_5015 , \$auto_5014 , \$auto_5013  }),
    .HBURST({ \$auto_5047 , \$auto_5046 , \$auto_5045  }),
    .HCLK(\$auto_5048 ),
    .HPROT({ \$auto_5052 , \$auto_5051 , \$auto_5050 , \$auto_5049  }),
    .HRDATA({ \ram_data_in[31] , \ram_data_in[30] , \ram_data_in[29] , \ram_data_in[28] , \ram_data_in[27] , \ram_data_in[26] , \ram_data_in[25] , \ram_data_in[24] , \ram_data_in[23] , \ram_data_in[22] , \ram_data_in[21] , \ram_data_in[20] , \ram_data_in[19] , \ram_data_in[18] , \ram_data_in[17] , \ram_data_in[16] , \ram_data_in[15] , \ram_data_in[14] , \ram_data_in[13] , \ram_data_in[12] , \ram_data_in[11] , \ram_data_in[10] , \ram_data_in[9] , \ram_data_in[8] , \ram_data_in[7] , \ram_data_in[6] , \ram_data_in[5] , \ram_data_in[4] , \ram_data_in[3] , \ram_data_in[2] , \ram_data_in[1] , \ram_data_in[0]  }),
    .HREADY(ready_o),
    .HRESETN_I(\$auto_5053 ),
    .HRESP(hresp),
    .HSIZE({ \$auto_5056 , \$auto_5055 , \$auto_5054  }),
    .HTRANS({ \$auto_5059 , \$auto_5058 , \$auto_5057  }),
    .HWDATA({ \c[31] , \c[30] , \c[29] , \c[28] , \c[27] , \c[26] , \c[25] , \c[24] , \c[23] , \c[22] , \c[21] , \c[20] , \c[19] , \c[18] , \c[17] , \c[16] , \c[15] , \c[14] , \c[13] , \c[12] , \c[11] , \c[10] , \c[9] , \c[8] , \c[7] , \c[6] , \c[5] , \c[4] , \c[3] , \c[2] , \c[1] , \c[0]  }),
    .HWWRITE(\register_inst1.q )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:67.11-67.46" *)
  O_BUFT \$auto_5061.o_buf_inst1  (
    .I(\$f2g_tx_out_register_inst2.q ),
    .O(hresp),
    .T(\$auto_5011 )
  );
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:68.11-68.46" *)
  O_BUFT \$auto_5061.o_buf_inst2  (
    .I(\$f2g_tx_out_register_inst3.q ),
    .O(ready),
    .T(\$auto_5012 )
  );
  (* keep = 32'sd1 *)
  FCLK_BUF \$flatten$auto_5061.$clkbuf$primitive_example_design_7.$abc$3571$auto_3156  (
    .I(\$abc$3571$auto_3156 ),
    .O(\$fclk_buf_$abc$3571$auto_3156 )
  );
  (* keep = 32'sd1 *)
  CLK_BUF \$flatten$auto_5061.$clkbuf$primitive_example_design_7.$ibuf_clk  (
    .I(\register_inst1.clk ),
    .O(\$clk_buf_$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a  (
    .EN(\$auto_4855 ),
    .I(a[0]),
    .O(\$ibuf_a[0] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_1  (
    .EN(\$auto_4856 ),
    .I(a[1]),
    .O(\$ibuf_a[1] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_10  (
    .EN(\$auto_4857 ),
    .I(a[10]),
    .O(\$ibuf_a[10] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_11  (
    .EN(\$auto_4858 ),
    .I(a[11]),
    .O(\$ibuf_a[11] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_12  (
    .EN(\$auto_4859 ),
    .I(a[12]),
    .O(\$ibuf_a[12] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_13  (
    .EN(\$auto_4860 ),
    .I(a[13]),
    .O(\$ibuf_a[13] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_14  (
    .EN(\$auto_4861 ),
    .I(a[14]),
    .O(\$ibuf_a[14] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_15  (
    .EN(\$auto_4862 ),
    .I(a[15]),
    .O(\$ibuf_a[15] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_16  (
    .EN(\$auto_4863 ),
    .I(a[16]),
    .O(\$ibuf_a[16] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_17  (
    .EN(\$auto_4864 ),
    .I(a[17]),
    .O(\$ibuf_a[17] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_18  (
    .EN(\$auto_4865 ),
    .I(a[18]),
    .O(\$ibuf_a[18] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_19  (
    .EN(\$auto_4866 ),
    .I(a[19]),
    .O(\$ibuf_a[19] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_2  (
    .EN(\$auto_4867 ),
    .I(a[2]),
    .O(\$ibuf_a[2] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_20  (
    .EN(\$auto_4868 ),
    .I(a[20]),
    .O(\$ibuf_a[20] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_21  (
    .EN(\$auto_4869 ),
    .I(a[21]),
    .O(\$ibuf_a[21] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_22  (
    .EN(\$auto_4870 ),
    .I(a[22]),
    .O(\$ibuf_a[22] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_23  (
    .EN(\$auto_4871 ),
    .I(a[23]),
    .O(\$ibuf_a[23] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_24  (
    .EN(\$auto_4872 ),
    .I(a[24]),
    .O(\$ibuf_a[24] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_25  (
    .EN(\$auto_4873 ),
    .I(a[25]),
    .O(\$ibuf_a[25] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_26  (
    .EN(\$auto_4874 ),
    .I(a[26]),
    .O(\$ibuf_a[26] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_27  (
    .EN(\$auto_4875 ),
    .I(a[27]),
    .O(\$ibuf_a[27] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_28  (
    .EN(\$auto_4876 ),
    .I(a[28]),
    .O(\$ibuf_a[28] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_29  (
    .EN(\$auto_4877 ),
    .I(a[29]),
    .O(\$ibuf_a[29] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_3  (
    .EN(\$auto_4878 ),
    .I(a[3]),
    .O(\$ibuf_a[3] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_30  (
    .EN(\$auto_4879 ),
    .I(a[30]),
    .O(\$ibuf_a[30] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_31  (
    .EN(\$auto_4880 ),
    .I(a[31]),
    .O(\$ibuf_a[31] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_4  (
    .EN(\$auto_4881 ),
    .I(a[4]),
    .O(\$ibuf_a[4] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_5  (
    .EN(\$auto_4882 ),
    .I(a[5]),
    .O(\$ibuf_a[5] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_6  (
    .EN(\$auto_4883 ),
    .I(a[6]),
    .O(\$ibuf_a[6] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_7  (
    .EN(\$auto_4884 ),
    .I(a[7]),
    .O(\$ibuf_a[7] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_8  (
    .EN(\$auto_4885 ),
    .I(a[8]),
    .O(\$ibuf_a[8] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_a_9  (
    .EN(\$auto_4886 ),
    .I(a[9]),
    .O(\$ibuf_a[9] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr  (
    .EN(\$auto_4887 ),
    .I(addr[0]),
    .O(\$ibuf_addr[0] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_1  (
    .EN(\$auto_4888 ),
    .I(addr[1]),
    .O(\$ibuf_addr[1] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_2  (
    .EN(\$auto_4889 ),
    .I(addr[2]),
    .O(\$ibuf_addr[2] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_3  (
    .EN(\$auto_4890 ),
    .I(addr[3]),
    .O(\$ibuf_addr[3] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_4  (
    .EN(\$auto_4891 ),
    .I(addr[4]),
    .O(\$ibuf_addr[4] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_5  (
    .EN(\$auto_4892 ),
    .I(addr[5]),
    .O(\$ibuf_addr[5] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_6  (
    .EN(\$auto_4893 ),
    .I(addr[6]),
    .O(\$ibuf_addr[6] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_7  (
    .EN(\$auto_4894 ),
    .I(addr[7]),
    .O(\$ibuf_addr[7] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_8  (
    .EN(\$auto_4895 ),
    .I(addr[8]),
    .O(\$ibuf_addr[8] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_addr_9  (
    .EN(\$auto_4896 ),
    .I(addr[9]),
    .O(\$ibuf_addr[9] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b  (
    .EN(\$auto_4897 ),
    .I(b[0]),
    .O(\$ibuf_b[0] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_1  (
    .EN(\$auto_4898 ),
    .I(b[1]),
    .O(\$ibuf_b[1] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_10  (
    .EN(\$auto_4899 ),
    .I(b[10]),
    .O(\$ibuf_b[10] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_11  (
    .EN(\$auto_4900 ),
    .I(b[11]),
    .O(\$ibuf_b[11] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_12  (
    .EN(\$auto_4901 ),
    .I(b[12]),
    .O(\$ibuf_b[12] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_13  (
    .EN(\$auto_4902 ),
    .I(b[13]),
    .O(\$ibuf_b[13] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_14  (
    .EN(\$auto_4903 ),
    .I(b[14]),
    .O(\$ibuf_b[14] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_15  (
    .EN(\$auto_4904 ),
    .I(b[15]),
    .O(\$ibuf_b[15] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_16  (
    .EN(\$auto_4905 ),
    .I(b[16]),
    .O(\$ibuf_b[16] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_17  (
    .EN(\$auto_4906 ),
    .I(b[17]),
    .O(\$ibuf_b[17] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_18  (
    .EN(\$auto_4907 ),
    .I(b[18]),
    .O(\$ibuf_b[18] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_19  (
    .EN(\$auto_4908 ),
    .I(b[19]),
    .O(\$ibuf_b[19] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_2  (
    .EN(\$auto_4909 ),
    .I(b[2]),
    .O(\$ibuf_b[2] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_20  (
    .EN(\$auto_4910 ),
    .I(b[20]),
    .O(\$ibuf_b[20] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_21  (
    .EN(\$auto_4911 ),
    .I(b[21]),
    .O(\$ibuf_b[21] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_22  (
    .EN(\$auto_4912 ),
    .I(b[22]),
    .O(\$ibuf_b[22] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_23  (
    .EN(\$auto_4913 ),
    .I(b[23]),
    .O(\$ibuf_b[23] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_24  (
    .EN(\$auto_4914 ),
    .I(b[24]),
    .O(\$ibuf_b[24] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_25  (
    .EN(\$auto_4915 ),
    .I(b[25]),
    .O(\$ibuf_b[25] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_26  (
    .EN(\$auto_4916 ),
    .I(b[26]),
    .O(\$ibuf_b[26] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_27  (
    .EN(\$auto_4917 ),
    .I(b[27]),
    .O(\$ibuf_b[27] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_28  (
    .EN(\$auto_4918 ),
    .I(b[28]),
    .O(\$ibuf_b[28] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_29  (
    .EN(\$auto_4919 ),
    .I(b[29]),
    .O(\$ibuf_b[29] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_3  (
    .EN(\$auto_4920 ),
    .I(b[3]),
    .O(\$ibuf_b[3] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_30  (
    .EN(\$auto_4921 ),
    .I(b[30]),
    .O(\$ibuf_b[30] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_31  (
    .EN(\$auto_4922 ),
    .I(b[31]),
    .O(\$ibuf_b[31] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_4  (
    .EN(\$auto_4923 ),
    .I(b[4]),
    .O(\$ibuf_b[4] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_5  (
    .EN(\$auto_4924 ),
    .I(b[5]),
    .O(\$ibuf_b[5] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_6  (
    .EN(\$auto_4925 ),
    .I(b[6]),
    .O(\$ibuf_b[6] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_7  (
    .EN(\$auto_4926 ),
    .I(b[7]),
    .O(\$ibuf_b[7] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_8  (
    .EN(\$auto_4927 ),
    .I(b[8]),
    .O(\$ibuf_b[8] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_b_9  (
    .EN(\$auto_4928 ),
    .I(b[9]),
    .O(\$ibuf_b[9] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_clear  (
    .EN(\$auto_4929 ),
    .I(clear),
    .O(\$ibuf_clear )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_clk  (
    .EN(\$auto_4930 ),
    .I(clk),
    .O(\register_inst1.clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr  (
    .EN(\$auto_4931 ),
    .I(haddr[0]),
    .O(\$ibuf_haddr[0] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_1  (
    .EN(\$auto_4932 ),
    .I(haddr[1]),
    .O(\$ibuf_haddr[1] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_10  (
    .EN(\$auto_4933 ),
    .I(haddr[10]),
    .O(\$ibuf_haddr[10] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_11  (
    .EN(\$auto_4934 ),
    .I(haddr[11]),
    .O(\$ibuf_haddr[11] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_12  (
    .EN(\$auto_4935 ),
    .I(haddr[12]),
    .O(\$ibuf_haddr[12] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_13  (
    .EN(\$auto_4936 ),
    .I(haddr[13]),
    .O(\$ibuf_haddr[13] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_14  (
    .EN(\$auto_4937 ),
    .I(haddr[14]),
    .O(\$ibuf_haddr[14] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_15  (
    .EN(\$auto_4938 ),
    .I(haddr[15]),
    .O(\$ibuf_haddr[15] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_16  (
    .EN(\$auto_4939 ),
    .I(haddr[16]),
    .O(\$ibuf_haddr[16] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_17  (
    .EN(\$auto_4940 ),
    .I(haddr[17]),
    .O(\$ibuf_haddr[17] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_18  (
    .EN(\$auto_4941 ),
    .I(haddr[18]),
    .O(\$ibuf_haddr[18] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_19  (
    .EN(\$auto_4942 ),
    .I(haddr[19]),
    .O(\$ibuf_haddr[19] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_2  (
    .EN(\$auto_4943 ),
    .I(haddr[2]),
    .O(\$ibuf_haddr[2] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_20  (
    .EN(\$auto_4944 ),
    .I(haddr[20]),
    .O(\$ibuf_haddr[20] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_21  (
    .EN(\$auto_4945 ),
    .I(haddr[21]),
    .O(\$ibuf_haddr[21] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_22  (
    .EN(\$auto_4946 ),
    .I(haddr[22]),
    .O(\$ibuf_haddr[22] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_23  (
    .EN(\$auto_4947 ),
    .I(haddr[23]),
    .O(\$ibuf_haddr[23] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_24  (
    .EN(\$auto_4948 ),
    .I(haddr[24]),
    .O(\$ibuf_haddr[24] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_25  (
    .EN(\$auto_4949 ),
    .I(haddr[25]),
    .O(\$ibuf_haddr[25] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_26  (
    .EN(\$auto_4950 ),
    .I(haddr[26]),
    .O(\$ibuf_haddr[26] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_27  (
    .EN(\$auto_4951 ),
    .I(haddr[27]),
    .O(\$ibuf_haddr[27] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_28  (
    .EN(\$auto_4952 ),
    .I(haddr[28]),
    .O(\$ibuf_haddr[28] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_29  (
    .EN(\$auto_4953 ),
    .I(haddr[29]),
    .O(\$ibuf_haddr[29] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_3  (
    .EN(\$auto_4954 ),
    .I(haddr[3]),
    .O(\$ibuf_haddr[3] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_30  (
    .EN(\$auto_4955 ),
    .I(haddr[30]),
    .O(\$ibuf_haddr[30] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_31  (
    .EN(\$auto_4956 ),
    .I(haddr[31]),
    .O(\$ibuf_haddr[31] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_4  (
    .EN(\$auto_4957 ),
    .I(haddr[4]),
    .O(\$ibuf_haddr[4] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_5  (
    .EN(\$auto_4958 ),
    .I(haddr[5]),
    .O(\$ibuf_haddr[5] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_6  (
    .EN(\$auto_4959 ),
    .I(haddr[6]),
    .O(\$ibuf_haddr[6] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_7  (
    .EN(\$auto_4960 ),
    .I(haddr[7]),
    .O(\$ibuf_haddr[7] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_8  (
    .EN(\$auto_4961 ),
    .I(haddr[8]),
    .O(\$ibuf_haddr[8] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_haddr_9  (
    .EN(\$auto_4962 ),
    .I(haddr[9]),
    .O(\$ibuf_haddr[9] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_hw  (
    .EN(\$auto_4963 ),
    .I(hw),
    .O(\$ibuf_hw )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf10_en  (
    .EN(\$auto_4964 ),
    .I(ibuf10_en),
    .O(\$ibuf_ibuf10_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf11_en  (
    .EN(\$auto_4965 ),
    .I(ibuf11_en),
    .O(\$ibuf_ibuf11_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf12_en  (
    .EN(\$auto_4966 ),
    .I(ibuf12_en),
    .O(\$ibuf_ibuf12_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf13_en  (
    .EN(\$auto_4967 ),
    .I(ibuf13_en),
    .O(\$ibuf_ibuf13_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf14_en  (
    .EN(\$auto_4968 ),
    .I(ibuf14_en),
    .O(\$ibuf_ibuf14_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf2_en  (
    .EN(\$auto_4969 ),
    .I(ibuf2_en),
    .O(\$ibuf_ibuf2_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf3_en  (
    .EN(\$auto_4970 ),
    .I(ibuf3_en),
    .O(\$ibuf_ibuf3_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf4_en  (
    .EN(\$auto_4971 ),
    .I(ibuf4_en),
    .O(\$ibuf_ibuf4_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf5_en  (
    .EN(\$auto_4972 ),
    .I(ibuf5_en),
    .O(\$ibuf_ibuf5_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf6_en  (
    .EN(\$auto_4973 ),
    .I(ibuf6_en),
    .O(\$ibuf_ibuf6_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf7_en  (
    .EN(\$auto_4974 ),
    .I(ibuf7_en),
    .O(\$ibuf_ibuf7_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf8_en  (
    .EN(\$auto_4975 ),
    .I(ibuf8_en),
    .O(\$ibuf_ibuf8_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_ibuf9_en  (
    .EN(\$auto_4976 ),
    .I(ibuf9_en),
    .O(\$ibuf_ibuf9_en )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_read_write  (
    .EN(\$auto_4977 ),
    .I(read_write),
    .O(\$ibuf_read_write )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_5061.$ibuf$primitive_example_design_7.$ibuf_reset  (
    .EN(\$auto_4978 ),
    .I(reset),
    .O(\$ibuf_reset )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out  (
    .I(\$f2g_tx_out_$obuf_data_out[0] ),
    .O(data_out[0]),
    .T(\$auto_4979 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_1  (
    .I(\$f2g_tx_out_$obuf_data_out[1] ),
    .O(data_out[1]),
    .T(\$auto_4980 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_10  (
    .I(\$f2g_tx_out_$obuf_data_out[10] ),
    .O(data_out[10]),
    .T(\$auto_4981 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_11  (
    .I(\$f2g_tx_out_$obuf_data_out[11] ),
    .O(data_out[11]),
    .T(\$auto_4982 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_12  (
    .I(\$f2g_tx_out_$obuf_data_out[12] ),
    .O(data_out[12]),
    .T(\$auto_4983 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_13  (
    .I(\$f2g_tx_out_$obuf_data_out[13] ),
    .O(data_out[13]),
    .T(\$auto_4984 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_14  (
    .I(\$f2g_tx_out_$obuf_data_out[14] ),
    .O(data_out[14]),
    .T(\$auto_4985 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_15  (
    .I(\$f2g_tx_out_$obuf_data_out[15] ),
    .O(data_out[15]),
    .T(\$auto_4986 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_16  (
    .I(\$f2g_tx_out_$obuf_data_out[16] ),
    .O(data_out[16]),
    .T(\$auto_4987 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_17  (
    .I(\$f2g_tx_out_$obuf_data_out[17] ),
    .O(data_out[17]),
    .T(\$auto_4988 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_18  (
    .I(\$f2g_tx_out_$obuf_data_out[18] ),
    .O(data_out[18]),
    .T(\$auto_4989 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_19  (
    .I(\$f2g_tx_out_$obuf_data_out[19] ),
    .O(data_out[19]),
    .T(\$auto_4990 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_2  (
    .I(\$f2g_tx_out_$obuf_data_out[2] ),
    .O(data_out[2]),
    .T(\$auto_4991 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_20  (
    .I(\$f2g_tx_out_$obuf_data_out[20] ),
    .O(data_out[20]),
    .T(\$auto_4992 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_21  (
    .I(\$f2g_tx_out_$obuf_data_out[21] ),
    .O(data_out[21]),
    .T(\$auto_4993 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_22  (
    .I(\$f2g_tx_out_$obuf_data_out[22] ),
    .O(data_out[22]),
    .T(\$auto_4994 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_23  (
    .I(\$f2g_tx_out_$obuf_data_out[23] ),
    .O(data_out[23]),
    .T(\$auto_4995 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_24  (
    .I(\$f2g_tx_out_$obuf_data_out[24] ),
    .O(data_out[24]),
    .T(\$auto_4996 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_25  (
    .I(\$f2g_tx_out_$obuf_data_out[25] ),
    .O(data_out[25]),
    .T(\$auto_4997 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_26  (
    .I(\$f2g_tx_out_$obuf_data_out[26] ),
    .O(data_out[26]),
    .T(\$auto_4998 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_27  (
    .I(\$f2g_tx_out_$obuf_data_out[27] ),
    .O(data_out[27]),
    .T(\$auto_4999 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_28  (
    .I(\$f2g_tx_out_$obuf_data_out[28] ),
    .O(data_out[28]),
    .T(\$auto_5000 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_29  (
    .I(\$f2g_tx_out_$obuf_data_out[29] ),
    .O(data_out[29]),
    .T(\$auto_5001 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_3  (
    .I(\$f2g_tx_out_$obuf_data_out[3] ),
    .O(data_out[3]),
    .T(\$auto_5002 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_30  (
    .I(\$f2g_tx_out_$obuf_data_out[30] ),
    .O(data_out[30]),
    .T(\$auto_5003 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_31  (
    .I(\$f2g_tx_out_$obuf_data_out[31] ),
    .O(data_out[31]),
    .T(\$auto_5004 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_4  (
    .I(\$f2g_tx_out_$obuf_data_out[4] ),
    .O(data_out[4]),
    .T(\$auto_5005 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_5  (
    .I(\$f2g_tx_out_$obuf_data_out[5] ),
    .O(data_out[5]),
    .T(\$auto_5006 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_6  (
    .I(\$f2g_tx_out_$obuf_data_out[6] ),
    .O(data_out[6]),
    .T(\$auto_5007 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_7  (
    .I(\$f2g_tx_out_$obuf_data_out[7] ),
    .O(data_out[7]),
    .T(\$auto_5008 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_8  (
    .I(\$f2g_tx_out_$obuf_data_out[8] ),
    .O(data_out[8]),
    .T(\$auto_5009 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_5061.$obuf$primitive_example_design_7.$obuf_data_out_9  (
    .I(\$f2g_tx_out_$obuf_data_out[9] ),
    .O(data_out[9]),
    .T(\$auto_5010 )
  );
  fabric_primitive_example_design_7 fabric_instance (
    .\$abc$3571$auto_3156 (\$abc$3571$auto_3156 ),
    .\$auto_4855 (\$auto_4855 ),
    .\$auto_4856 (\$auto_4856 ),
    .\$auto_4857 (\$auto_4857 ),
    .\$auto_4858 (\$auto_4858 ),
    .\$auto_4859 (\$auto_4859 ),
    .\$auto_4860 (\$auto_4860 ),
    .\$auto_4861 (\$auto_4861 ),
    .\$auto_4862 (\$auto_4862 ),
    .\$auto_4863 (\$auto_4863 ),
    .\$auto_4864 (\$auto_4864 ),
    .\$auto_4865 (\$auto_4865 ),
    .\$auto_4866 (\$auto_4866 ),
    .\$auto_4867 (\$auto_4867 ),
    .\$auto_4868 (\$auto_4868 ),
    .\$auto_4869 (\$auto_4869 ),
    .\$auto_4870 (\$auto_4870 ),
    .\$auto_4871 (\$auto_4871 ),
    .\$auto_4872 (\$auto_4872 ),
    .\$auto_4873 (\$auto_4873 ),
    .\$auto_4874 (\$auto_4874 ),
    .\$auto_4875 (\$auto_4875 ),
    .\$auto_4876 (\$auto_4876 ),
    .\$auto_4877 (\$auto_4877 ),
    .\$auto_4878 (\$auto_4878 ),
    .\$auto_4879 (\$auto_4879 ),
    .\$auto_4880 (\$auto_4880 ),
    .\$auto_4881 (\$auto_4881 ),
    .\$auto_4882 (\$auto_4882 ),
    .\$auto_4883 (\$auto_4883 ),
    .\$auto_4884 (\$auto_4884 ),
    .\$auto_4885 (\$auto_4885 ),
    .\$auto_4886 (\$auto_4886 ),
    .\$auto_4887 (\$auto_4887 ),
    .\$auto_4888 (\$auto_4888 ),
    .\$auto_4889 (\$auto_4889 ),
    .\$auto_4890 (\$auto_4890 ),
    .\$auto_4891 (\$auto_4891 ),
    .\$auto_4892 (\$auto_4892 ),
    .\$auto_4893 (\$auto_4893 ),
    .\$auto_4894 (\$auto_4894 ),
    .\$auto_4895 (\$auto_4895 ),
    .\$auto_4896 (\$auto_4896 ),
    .\$auto_4897 (\$auto_4897 ),
    .\$auto_4898 (\$auto_4898 ),
    .\$auto_4899 (\$auto_4899 ),
    .\$auto_4900 (\$auto_4900 ),
    .\$auto_4901 (\$auto_4901 ),
    .\$auto_4902 (\$auto_4902 ),
    .\$auto_4903 (\$auto_4903 ),
    .\$auto_4904 (\$auto_4904 ),
    .\$auto_4905 (\$auto_4905 ),
    .\$auto_4906 (\$auto_4906 ),
    .\$auto_4907 (\$auto_4907 ),
    .\$auto_4908 (\$auto_4908 ),
    .\$auto_4909 (\$auto_4909 ),
    .\$auto_4910 (\$auto_4910 ),
    .\$auto_4911 (\$auto_4911 ),
    .\$auto_4912 (\$auto_4912 ),
    .\$auto_4913 (\$auto_4913 ),
    .\$auto_4914 (\$auto_4914 ),
    .\$auto_4915 (\$auto_4915 ),
    .\$auto_4916 (\$auto_4916 ),
    .\$auto_4917 (\$auto_4917 ),
    .\$auto_4918 (\$auto_4918 ),
    .\$auto_4919 (\$auto_4919 ),
    .\$auto_4920 (\$auto_4920 ),
    .\$auto_4921 (\$auto_4921 ),
    .\$auto_4922 (\$auto_4922 ),
    .\$auto_4923 (\$auto_4923 ),
    .\$auto_4924 (\$auto_4924 ),
    .\$auto_4925 (\$auto_4925 ),
    .\$auto_4926 (\$auto_4926 ),
    .\$auto_4927 (\$auto_4927 ),
    .\$auto_4928 (\$auto_4928 ),
    .\$auto_4929 (\$auto_4929 ),
    .\$auto_4930 (\$auto_4930 ),
    .\$auto_4931 (\$auto_4931 ),
    .\$auto_4932 (\$auto_4932 ),
    .\$auto_4933 (\$auto_4933 ),
    .\$auto_4934 (\$auto_4934 ),
    .\$auto_4935 (\$auto_4935 ),
    .\$auto_4936 (\$auto_4936 ),
    .\$auto_4937 (\$auto_4937 ),
    .\$auto_4938 (\$auto_4938 ),
    .\$auto_4939 (\$auto_4939 ),
    .\$auto_4940 (\$auto_4940 ),
    .\$auto_4941 (\$auto_4941 ),
    .\$auto_4942 (\$auto_4942 ),
    .\$auto_4943 (\$auto_4943 ),
    .\$auto_4944 (\$auto_4944 ),
    .\$auto_4945 (\$auto_4945 ),
    .\$auto_4946 (\$auto_4946 ),
    .\$auto_4947 (\$auto_4947 ),
    .\$auto_4948 (\$auto_4948 ),
    .\$auto_4949 (\$auto_4949 ),
    .\$auto_4950 (\$auto_4950 ),
    .\$auto_4951 (\$auto_4951 ),
    .\$auto_4952 (\$auto_4952 ),
    .\$auto_4953 (\$auto_4953 ),
    .\$auto_4954 (\$auto_4954 ),
    .\$auto_4955 (\$auto_4955 ),
    .\$auto_4956 (\$auto_4956 ),
    .\$auto_4957 (\$auto_4957 ),
    .\$auto_4958 (\$auto_4958 ),
    .\$auto_4959 (\$auto_4959 ),
    .\$auto_4960 (\$auto_4960 ),
    .\$auto_4961 (\$auto_4961 ),
    .\$auto_4962 (\$auto_4962 ),
    .\$auto_4963 (\$auto_4963 ),
    .\$auto_4964 (\$auto_4964 ),
    .\$auto_4965 (\$auto_4965 ),
    .\$auto_4966 (\$auto_4966 ),
    .\$auto_4967 (\$auto_4967 ),
    .\$auto_4968 (\$auto_4968 ),
    .\$auto_4969 (\$auto_4969 ),
    .\$auto_4970 (\$auto_4970 ),
    .\$auto_4971 (\$auto_4971 ),
    .\$auto_4972 (\$auto_4972 ),
    .\$auto_4973 (\$auto_4973 ),
    .\$auto_4974 (\$auto_4974 ),
    .\$auto_4975 (\$auto_4975 ),
    .\$auto_4976 (\$auto_4976 ),
    .\$auto_4977 (\$auto_4977 ),
    .\$auto_4978 (\$auto_4978 ),
    .\$auto_4979 (\$auto_4979 ),
    .\$auto_4980 (\$auto_4980 ),
    .\$auto_4981 (\$auto_4981 ),
    .\$auto_4982 (\$auto_4982 ),
    .\$auto_4983 (\$auto_4983 ),
    .\$auto_4984 (\$auto_4984 ),
    .\$auto_4985 (\$auto_4985 ),
    .\$auto_4986 (\$auto_4986 ),
    .\$auto_4987 (\$auto_4987 ),
    .\$auto_4988 (\$auto_4988 ),
    .\$auto_4989 (\$auto_4989 ),
    .\$auto_4990 (\$auto_4990 ),
    .\$auto_4991 (\$auto_4991 ),
    .\$auto_4992 (\$auto_4992 ),
    .\$auto_4993 (\$auto_4993 ),
    .\$auto_4994 (\$auto_4994 ),
    .\$auto_4995 (\$auto_4995 ),
    .\$auto_4996 (\$auto_4996 ),
    .\$auto_4997 (\$auto_4997 ),
    .\$auto_4998 (\$auto_4998 ),
    .\$auto_4999 (\$auto_4999 ),
    .\$auto_5000 (\$auto_5000 ),
    .\$auto_5001 (\$auto_5001 ),
    .\$auto_5002 (\$auto_5002 ),
    .\$auto_5003 (\$auto_5003 ),
    .\$auto_5004 (\$auto_5004 ),
    .\$auto_5005 (\$auto_5005 ),
    .\$auto_5006 (\$auto_5006 ),
    .\$auto_5007 (\$auto_5007 ),
    .\$auto_5008 (\$auto_5008 ),
    .\$auto_5009 (\$auto_5009 ),
    .\$auto_5010 (\$auto_5010 ),
    .\$auto_5011 (\$auto_5011 ),
    .\$auto_5012 (\$auto_5012 ),
    .\$auto_5013 (\$auto_5013 ),
    .\$auto_5014 (\$auto_5014 ),
    .\$auto_5015 (\$auto_5015 ),
    .\$auto_5016 (\$auto_5016 ),
    .\$auto_5017 (\$auto_5017 ),
    .\$auto_5018 (\$auto_5018 ),
    .\$auto_5019 (\$auto_5019 ),
    .\$auto_5020 (\$auto_5020 ),
    .\$auto_5021 (\$auto_5021 ),
    .\$auto_5022 (\$auto_5022 ),
    .\$auto_5023 (\$auto_5023 ),
    .\$auto_5024 (\$auto_5024 ),
    .\$auto_5025 (\$auto_5025 ),
    .\$auto_5026 (\$auto_5026 ),
    .\$auto_5027 (\$auto_5027 ),
    .\$auto_5028 (\$auto_5028 ),
    .\$auto_5029 (\$auto_5029 ),
    .\$auto_5030 (\$auto_5030 ),
    .\$auto_5031 (\$auto_5031 ),
    .\$auto_5032 (\$auto_5032 ),
    .\$auto_5033 (\$auto_5033 ),
    .\$auto_5034 (\$auto_5034 ),
    .\$auto_5035 (\$auto_5035 ),
    .\$auto_5036 (\$auto_5036 ),
    .\$auto_5037 (\$auto_5037 ),
    .\$auto_5038 (\$auto_5038 ),
    .\$auto_5039 (\$auto_5039 ),
    .\$auto_5040 (\$auto_5040 ),
    .\$auto_5041 (\$auto_5041 ),
    .\$auto_5042 (\$auto_5042 ),
    .\$auto_5043 (\$auto_5043 ),
    .\$auto_5044 (\$auto_5044 ),
    .\$auto_5045 (\$auto_5045 ),
    .\$auto_5046 (\$auto_5046 ),
    .\$auto_5047 (\$auto_5047 ),
    .\$auto_5048 (\$auto_5048 ),
    .\$auto_5049 (\$auto_5049 ),
    .\$auto_5050 (\$auto_5050 ),
    .\$auto_5051 (\$auto_5051 ),
    .\$auto_5052 (\$auto_5052 ),
    .\$auto_5053 (\$auto_5053 ),
    .\$auto_5054 (\$auto_5054 ),
    .\$auto_5055 (\$auto_5055 ),
    .\$auto_5056 (\$auto_5056 ),
    .\$auto_5057 (\$auto_5057 ),
    .\$auto_5058 (\$auto_5058 ),
    .\$auto_5059 (\$auto_5059 ),
    .\$clk_buf_$ibuf_clk (\$clk_buf_$ibuf_clk ),
    .\$f2g_in_en_$ibuf_ibuf10_en (\$f2g_in_en_$ibuf_ibuf10_en ),
    .\$f2g_in_en_$ibuf_ibuf11_en (\$f2g_in_en_$ibuf_ibuf11_en ),
    .\$f2g_in_en_$ibuf_ibuf12_en (\$f2g_in_en_$ibuf_ibuf12_en ),
    .\$f2g_in_en_$ibuf_ibuf13_en (\$f2g_in_en_$ibuf_ibuf13_en ),
    .\$f2g_in_en_$ibuf_ibuf14_en (\$f2g_in_en_$ibuf_ibuf14_en ),
    .\$f2g_in_en_$ibuf_ibuf2_en (\$f2g_in_en_$ibuf_ibuf2_en ),
    .\$f2g_in_en_$ibuf_ibuf3_en (\$f2g_in_en_$ibuf_ibuf3_en ),
    .\$f2g_in_en_$ibuf_ibuf4_en (\$f2g_in_en_$ibuf_ibuf4_en ),
    .\$f2g_in_en_$ibuf_ibuf5_en (\$f2g_in_en_$ibuf_ibuf5_en ),
    .\$f2g_in_en_$ibuf_ibuf6_en (\$f2g_in_en_$ibuf_ibuf6_en ),
    .\$f2g_in_en_$ibuf_ibuf7_en (\$f2g_in_en_$ibuf_ibuf7_en ),
    .\$f2g_in_en_$ibuf_ibuf8_en (\$f2g_in_en_$ibuf_ibuf8_en ),
    .\$f2g_in_en_$ibuf_ibuf9_en (\$f2g_in_en_$ibuf_ibuf9_en ),
    .\$f2g_tx_out_$obuf_data_out[0] (\$f2g_tx_out_$obuf_data_out[0] ),
    .\$f2g_tx_out_$obuf_data_out[10] (\$f2g_tx_out_$obuf_data_out[10] ),
    .\$f2g_tx_out_$obuf_data_out[11] (\$f2g_tx_out_$obuf_data_out[11] ),
    .\$f2g_tx_out_$obuf_data_out[12] (\$f2g_tx_out_$obuf_data_out[12] ),
    .\$f2g_tx_out_$obuf_data_out[13] (\$f2g_tx_out_$obuf_data_out[13] ),
    .\$f2g_tx_out_$obuf_data_out[14] (\$f2g_tx_out_$obuf_data_out[14] ),
    .\$f2g_tx_out_$obuf_data_out[15] (\$f2g_tx_out_$obuf_data_out[15] ),
    .\$f2g_tx_out_$obuf_data_out[16] (\$f2g_tx_out_$obuf_data_out[16] ),
    .\$f2g_tx_out_$obuf_data_out[17] (\$f2g_tx_out_$obuf_data_out[17] ),
    .\$f2g_tx_out_$obuf_data_out[18] (\$f2g_tx_out_$obuf_data_out[18] ),
    .\$f2g_tx_out_$obuf_data_out[19] (\$f2g_tx_out_$obuf_data_out[19] ),
    .\$f2g_tx_out_$obuf_data_out[1] (\$f2g_tx_out_$obuf_data_out[1] ),
    .\$f2g_tx_out_$obuf_data_out[20] (\$f2g_tx_out_$obuf_data_out[20] ),
    .\$f2g_tx_out_$obuf_data_out[21] (\$f2g_tx_out_$obuf_data_out[21] ),
    .\$f2g_tx_out_$obuf_data_out[22] (\$f2g_tx_out_$obuf_data_out[22] ),
    .\$f2g_tx_out_$obuf_data_out[23] (\$f2g_tx_out_$obuf_data_out[23] ),
    .\$f2g_tx_out_$obuf_data_out[24] (\$f2g_tx_out_$obuf_data_out[24] ),
    .\$f2g_tx_out_$obuf_data_out[25] (\$f2g_tx_out_$obuf_data_out[25] ),
    .\$f2g_tx_out_$obuf_data_out[26] (\$f2g_tx_out_$obuf_data_out[26] ),
    .\$f2g_tx_out_$obuf_data_out[27] (\$f2g_tx_out_$obuf_data_out[27] ),
    .\$f2g_tx_out_$obuf_data_out[28] (\$f2g_tx_out_$obuf_data_out[28] ),
    .\$f2g_tx_out_$obuf_data_out[29] (\$f2g_tx_out_$obuf_data_out[29] ),
    .\$f2g_tx_out_$obuf_data_out[2] (\$f2g_tx_out_$obuf_data_out[2] ),
    .\$f2g_tx_out_$obuf_data_out[30] (\$f2g_tx_out_$obuf_data_out[30] ),
    .\$f2g_tx_out_$obuf_data_out[31] (\$f2g_tx_out_$obuf_data_out[31] ),
    .\$f2g_tx_out_$obuf_data_out[3] (\$f2g_tx_out_$obuf_data_out[3] ),
    .\$f2g_tx_out_$obuf_data_out[4] (\$f2g_tx_out_$obuf_data_out[4] ),
    .\$f2g_tx_out_$obuf_data_out[5] (\$f2g_tx_out_$obuf_data_out[5] ),
    .\$f2g_tx_out_$obuf_data_out[6] (\$f2g_tx_out_$obuf_data_out[6] ),
    .\$f2g_tx_out_$obuf_data_out[7] (\$f2g_tx_out_$obuf_data_out[7] ),
    .\$f2g_tx_out_$obuf_data_out[8] (\$f2g_tx_out_$obuf_data_out[8] ),
    .\$f2g_tx_out_$obuf_data_out[9] (\$f2g_tx_out_$obuf_data_out[9] ),
    .\$f2g_tx_out_register_inst2.q (\$f2g_tx_out_register_inst2.q ),
    .\$f2g_tx_out_register_inst3.q (\$f2g_tx_out_register_inst3.q ),
    .\$fclk_buf_$abc$3571$auto_3156 (\$fclk_buf_$abc$3571$auto_3156 ),
    .\$ibuf_a[0] (\$ibuf_a[0] ),
    .\$ibuf_a[10] (\$ibuf_a[10] ),
    .\$ibuf_a[11] (\$ibuf_a[11] ),
    .\$ibuf_a[12] (\$ibuf_a[12] ),
    .\$ibuf_a[13] (\$ibuf_a[13] ),
    .\$ibuf_a[14] (\$ibuf_a[14] ),
    .\$ibuf_a[15] (\$ibuf_a[15] ),
    .\$ibuf_a[16] (\$ibuf_a[16] ),
    .\$ibuf_a[17] (\$ibuf_a[17] ),
    .\$ibuf_a[18] (\$ibuf_a[18] ),
    .\$ibuf_a[19] (\$ibuf_a[19] ),
    .\$ibuf_a[1] (\$ibuf_a[1] ),
    .\$ibuf_a[20] (\$ibuf_a[20] ),
    .\$ibuf_a[21] (\$ibuf_a[21] ),
    .\$ibuf_a[22] (\$ibuf_a[22] ),
    .\$ibuf_a[23] (\$ibuf_a[23] ),
    .\$ibuf_a[24] (\$ibuf_a[24] ),
    .\$ibuf_a[25] (\$ibuf_a[25] ),
    .\$ibuf_a[26] (\$ibuf_a[26] ),
    .\$ibuf_a[27] (\$ibuf_a[27] ),
    .\$ibuf_a[28] (\$ibuf_a[28] ),
    .\$ibuf_a[29] (\$ibuf_a[29] ),
    .\$ibuf_a[2] (\$ibuf_a[2] ),
    .\$ibuf_a[30] (\$ibuf_a[30] ),
    .\$ibuf_a[31] (\$ibuf_a[31] ),
    .\$ibuf_a[3] (\$ibuf_a[3] ),
    .\$ibuf_a[4] (\$ibuf_a[4] ),
    .\$ibuf_a[5] (\$ibuf_a[5] ),
    .\$ibuf_a[6] (\$ibuf_a[6] ),
    .\$ibuf_a[7] (\$ibuf_a[7] ),
    .\$ibuf_a[8] (\$ibuf_a[8] ),
    .\$ibuf_a[9] (\$ibuf_a[9] ),
    .\$ibuf_addr[0] (\$ibuf_addr[0] ),
    .\$ibuf_addr[1] (\$ibuf_addr[1] ),
    .\$ibuf_addr[2] (\$ibuf_addr[2] ),
    .\$ibuf_addr[3] (\$ibuf_addr[3] ),
    .\$ibuf_addr[4] (\$ibuf_addr[4] ),
    .\$ibuf_addr[5] (\$ibuf_addr[5] ),
    .\$ibuf_addr[6] (\$ibuf_addr[6] ),
    .\$ibuf_addr[7] (\$ibuf_addr[7] ),
    .\$ibuf_addr[8] (\$ibuf_addr[8] ),
    .\$ibuf_addr[9] (\$ibuf_addr[9] ),
    .\$ibuf_b[0] (\$ibuf_b[0] ),
    .\$ibuf_b[10] (\$ibuf_b[10] ),
    .\$ibuf_b[11] (\$ibuf_b[11] ),
    .\$ibuf_b[12] (\$ibuf_b[12] ),
    .\$ibuf_b[13] (\$ibuf_b[13] ),
    .\$ibuf_b[14] (\$ibuf_b[14] ),
    .\$ibuf_b[15] (\$ibuf_b[15] ),
    .\$ibuf_b[16] (\$ibuf_b[16] ),
    .\$ibuf_b[17] (\$ibuf_b[17] ),
    .\$ibuf_b[18] (\$ibuf_b[18] ),
    .\$ibuf_b[19] (\$ibuf_b[19] ),
    .\$ibuf_b[1] (\$ibuf_b[1] ),
    .\$ibuf_b[20] (\$ibuf_b[20] ),
    .\$ibuf_b[21] (\$ibuf_b[21] ),
    .\$ibuf_b[22] (\$ibuf_b[22] ),
    .\$ibuf_b[23] (\$ibuf_b[23] ),
    .\$ibuf_b[24] (\$ibuf_b[24] ),
    .\$ibuf_b[25] (\$ibuf_b[25] ),
    .\$ibuf_b[26] (\$ibuf_b[26] ),
    .\$ibuf_b[27] (\$ibuf_b[27] ),
    .\$ibuf_b[28] (\$ibuf_b[28] ),
    .\$ibuf_b[29] (\$ibuf_b[29] ),
    .\$ibuf_b[2] (\$ibuf_b[2] ),
    .\$ibuf_b[30] (\$ibuf_b[30] ),
    .\$ibuf_b[31] (\$ibuf_b[31] ),
    .\$ibuf_b[3] (\$ibuf_b[3] ),
    .\$ibuf_b[4] (\$ibuf_b[4] ),
    .\$ibuf_b[5] (\$ibuf_b[5] ),
    .\$ibuf_b[6] (\$ibuf_b[6] ),
    .\$ibuf_b[7] (\$ibuf_b[7] ),
    .\$ibuf_b[8] (\$ibuf_b[8] ),
    .\$ibuf_b[9] (\$ibuf_b[9] ),
    .\$ibuf_clear (\$ibuf_clear ),
    .\$ibuf_haddr[0] (\$ibuf_haddr[0] ),
    .\$ibuf_haddr[10] (\$ibuf_haddr[10] ),
    .\$ibuf_haddr[11] (\$ibuf_haddr[11] ),
    .\$ibuf_haddr[12] (\$ibuf_haddr[12] ),
    .\$ibuf_haddr[13] (\$ibuf_haddr[13] ),
    .\$ibuf_haddr[14] (\$ibuf_haddr[14] ),
    .\$ibuf_haddr[15] (\$ibuf_haddr[15] ),
    .\$ibuf_haddr[16] (\$ibuf_haddr[16] ),
    .\$ibuf_haddr[17] (\$ibuf_haddr[17] ),
    .\$ibuf_haddr[18] (\$ibuf_haddr[18] ),
    .\$ibuf_haddr[19] (\$ibuf_haddr[19] ),
    .\$ibuf_haddr[1] (\$ibuf_haddr[1] ),
    .\$ibuf_haddr[20] (\$ibuf_haddr[20] ),
    .\$ibuf_haddr[21] (\$ibuf_haddr[21] ),
    .\$ibuf_haddr[22] (\$ibuf_haddr[22] ),
    .\$ibuf_haddr[23] (\$ibuf_haddr[23] ),
    .\$ibuf_haddr[24] (\$ibuf_haddr[24] ),
    .\$ibuf_haddr[25] (\$ibuf_haddr[25] ),
    .\$ibuf_haddr[26] (\$ibuf_haddr[26] ),
    .\$ibuf_haddr[27] (\$ibuf_haddr[27] ),
    .\$ibuf_haddr[28] (\$ibuf_haddr[28] ),
    .\$ibuf_haddr[29] (\$ibuf_haddr[29] ),
    .\$ibuf_haddr[2] (\$ibuf_haddr[2] ),
    .\$ibuf_haddr[30] (\$ibuf_haddr[30] ),
    .\$ibuf_haddr[31] (\$ibuf_haddr[31] ),
    .\$ibuf_haddr[3] (\$ibuf_haddr[3] ),
    .\$ibuf_haddr[4] (\$ibuf_haddr[4] ),
    .\$ibuf_haddr[5] (\$ibuf_haddr[5] ),
    .\$ibuf_haddr[6] (\$ibuf_haddr[6] ),
    .\$ibuf_haddr[7] (\$ibuf_haddr[7] ),
    .\$ibuf_haddr[8] (\$ibuf_haddr[8] ),
    .\$ibuf_haddr[9] (\$ibuf_haddr[9] ),
    .\$ibuf_hw (\$ibuf_hw ),
    .\$ibuf_ibuf10_en (\$ibuf_ibuf10_en ),
    .\$ibuf_ibuf11_en (\$ibuf_ibuf11_en ),
    .\$ibuf_ibuf12_en (\$ibuf_ibuf12_en ),
    .\$ibuf_ibuf13_en (\$ibuf_ibuf13_en ),
    .\$ibuf_ibuf14_en (\$ibuf_ibuf14_en ),
    .\$ibuf_ibuf2_en (\$ibuf_ibuf2_en ),
    .\$ibuf_ibuf3_en (\$ibuf_ibuf3_en ),
    .\$ibuf_ibuf4_en (\$ibuf_ibuf4_en ),
    .\$ibuf_ibuf5_en (\$ibuf_ibuf5_en ),
    .\$ibuf_ibuf6_en (\$ibuf_ibuf6_en ),
    .\$ibuf_ibuf7_en (\$ibuf_ibuf7_en ),
    .\$ibuf_ibuf8_en (\$ibuf_ibuf8_en ),
    .\$ibuf_ibuf9_en (\$ibuf_ibuf9_en ),
    .\$ibuf_read_write (\$ibuf_read_write ),
    .\$ibuf_reset (\$ibuf_reset ),
    .\burst_ibuf[0] (\burst_ibuf[0] ),
    .\burst_ibuf[1] (\burst_ibuf[1] ),
    .\burst_ibuf[2] (\burst_ibuf[2] ),
    .\c[0] (\c[0] ),
    .\c[10] (\c[10] ),
    .\c[11] (\c[11] ),
    .\c[12] (\c[12] ),
    .\c[13] (\c[13] ),
    .\c[14] (\c[14] ),
    .\c[15] (\c[15] ),
    .\c[16] (\c[16] ),
    .\c[17] (\c[17] ),
    .\c[18] (\c[18] ),
    .\c[19] (\c[19] ),
    .\c[1] (\c[1] ),
    .\c[20] (\c[20] ),
    .\c[21] (\c[21] ),
    .\c[22] (\c[22] ),
    .\c[23] (\c[23] ),
    .\c[24] (\c[24] ),
    .\c[25] (\c[25] ),
    .\c[26] (\c[26] ),
    .\c[27] (\c[27] ),
    .\c[28] (\c[28] ),
    .\c[29] (\c[29] ),
    .\c[2] (\c[2] ),
    .\c[30] (\c[30] ),
    .\c[31] (\c[31] ),
    .\c[3] (\c[3] ),
    .\c[4] (\c[4] ),
    .\c[5] (\c[5] ),
    .\c[6] (\c[6] ),
    .\c[7] (\c[7] ),
    .\c[8] (\c[8] ),
    .\c[9] (\c[9] ),
    .hresp(hresp),
    .\prot_ibuf[0] (\prot_ibuf[0] ),
    .\prot_ibuf[1] (\prot_ibuf[1] ),
    .\prot_ibuf[2] (\prot_ibuf[2] ),
    .\prot_ibuf[3] (\prot_ibuf[3] ),
    .\ram_data_in[0] (\ram_data_in[0] ),
    .\ram_data_in[10] (\ram_data_in[10] ),
    .\ram_data_in[11] (\ram_data_in[11] ),
    .\ram_data_in[12] (\ram_data_in[12] ),
    .\ram_data_in[13] (\ram_data_in[13] ),
    .\ram_data_in[14] (\ram_data_in[14] ),
    .\ram_data_in[15] (\ram_data_in[15] ),
    .\ram_data_in[16] (\ram_data_in[16] ),
    .\ram_data_in[17] (\ram_data_in[17] ),
    .\ram_data_in[18] (\ram_data_in[18] ),
    .\ram_data_in[19] (\ram_data_in[19] ),
    .\ram_data_in[1] (\ram_data_in[1] ),
    .\ram_data_in[20] (\ram_data_in[20] ),
    .\ram_data_in[21] (\ram_data_in[21] ),
    .\ram_data_in[22] (\ram_data_in[22] ),
    .\ram_data_in[23] (\ram_data_in[23] ),
    .\ram_data_in[24] (\ram_data_in[24] ),
    .\ram_data_in[25] (\ram_data_in[25] ),
    .\ram_data_in[26] (\ram_data_in[26] ),
    .\ram_data_in[27] (\ram_data_in[27] ),
    .\ram_data_in[28] (\ram_data_in[28] ),
    .\ram_data_in[29] (\ram_data_in[29] ),
    .\ram_data_in[2] (\ram_data_in[2] ),
    .\ram_data_in[30] (\ram_data_in[30] ),
    .\ram_data_in[31] (\ram_data_in[31] ),
    .\ram_data_in[3] (\ram_data_in[3] ),
    .\ram_data_in[4] (\ram_data_in[4] ),
    .\ram_data_in[5] (\ram_data_in[5] ),
    .\ram_data_in[6] (\ram_data_in[6] ),
    .\ram_data_in[7] (\ram_data_in[7] ),
    .\ram_data_in[8] (\ram_data_in[8] ),
    .\ram_data_in[9] (\ram_data_in[9] ),
    .ready_o(ready_o),
    .\register_inst1.clk (\register_inst1.clk ),
    .\register_inst1.q (\register_inst1.q ),
    .\size_ibuf[0] (\size_ibuf[0] ),
    .\size_ibuf[1] (\size_ibuf[1] ),
    .\size_ibuf[2] (\size_ibuf[2] ),
    .\trans_ibuf[0] (\trans_ibuf[0] ),
    .\trans_ibuf[1] (\trans_ibuf[1] ),
    .\trans_ibuf[2] (\trans_ibuf[2] )
  );
endmodule
