git clone --depth 1 --no-tags https://github.com/Lathini99/32-bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759289008
git clone --depth 1 --no-tags https://github.com/ShravanKumar-21/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759306793
git clone --depth 1 --no-tags https://github.com/virolivs/Projeto-Hardware-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759535802
git clone --depth 1 --no-tags https://github.com/Dozer-vasanth/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759345634
git clone --depth 1 --no-tags https://github.com/8ruka0917/BinaryCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759348841
git clone --depth 1 --no-tags https://github.com/losyoply/logic-design-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759824520
git clone --depth 1 --no-tags https://github.com/blackout85/Z-Machine-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760104761
git clone --depth 1 --no-tags https://github.com/wine10001/DSD_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760293667
git clone --depth 1 --no-tags https://github.com/wine10001/ICLAB_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760235634
git clone --depth 1 --no-tags https://github.com/sahar156/8bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758907862
git clone --depth 1 --no-tags https://github.com/rohiniravi/469Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762469919
git clone --depth 1 --no-tags https://github.com/vonboog117/ECE_411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758246208
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/Verilog-Sobel-Edge-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760333269
git clone --depth 1 --no-tags https://github.com/MGMA10/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763252237
git clone --depth 1 --no-tags https://github.com/gyannj/N-Bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763124848
git clone --depth 1 --no-tags https://github.com/krishnavenkatasudheer/Ripple_Adder_Using_IP_Block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763468853
git clone --depth 1 --no-tags https://github.com/lucyz08/m152a-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764298933
git clone --depth 1 --no-tags https://github.com/wangzilong1989/mpw_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763905772
git clone --depth 1 --no-tags https://github.com/evphan24/Sequence-Memory-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763853781
git clone --depth 1 --no-tags https://github.com/KareemMoataz02/ASIC-ATM-Bank-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764746942
git clone --depth 1 --no-tags https://github.com/ylu149/Single-Cycle-Pipeline-RISCV-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764852912
git clone --depth 1 --no-tags https://github.com/yharada-github/caravel_test_000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765007583
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/clock-signal-generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764757626
git clone --depth 1 --no-tags https://github.com/sachinkum0009/caravel_timer_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765312503
git clone --depth 1 --no-tags https://github.com/Ekanthreddy886/ekanth-reddy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761297133
git clone --depth 1 --no-tags https://github.com/anikate-kaw/d_ff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766258479
git clone --depth 1 --no-tags https://github.com/Chonghao0109/B_ICC2019_priliminary_grad_cell_based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765571534
git clone --depth 1 --no-tags https://github.com/ValentinKGV/Verilog-State-Mirror-greayscale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765680630
git clone --depth 1 --no-tags https://github.com/IRiDecenT/computer-organization-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763289362
git clone --depth 1 --no-tags https://github.com/Chenwei-user/Chipyard_emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766349143
git clone --depth 1 --no-tags https://github.com/suvarnak-18/suvarnak-18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761723708
git clone --depth 1 --no-tags https://github.com/minhuju/lint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767259240
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/Combined-Threshold-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764643638
git clone --depth 1 --no-tags https://github.com/gary06548/Single-core-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767442434
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/fhewsyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759484290
git clone --depth 1 --no-tags https://github.com/swati2026/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767538972
git clone --depth 1 --no-tags https://github.com/orangecat345/turing-complete-mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766823998
git clone --depth 1 --no-tags https://github.com/nithishym/vsdsquadron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760351609
git clone --depth 1 --no-tags https://github.com/vanngo411/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765962194
git clone --depth 1 --no-tags https://github.com/FanHao1023/PDSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763021518
git clone --depth 1 --no-tags https://github.com/huzaheer/Processor-ECE350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764983164
git clone --depth 1 --no-tags https://github.com/LijinWilson/HDL_BIts_solving.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764148988
git clone --depth 1 --no-tags https://github.com/sidupreti/ECE-322-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760720731
git clone --depth 1 --no-tags https://github.com/RDSik/Digital-Design-Lab-Manual.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766098997
git clone --depth 1 --no-tags https://github.com/JoshHollis251/riscv_SPAR_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757802119
git clone --depth 1 --no-tags https://github.com/namberino/fpga-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762071365
git clone --depth 1 --no-tags https://github.com/Omarafifi1/spi-master-slave-with-all-four-different-modes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761947909
git clone --depth 1 --no-tags https://github.com/pjoterpodloga/JPHDL_Laby.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766108975
git clone --depth 1 --no-tags https://github.com/samiyaalizaidi/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765617763
git clone --depth 1 --no-tags https://github.com/openhardwaresimulator/ohs_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766124352
git clone --depth 1 --no-tags https://github.com/liamdugg/Verilog-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766356096
git clone --depth 1 --no-tags https://github.com/ddavidqui/Lab-digital-grupo-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766720006
git clone --depth 1 --no-tags https://github.com/cotowali/templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763246128
git clone --depth 1 --no-tags https://github.com/ninju08/Router_1X3_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763189318
git clone --depth 1 --no-tags https://github.com/TejasAshokR/Autometed_Washing_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764091825
git clone --depth 1 --no-tags https://github.com/KeremDilmen/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764315907
git clone --depth 1 --no-tags https://github.com/ammrat13/hdmi-cmd-enc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762645657
git clone --depth 1 --no-tags https://github.com/Raymond-exe/FPGA-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762897430
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Lab05-PipelinesAndHazards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765446019
git clone --depth 1 --no-tags https://github.com/crispy245/General-Purpose-Galois-Systemizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765628275
git clone --depth 1 --no-tags https://github.com/shivamanisaii/suretrust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765746595
git clone --depth 1 --no-tags https://github.com/HassinJalap/arithmetic-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764960156
git clone --depth 1 --no-tags https://github.com/PinakiMohanty/Design-and-Verification-of-5-stage-32-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767355149
git clone --depth 1 --no-tags https://github.com/aimalexe/the-code-cave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766112134
git clone --depth 1 --no-tags https://github.com/Nomdinoh/RISC-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766474874
git clone --depth 1 --no-tags https://github.com/sqdlab/SQDfpgaVNAswitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759766190
git clone --depth 1 --no-tags https://github.com/jamestrimbleafa/basic_ublaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766310140
git clone --depth 1 --no-tags https://github.com/Ahmet-Hakan/CSE331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766397763
git clone --depth 1 --no-tags https://github.com/avdssrk/Interview-Questions-sols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764452580
git clone --depth 1 --no-tags https://github.com/chms7/pico_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766921807
git clone --depth 1 --no-tags https://github.com/NicoRathmayr/jku-tt06-Digitaler-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761082918
git clone --depth 1 --no-tags https://github.com/krish-shahh/ec311lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767769271
git clone --depth 1 --no-tags https://github.com/lmyykxy/ic_mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762134502
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767307122
git clone --depth 1 --no-tags https://github.com/a1coughlin/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746264
git clone --depth 1 --no-tags https://github.com/djuara-rbz/tt_spi_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767472636
git clone --depth 1 --no-tags https://github.com/goodhumored/6sem-schemtech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758967464
git clone --depth 1 --no-tags https://github.com/Auke-Dirk/ByteBlast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765284074
git clone --depth 1 --no-tags https://github.com/NoahGWood/tt06-qrng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765979047
git clone --depth 1 --no-tags https://github.com/Mahfouz-z/HardCilk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763775159
git clone --depth 1 --no-tags https://github.com/ljb2405/ORDER_VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763893481
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_mindy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759440027
git clone --depth 1 --no-tags https://github.com/sai3906/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757918472
git clone --depth 1 --no-tags https://github.com/klaudioMema/verilog_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758555745
git clone --depth 1 --no-tags https://github.com/gabrielamazz/Verilog-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758462303
git clone --depth 1 --no-tags https://github.com/sudeepn97/1X3-Router-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759727700
git clone --depth 1 --no-tags https://github.com/hyungus/dementia_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759300010
git clone --depth 1 --no-tags https://github.com/0776895736/FPGA-Music-Player-NEXYS-A7-100T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759336938
git clone --depth 1 --no-tags https://github.com/MarcoVad/HermesE115F3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758261959
git clone --depth 1 --no-tags https://github.com/BalP-AI/PS-2-Calculator-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760624765
git clone --depth 1 --no-tags https://github.com/derekpappas/fpl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762040554
git clone --depth 1 --no-tags https://github.com/slurpeecup/V_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761010961
git clone --depth 1 --no-tags https://github.com/Natospence/VHDL-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760930307
git clone --depth 1 --no-tags https://github.com/MisguidedBadge/tzeentchArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760580467
git clone --depth 1 --no-tags https://github.com/gulaltuntas/computer-organization-homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760404890
git clone --depth 1 --no-tags https://github.com/shihjimmy/QR_Decomposition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762332248
git clone --depth 1 --no-tags https://github.com/reeves0728/NYCU-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762635067
git clone --depth 1 --no-tags https://github.com/muthuraman0508/xor_xnor_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762588901
