INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/linker/hls_ccl/_x/reports/kernels
	Log files: /home/linker/hls_ccl/_x/logs/kernels
INFO: [v++ 60-1548] Creating build summary session with primary output /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary, at Fri Jun 28 17:37:58 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/linker/hls_ccl/_x/reports/kernels/v++_compile_kernels_guidance.html', at Fri Jun 28 17:37:58 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'CCL'
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/linker/hls_ccl/out/emu_sw.p_xilinx_u280_gen3x16.mode_debug/obj/kernels.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 29s
INFO: [v++ 60-1653] Closing dispatch client.
