0.7
2020.2
Nov 18 2020
09:20:35
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/project_1_step_2/project_1_step_2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1647800374,verilog,,/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/verilog_input/testbench.v,,fpadd_mult;glbl,,,,,,,,
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/verilog_input/testbench.v,1647798398,verilog,,,,testbench,,,,,,,,
