
controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdc0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  0800be80  0800be80  0001be80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c43c  0800c43c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c43c  0800c43c  0001c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c444  0800c444  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c444  0800c444  0001c444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c448  0800c448  0001c448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c44c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001e0  0800c62c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  0800c62c  0002049c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017875  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003617  00000000  00000000  00037a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  0003b098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001168  00000000  00000000  0003c388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a918  00000000  00000000  0003d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018dbf  00000000  00000000  00057e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f6ee  00000000  00000000  00070bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001102b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005834  00000000  00000000  00110308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800be64 	.word	0x0800be64

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800be64 	.word	0x0800be64

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f869 	bl	8001510 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffb9 	bl	80013c0 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f85b 	bl	8001510 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f851 	bl	8001510 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 ffe1 	bl	8001444 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 ffd7 	bl	8001444 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f876 	bl	80005c4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f001 fe89 	bl	8002210 <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fad2 	bl	8001ab0 <__aeabi_dsub>
 800050c:	f001 fe80 	bl	8002210 <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	0005      	movs	r5, r0
 8000524:	000c      	movs	r4, r1
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	0028      	movs	r0, r5
 800052c:	0021      	movs	r1, r4
 800052e:	f7ff ff91 	bl	8000454 <__aeabi_dcmplt>
 8000532:	2800      	cmp	r0, #0
 8000534:	d108      	bne.n	8000548 <__aeabi_d2lz+0x28>
 8000536:	0028      	movs	r0, r5
 8000538:	0021      	movs	r1, r4
 800053a:	f000 f80f 	bl	800055c <__aeabi_d2ulz>
 800053e:	0002      	movs	r2, r0
 8000540:	000b      	movs	r3, r1
 8000542:	0010      	movs	r0, r2
 8000544:	0019      	movs	r1, r3
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	18e1      	adds	r1, r4, r3
 800054e:	0028      	movs	r0, r5
 8000550:	f000 f804 	bl	800055c <__aeabi_d2ulz>
 8000554:	2300      	movs	r3, #0
 8000556:	4242      	negs	r2, r0
 8000558:	418b      	sbcs	r3, r1
 800055a:	e7f2      	b.n	8000542 <__aeabi_d2lz+0x22>

0800055c <__aeabi_d2ulz>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2200      	movs	r2, #0
 8000560:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <__aeabi_d2ulz+0x34>)
 8000562:	000d      	movs	r5, r1
 8000564:	0004      	movs	r4, r0
 8000566:	f001 f837 	bl	80015d8 <__aeabi_dmul>
 800056a:	f7ff ffbb 	bl	80004e4 <__aeabi_d2uiz>
 800056e:	0006      	movs	r6, r0
 8000570:	f001 feb4 	bl	80022dc <__aeabi_ui2d>
 8000574:	2200      	movs	r2, #0
 8000576:	4b07      	ldr	r3, [pc, #28]	; (8000594 <__aeabi_d2ulz+0x38>)
 8000578:	f001 f82e 	bl	80015d8 <__aeabi_dmul>
 800057c:	0002      	movs	r2, r0
 800057e:	000b      	movs	r3, r1
 8000580:	0020      	movs	r0, r4
 8000582:	0029      	movs	r1, r5
 8000584:	f001 fa94 	bl	8001ab0 <__aeabi_dsub>
 8000588:	f7ff ffac 	bl	80004e4 <__aeabi_d2uiz>
 800058c:	0031      	movs	r1, r6
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	3df00000 	.word	0x3df00000
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_l2d>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	0006      	movs	r6, r0
 800059c:	0008      	movs	r0, r1
 800059e:	f001 fe6d 	bl	800227c <__aeabi_i2d>
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <__aeabi_l2d+0x28>)
 80005a6:	f001 f817 	bl	80015d8 <__aeabi_dmul>
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	0030      	movs	r0, r6
 80005b0:	f001 fe94 	bl	80022dc <__aeabi_ui2d>
 80005b4:	002b      	movs	r3, r5
 80005b6:	0022      	movs	r2, r4
 80005b8:	f000 f8d0 	bl	800075c <__aeabi_dadd>
 80005bc:	bd70      	pop	{r4, r5, r6, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__udivmoddi4>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	0004      	movs	r4, r0
 80005d2:	000d      	movs	r5, r1
 80005d4:	4692      	mov	sl, r2
 80005d6:	4699      	mov	r9, r3
 80005d8:	b083      	sub	sp, #12
 80005da:	428b      	cmp	r3, r1
 80005dc:	d830      	bhi.n	8000640 <__udivmoddi4+0x7c>
 80005de:	d02d      	beq.n	800063c <__udivmoddi4+0x78>
 80005e0:	4649      	mov	r1, r9
 80005e2:	4650      	mov	r0, sl
 80005e4:	f001 ff46 	bl	8002474 <__clzdi2>
 80005e8:	0029      	movs	r1, r5
 80005ea:	0006      	movs	r6, r0
 80005ec:	0020      	movs	r0, r4
 80005ee:	f001 ff41 	bl	8002474 <__clzdi2>
 80005f2:	1a33      	subs	r3, r6, r0
 80005f4:	4698      	mov	r8, r3
 80005f6:	3b20      	subs	r3, #32
 80005f8:	469b      	mov	fp, r3
 80005fa:	d433      	bmi.n	8000664 <__udivmoddi4+0xa0>
 80005fc:	465a      	mov	r2, fp
 80005fe:	4653      	mov	r3, sl
 8000600:	4093      	lsls	r3, r2
 8000602:	4642      	mov	r2, r8
 8000604:	001f      	movs	r7, r3
 8000606:	4653      	mov	r3, sl
 8000608:	4093      	lsls	r3, r2
 800060a:	001e      	movs	r6, r3
 800060c:	42af      	cmp	r7, r5
 800060e:	d83a      	bhi.n	8000686 <__udivmoddi4+0xc2>
 8000610:	42af      	cmp	r7, r5
 8000612:	d100      	bne.n	8000616 <__udivmoddi4+0x52>
 8000614:	e078      	b.n	8000708 <__udivmoddi4+0x144>
 8000616:	465b      	mov	r3, fp
 8000618:	1ba4      	subs	r4, r4, r6
 800061a:	41bd      	sbcs	r5, r7
 800061c:	2b00      	cmp	r3, #0
 800061e:	da00      	bge.n	8000622 <__udivmoddi4+0x5e>
 8000620:	e075      	b.n	800070e <__udivmoddi4+0x14a>
 8000622:	2200      	movs	r2, #0
 8000624:	2300      	movs	r3, #0
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	465a      	mov	r2, fp
 800062e:	4093      	lsls	r3, r2
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	4642      	mov	r2, r8
 8000636:	4093      	lsls	r3, r2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	e028      	b.n	800068e <__udivmoddi4+0xca>
 800063c:	4282      	cmp	r2, r0
 800063e:	d9cf      	bls.n	80005e0 <__udivmoddi4+0x1c>
 8000640:	2200      	movs	r2, #0
 8000642:	2300      	movs	r3, #0
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <__udivmoddi4+0x8e>
 800064e:	601c      	str	r4, [r3, #0]
 8000650:	605d      	str	r5, [r3, #4]
 8000652:	9800      	ldr	r0, [sp, #0]
 8000654:	9901      	ldr	r1, [sp, #4]
 8000656:	b003      	add	sp, #12
 8000658:	bcf0      	pop	{r4, r5, r6, r7}
 800065a:	46bb      	mov	fp, r7
 800065c:	46b2      	mov	sl, r6
 800065e:	46a9      	mov	r9, r5
 8000660:	46a0      	mov	r8, r4
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000664:	4642      	mov	r2, r8
 8000666:	2320      	movs	r3, #32
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	4652      	mov	r2, sl
 800066c:	40da      	lsrs	r2, r3
 800066e:	4641      	mov	r1, r8
 8000670:	0013      	movs	r3, r2
 8000672:	464a      	mov	r2, r9
 8000674:	408a      	lsls	r2, r1
 8000676:	0017      	movs	r7, r2
 8000678:	4642      	mov	r2, r8
 800067a:	431f      	orrs	r7, r3
 800067c:	4653      	mov	r3, sl
 800067e:	4093      	lsls	r3, r2
 8000680:	001e      	movs	r6, r3
 8000682:	42af      	cmp	r7, r5
 8000684:	d9c4      	bls.n	8000610 <__udivmoddi4+0x4c>
 8000686:	2200      	movs	r2, #0
 8000688:	2300      	movs	r3, #0
 800068a:	9200      	str	r2, [sp, #0]
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	4643      	mov	r3, r8
 8000690:	2b00      	cmp	r3, #0
 8000692:	d0d9      	beq.n	8000648 <__udivmoddi4+0x84>
 8000694:	07fb      	lsls	r3, r7, #31
 8000696:	0872      	lsrs	r2, r6, #1
 8000698:	431a      	orrs	r2, r3
 800069a:	4646      	mov	r6, r8
 800069c:	087b      	lsrs	r3, r7, #1
 800069e:	e00e      	b.n	80006be <__udivmoddi4+0xfa>
 80006a0:	42ab      	cmp	r3, r5
 80006a2:	d101      	bne.n	80006a8 <__udivmoddi4+0xe4>
 80006a4:	42a2      	cmp	r2, r4
 80006a6:	d80c      	bhi.n	80006c2 <__udivmoddi4+0xfe>
 80006a8:	1aa4      	subs	r4, r4, r2
 80006aa:	419d      	sbcs	r5, r3
 80006ac:	2001      	movs	r0, #1
 80006ae:	1924      	adds	r4, r4, r4
 80006b0:	416d      	adcs	r5, r5
 80006b2:	2100      	movs	r1, #0
 80006b4:	3e01      	subs	r6, #1
 80006b6:	1824      	adds	r4, r4, r0
 80006b8:	414d      	adcs	r5, r1
 80006ba:	2e00      	cmp	r6, #0
 80006bc:	d006      	beq.n	80006cc <__udivmoddi4+0x108>
 80006be:	42ab      	cmp	r3, r5
 80006c0:	d9ee      	bls.n	80006a0 <__udivmoddi4+0xdc>
 80006c2:	3e01      	subs	r6, #1
 80006c4:	1924      	adds	r4, r4, r4
 80006c6:	416d      	adcs	r5, r5
 80006c8:	2e00      	cmp	r6, #0
 80006ca:	d1f8      	bne.n	80006be <__udivmoddi4+0xfa>
 80006cc:	9800      	ldr	r0, [sp, #0]
 80006ce:	9901      	ldr	r1, [sp, #4]
 80006d0:	465b      	mov	r3, fp
 80006d2:	1900      	adds	r0, r0, r4
 80006d4:	4169      	adcs	r1, r5
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	db24      	blt.n	8000724 <__udivmoddi4+0x160>
 80006da:	002b      	movs	r3, r5
 80006dc:	465a      	mov	r2, fp
 80006de:	4644      	mov	r4, r8
 80006e0:	40d3      	lsrs	r3, r2
 80006e2:	002a      	movs	r2, r5
 80006e4:	40e2      	lsrs	r2, r4
 80006e6:	001c      	movs	r4, r3
 80006e8:	465b      	mov	r3, fp
 80006ea:	0015      	movs	r5, r2
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db2a      	blt.n	8000746 <__udivmoddi4+0x182>
 80006f0:	0026      	movs	r6, r4
 80006f2:	409e      	lsls	r6, r3
 80006f4:	0033      	movs	r3, r6
 80006f6:	0026      	movs	r6, r4
 80006f8:	4647      	mov	r7, r8
 80006fa:	40be      	lsls	r6, r7
 80006fc:	0032      	movs	r2, r6
 80006fe:	1a80      	subs	r0, r0, r2
 8000700:	4199      	sbcs	r1, r3
 8000702:	9000      	str	r0, [sp, #0]
 8000704:	9101      	str	r1, [sp, #4]
 8000706:	e79f      	b.n	8000648 <__udivmoddi4+0x84>
 8000708:	42a3      	cmp	r3, r4
 800070a:	d8bc      	bhi.n	8000686 <__udivmoddi4+0xc2>
 800070c:	e783      	b.n	8000616 <__udivmoddi4+0x52>
 800070e:	4642      	mov	r2, r8
 8000710:	2320      	movs	r3, #32
 8000712:	2100      	movs	r1, #0
 8000714:	1a9b      	subs	r3, r3, r2
 8000716:	2200      	movs	r2, #0
 8000718:	9100      	str	r1, [sp, #0]
 800071a:	9201      	str	r2, [sp, #4]
 800071c:	2201      	movs	r2, #1
 800071e:	40da      	lsrs	r2, r3
 8000720:	9201      	str	r2, [sp, #4]
 8000722:	e786      	b.n	8000632 <__udivmoddi4+0x6e>
 8000724:	4642      	mov	r2, r8
 8000726:	2320      	movs	r3, #32
 8000728:	1a9b      	subs	r3, r3, r2
 800072a:	002a      	movs	r2, r5
 800072c:	4646      	mov	r6, r8
 800072e:	409a      	lsls	r2, r3
 8000730:	0023      	movs	r3, r4
 8000732:	40f3      	lsrs	r3, r6
 8000734:	4644      	mov	r4, r8
 8000736:	4313      	orrs	r3, r2
 8000738:	002a      	movs	r2, r5
 800073a:	40e2      	lsrs	r2, r4
 800073c:	001c      	movs	r4, r3
 800073e:	465b      	mov	r3, fp
 8000740:	0015      	movs	r5, r2
 8000742:	2b00      	cmp	r3, #0
 8000744:	dad4      	bge.n	80006f0 <__udivmoddi4+0x12c>
 8000746:	4642      	mov	r2, r8
 8000748:	002f      	movs	r7, r5
 800074a:	2320      	movs	r3, #32
 800074c:	0026      	movs	r6, r4
 800074e:	4097      	lsls	r7, r2
 8000750:	1a9b      	subs	r3, r3, r2
 8000752:	40de      	lsrs	r6, r3
 8000754:	003b      	movs	r3, r7
 8000756:	4333      	orrs	r3, r6
 8000758:	e7cd      	b.n	80006f6 <__udivmoddi4+0x132>
 800075a:	46c0      	nop			; (mov r8, r8)

0800075c <__aeabi_dadd>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	464f      	mov	r7, r9
 8000760:	4646      	mov	r6, r8
 8000762:	46d6      	mov	lr, sl
 8000764:	000d      	movs	r5, r1
 8000766:	0004      	movs	r4, r0
 8000768:	b5c0      	push	{r6, r7, lr}
 800076a:	001f      	movs	r7, r3
 800076c:	0011      	movs	r1, r2
 800076e:	0328      	lsls	r0, r5, #12
 8000770:	0f62      	lsrs	r2, r4, #29
 8000772:	0a40      	lsrs	r0, r0, #9
 8000774:	4310      	orrs	r0, r2
 8000776:	007a      	lsls	r2, r7, #1
 8000778:	0d52      	lsrs	r2, r2, #21
 800077a:	00e3      	lsls	r3, r4, #3
 800077c:	033c      	lsls	r4, r7, #12
 800077e:	4691      	mov	r9, r2
 8000780:	0a64      	lsrs	r4, r4, #9
 8000782:	0ffa      	lsrs	r2, r7, #31
 8000784:	0f4f      	lsrs	r7, r1, #29
 8000786:	006e      	lsls	r6, r5, #1
 8000788:	4327      	orrs	r7, r4
 800078a:	4692      	mov	sl, r2
 800078c:	46b8      	mov	r8, r7
 800078e:	0d76      	lsrs	r6, r6, #21
 8000790:	0fed      	lsrs	r5, r5, #31
 8000792:	00c9      	lsls	r1, r1, #3
 8000794:	4295      	cmp	r5, r2
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x3e>
 8000798:	e099      	b.n	80008ce <__aeabi_dadd+0x172>
 800079a:	464c      	mov	r4, r9
 800079c:	1b34      	subs	r4, r6, r4
 800079e:	46a4      	mov	ip, r4
 80007a0:	2c00      	cmp	r4, #0
 80007a2:	dc00      	bgt.n	80007a6 <__aeabi_dadd+0x4a>
 80007a4:	e07c      	b.n	80008a0 <__aeabi_dadd+0x144>
 80007a6:	464a      	mov	r2, r9
 80007a8:	2a00      	cmp	r2, #0
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0x52>
 80007ac:	e0b8      	b.n	8000920 <__aeabi_dadd+0x1c4>
 80007ae:	4ac5      	ldr	r2, [pc, #788]	; (8000ac4 <__aeabi_dadd+0x368>)
 80007b0:	4296      	cmp	r6, r2
 80007b2:	d100      	bne.n	80007b6 <__aeabi_dadd+0x5a>
 80007b4:	e11c      	b.n	80009f0 <__aeabi_dadd+0x294>
 80007b6:	2280      	movs	r2, #128	; 0x80
 80007b8:	003c      	movs	r4, r7
 80007ba:	0412      	lsls	r2, r2, #16
 80007bc:	4314      	orrs	r4, r2
 80007be:	46a0      	mov	r8, r4
 80007c0:	4662      	mov	r2, ip
 80007c2:	2a38      	cmp	r2, #56	; 0x38
 80007c4:	dd00      	ble.n	80007c8 <__aeabi_dadd+0x6c>
 80007c6:	e161      	b.n	8000a8c <__aeabi_dadd+0x330>
 80007c8:	2a1f      	cmp	r2, #31
 80007ca:	dd00      	ble.n	80007ce <__aeabi_dadd+0x72>
 80007cc:	e1cc      	b.n	8000b68 <__aeabi_dadd+0x40c>
 80007ce:	4664      	mov	r4, ip
 80007d0:	2220      	movs	r2, #32
 80007d2:	1b12      	subs	r2, r2, r4
 80007d4:	4644      	mov	r4, r8
 80007d6:	4094      	lsls	r4, r2
 80007d8:	000f      	movs	r7, r1
 80007da:	46a1      	mov	r9, r4
 80007dc:	4664      	mov	r4, ip
 80007de:	4091      	lsls	r1, r2
 80007e0:	40e7      	lsrs	r7, r4
 80007e2:	464c      	mov	r4, r9
 80007e4:	1e4a      	subs	r2, r1, #1
 80007e6:	4191      	sbcs	r1, r2
 80007e8:	433c      	orrs	r4, r7
 80007ea:	4642      	mov	r2, r8
 80007ec:	4321      	orrs	r1, r4
 80007ee:	4664      	mov	r4, ip
 80007f0:	40e2      	lsrs	r2, r4
 80007f2:	1a80      	subs	r0, r0, r2
 80007f4:	1a5c      	subs	r4, r3, r1
 80007f6:	42a3      	cmp	r3, r4
 80007f8:	419b      	sbcs	r3, r3
 80007fa:	425f      	negs	r7, r3
 80007fc:	1bc7      	subs	r7, r0, r7
 80007fe:	023b      	lsls	r3, r7, #8
 8000800:	d400      	bmi.n	8000804 <__aeabi_dadd+0xa8>
 8000802:	e0d0      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000804:	027f      	lsls	r7, r7, #9
 8000806:	0a7f      	lsrs	r7, r7, #9
 8000808:	2f00      	cmp	r7, #0
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0xb2>
 800080c:	e0ff      	b.n	8000a0e <__aeabi_dadd+0x2b2>
 800080e:	0038      	movs	r0, r7
 8000810:	f001 fe12 	bl	8002438 <__clzsi2>
 8000814:	0001      	movs	r1, r0
 8000816:	3908      	subs	r1, #8
 8000818:	2320      	movs	r3, #32
 800081a:	0022      	movs	r2, r4
 800081c:	1a5b      	subs	r3, r3, r1
 800081e:	408f      	lsls	r7, r1
 8000820:	40da      	lsrs	r2, r3
 8000822:	408c      	lsls	r4, r1
 8000824:	4317      	orrs	r7, r2
 8000826:	42b1      	cmp	r1, r6
 8000828:	da00      	bge.n	800082c <__aeabi_dadd+0xd0>
 800082a:	e0ff      	b.n	8000a2c <__aeabi_dadd+0x2d0>
 800082c:	1b89      	subs	r1, r1, r6
 800082e:	1c4b      	adds	r3, r1, #1
 8000830:	2b1f      	cmp	r3, #31
 8000832:	dd00      	ble.n	8000836 <__aeabi_dadd+0xda>
 8000834:	e0a8      	b.n	8000988 <__aeabi_dadd+0x22c>
 8000836:	2220      	movs	r2, #32
 8000838:	0039      	movs	r1, r7
 800083a:	1ad2      	subs	r2, r2, r3
 800083c:	0020      	movs	r0, r4
 800083e:	4094      	lsls	r4, r2
 8000840:	4091      	lsls	r1, r2
 8000842:	40d8      	lsrs	r0, r3
 8000844:	1e62      	subs	r2, r4, #1
 8000846:	4194      	sbcs	r4, r2
 8000848:	40df      	lsrs	r7, r3
 800084a:	2600      	movs	r6, #0
 800084c:	4301      	orrs	r1, r0
 800084e:	430c      	orrs	r4, r1
 8000850:	0763      	lsls	r3, r4, #29
 8000852:	d009      	beq.n	8000868 <__aeabi_dadd+0x10c>
 8000854:	230f      	movs	r3, #15
 8000856:	4023      	ands	r3, r4
 8000858:	2b04      	cmp	r3, #4
 800085a:	d005      	beq.n	8000868 <__aeabi_dadd+0x10c>
 800085c:	1d23      	adds	r3, r4, #4
 800085e:	42a3      	cmp	r3, r4
 8000860:	41a4      	sbcs	r4, r4
 8000862:	4264      	negs	r4, r4
 8000864:	193f      	adds	r7, r7, r4
 8000866:	001c      	movs	r4, r3
 8000868:	023b      	lsls	r3, r7, #8
 800086a:	d400      	bmi.n	800086e <__aeabi_dadd+0x112>
 800086c:	e09e      	b.n	80009ac <__aeabi_dadd+0x250>
 800086e:	4b95      	ldr	r3, [pc, #596]	; (8000ac4 <__aeabi_dadd+0x368>)
 8000870:	3601      	adds	r6, #1
 8000872:	429e      	cmp	r6, r3
 8000874:	d100      	bne.n	8000878 <__aeabi_dadd+0x11c>
 8000876:	e0b7      	b.n	80009e8 <__aeabi_dadd+0x28c>
 8000878:	4a93      	ldr	r2, [pc, #588]	; (8000ac8 <__aeabi_dadd+0x36c>)
 800087a:	08e4      	lsrs	r4, r4, #3
 800087c:	4017      	ands	r7, r2
 800087e:	077b      	lsls	r3, r7, #29
 8000880:	0571      	lsls	r1, r6, #21
 8000882:	027f      	lsls	r7, r7, #9
 8000884:	4323      	orrs	r3, r4
 8000886:	0b3f      	lsrs	r7, r7, #12
 8000888:	0d4a      	lsrs	r2, r1, #21
 800088a:	0512      	lsls	r2, r2, #20
 800088c:	433a      	orrs	r2, r7
 800088e:	07ed      	lsls	r5, r5, #31
 8000890:	432a      	orrs	r2, r5
 8000892:	0018      	movs	r0, r3
 8000894:	0011      	movs	r1, r2
 8000896:	bce0      	pop	{r5, r6, r7}
 8000898:	46ba      	mov	sl, r7
 800089a:	46b1      	mov	r9, r6
 800089c:	46a8      	mov	r8, r5
 800089e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008a0:	2c00      	cmp	r4, #0
 80008a2:	d04b      	beq.n	800093c <__aeabi_dadd+0x1e0>
 80008a4:	464c      	mov	r4, r9
 80008a6:	1ba4      	subs	r4, r4, r6
 80008a8:	46a4      	mov	ip, r4
 80008aa:	2e00      	cmp	r6, #0
 80008ac:	d000      	beq.n	80008b0 <__aeabi_dadd+0x154>
 80008ae:	e123      	b.n	8000af8 <__aeabi_dadd+0x39c>
 80008b0:	0004      	movs	r4, r0
 80008b2:	431c      	orrs	r4, r3
 80008b4:	d100      	bne.n	80008b8 <__aeabi_dadd+0x15c>
 80008b6:	e1af      	b.n	8000c18 <__aeabi_dadd+0x4bc>
 80008b8:	4662      	mov	r2, ip
 80008ba:	1e54      	subs	r4, r2, #1
 80008bc:	2a01      	cmp	r2, #1
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x166>
 80008c0:	e215      	b.n	8000cee <__aeabi_dadd+0x592>
 80008c2:	4d80      	ldr	r5, [pc, #512]	; (8000ac4 <__aeabi_dadd+0x368>)
 80008c4:	45ac      	cmp	ip, r5
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x16e>
 80008c8:	e1c8      	b.n	8000c5c <__aeabi_dadd+0x500>
 80008ca:	46a4      	mov	ip, r4
 80008cc:	e11b      	b.n	8000b06 <__aeabi_dadd+0x3aa>
 80008ce:	464a      	mov	r2, r9
 80008d0:	1ab2      	subs	r2, r6, r2
 80008d2:	4694      	mov	ip, r2
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	dc00      	bgt.n	80008da <__aeabi_dadd+0x17e>
 80008d8:	e0ac      	b.n	8000a34 <__aeabi_dadd+0x2d8>
 80008da:	464a      	mov	r2, r9
 80008dc:	2a00      	cmp	r2, #0
 80008de:	d043      	beq.n	8000968 <__aeabi_dadd+0x20c>
 80008e0:	4a78      	ldr	r2, [pc, #480]	; (8000ac4 <__aeabi_dadd+0x368>)
 80008e2:	4296      	cmp	r6, r2
 80008e4:	d100      	bne.n	80008e8 <__aeabi_dadd+0x18c>
 80008e6:	e1af      	b.n	8000c48 <__aeabi_dadd+0x4ec>
 80008e8:	2280      	movs	r2, #128	; 0x80
 80008ea:	003c      	movs	r4, r7
 80008ec:	0412      	lsls	r2, r2, #16
 80008ee:	4314      	orrs	r4, r2
 80008f0:	46a0      	mov	r8, r4
 80008f2:	4662      	mov	r2, ip
 80008f4:	2a38      	cmp	r2, #56	; 0x38
 80008f6:	dc67      	bgt.n	80009c8 <__aeabi_dadd+0x26c>
 80008f8:	2a1f      	cmp	r2, #31
 80008fa:	dc00      	bgt.n	80008fe <__aeabi_dadd+0x1a2>
 80008fc:	e15f      	b.n	8000bbe <__aeabi_dadd+0x462>
 80008fe:	4647      	mov	r7, r8
 8000900:	3a20      	subs	r2, #32
 8000902:	40d7      	lsrs	r7, r2
 8000904:	4662      	mov	r2, ip
 8000906:	2a20      	cmp	r2, #32
 8000908:	d005      	beq.n	8000916 <__aeabi_dadd+0x1ba>
 800090a:	4664      	mov	r4, ip
 800090c:	2240      	movs	r2, #64	; 0x40
 800090e:	1b12      	subs	r2, r2, r4
 8000910:	4644      	mov	r4, r8
 8000912:	4094      	lsls	r4, r2
 8000914:	4321      	orrs	r1, r4
 8000916:	1e4a      	subs	r2, r1, #1
 8000918:	4191      	sbcs	r1, r2
 800091a:	000c      	movs	r4, r1
 800091c:	433c      	orrs	r4, r7
 800091e:	e057      	b.n	80009d0 <__aeabi_dadd+0x274>
 8000920:	003a      	movs	r2, r7
 8000922:	430a      	orrs	r2, r1
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x1cc>
 8000926:	e105      	b.n	8000b34 <__aeabi_dadd+0x3d8>
 8000928:	0022      	movs	r2, r4
 800092a:	3a01      	subs	r2, #1
 800092c:	2c01      	cmp	r4, #1
 800092e:	d100      	bne.n	8000932 <__aeabi_dadd+0x1d6>
 8000930:	e182      	b.n	8000c38 <__aeabi_dadd+0x4dc>
 8000932:	4c64      	ldr	r4, [pc, #400]	; (8000ac4 <__aeabi_dadd+0x368>)
 8000934:	45a4      	cmp	ip, r4
 8000936:	d05b      	beq.n	80009f0 <__aeabi_dadd+0x294>
 8000938:	4694      	mov	ip, r2
 800093a:	e741      	b.n	80007c0 <__aeabi_dadd+0x64>
 800093c:	4c63      	ldr	r4, [pc, #396]	; (8000acc <__aeabi_dadd+0x370>)
 800093e:	1c77      	adds	r7, r6, #1
 8000940:	4227      	tst	r7, r4
 8000942:	d000      	beq.n	8000946 <__aeabi_dadd+0x1ea>
 8000944:	e0c4      	b.n	8000ad0 <__aeabi_dadd+0x374>
 8000946:	0004      	movs	r4, r0
 8000948:	431c      	orrs	r4, r3
 800094a:	2e00      	cmp	r6, #0
 800094c:	d000      	beq.n	8000950 <__aeabi_dadd+0x1f4>
 800094e:	e169      	b.n	8000c24 <__aeabi_dadd+0x4c8>
 8000950:	2c00      	cmp	r4, #0
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x1fa>
 8000954:	e1bf      	b.n	8000cd6 <__aeabi_dadd+0x57a>
 8000956:	4644      	mov	r4, r8
 8000958:	430c      	orrs	r4, r1
 800095a:	d000      	beq.n	800095e <__aeabi_dadd+0x202>
 800095c:	e1d0      	b.n	8000d00 <__aeabi_dadd+0x5a4>
 800095e:	0742      	lsls	r2, r0, #29
 8000960:	08db      	lsrs	r3, r3, #3
 8000962:	4313      	orrs	r3, r2
 8000964:	08c0      	lsrs	r0, r0, #3
 8000966:	e029      	b.n	80009bc <__aeabi_dadd+0x260>
 8000968:	003a      	movs	r2, r7
 800096a:	430a      	orrs	r2, r1
 800096c:	d100      	bne.n	8000970 <__aeabi_dadd+0x214>
 800096e:	e170      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 8000970:	4662      	mov	r2, ip
 8000972:	4664      	mov	r4, ip
 8000974:	3a01      	subs	r2, #1
 8000976:	2c01      	cmp	r4, #1
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x220>
 800097a:	e0e0      	b.n	8000b3e <__aeabi_dadd+0x3e2>
 800097c:	4c51      	ldr	r4, [pc, #324]	; (8000ac4 <__aeabi_dadd+0x368>)
 800097e:	45a4      	cmp	ip, r4
 8000980:	d100      	bne.n	8000984 <__aeabi_dadd+0x228>
 8000982:	e161      	b.n	8000c48 <__aeabi_dadd+0x4ec>
 8000984:	4694      	mov	ip, r2
 8000986:	e7b4      	b.n	80008f2 <__aeabi_dadd+0x196>
 8000988:	003a      	movs	r2, r7
 800098a:	391f      	subs	r1, #31
 800098c:	40ca      	lsrs	r2, r1
 800098e:	0011      	movs	r1, r2
 8000990:	2b20      	cmp	r3, #32
 8000992:	d003      	beq.n	800099c <__aeabi_dadd+0x240>
 8000994:	2240      	movs	r2, #64	; 0x40
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	409f      	lsls	r7, r3
 800099a:	433c      	orrs	r4, r7
 800099c:	1e63      	subs	r3, r4, #1
 800099e:	419c      	sbcs	r4, r3
 80009a0:	2700      	movs	r7, #0
 80009a2:	2600      	movs	r6, #0
 80009a4:	430c      	orrs	r4, r1
 80009a6:	0763      	lsls	r3, r4, #29
 80009a8:	d000      	beq.n	80009ac <__aeabi_dadd+0x250>
 80009aa:	e753      	b.n	8000854 <__aeabi_dadd+0xf8>
 80009ac:	46b4      	mov	ip, r6
 80009ae:	08e4      	lsrs	r4, r4, #3
 80009b0:	077b      	lsls	r3, r7, #29
 80009b2:	4323      	orrs	r3, r4
 80009b4:	08f8      	lsrs	r0, r7, #3
 80009b6:	4a43      	ldr	r2, [pc, #268]	; (8000ac4 <__aeabi_dadd+0x368>)
 80009b8:	4594      	cmp	ip, r2
 80009ba:	d01d      	beq.n	80009f8 <__aeabi_dadd+0x29c>
 80009bc:	4662      	mov	r2, ip
 80009be:	0307      	lsls	r7, r0, #12
 80009c0:	0552      	lsls	r2, r2, #21
 80009c2:	0b3f      	lsrs	r7, r7, #12
 80009c4:	0d52      	lsrs	r2, r2, #21
 80009c6:	e760      	b.n	800088a <__aeabi_dadd+0x12e>
 80009c8:	4644      	mov	r4, r8
 80009ca:	430c      	orrs	r4, r1
 80009cc:	1e62      	subs	r2, r4, #1
 80009ce:	4194      	sbcs	r4, r2
 80009d0:	18e4      	adds	r4, r4, r3
 80009d2:	429c      	cmp	r4, r3
 80009d4:	419b      	sbcs	r3, r3
 80009d6:	425f      	negs	r7, r3
 80009d8:	183f      	adds	r7, r7, r0
 80009da:	023b      	lsls	r3, r7, #8
 80009dc:	d5e3      	bpl.n	80009a6 <__aeabi_dadd+0x24a>
 80009de:	4b39      	ldr	r3, [pc, #228]	; (8000ac4 <__aeabi_dadd+0x368>)
 80009e0:	3601      	adds	r6, #1
 80009e2:	429e      	cmp	r6, r3
 80009e4:	d000      	beq.n	80009e8 <__aeabi_dadd+0x28c>
 80009e6:	e0b5      	b.n	8000b54 <__aeabi_dadd+0x3f8>
 80009e8:	0032      	movs	r2, r6
 80009ea:	2700      	movs	r7, #0
 80009ec:	2300      	movs	r3, #0
 80009ee:	e74c      	b.n	800088a <__aeabi_dadd+0x12e>
 80009f0:	0742      	lsls	r2, r0, #29
 80009f2:	08db      	lsrs	r3, r3, #3
 80009f4:	4313      	orrs	r3, r2
 80009f6:	08c0      	lsrs	r0, r0, #3
 80009f8:	001a      	movs	r2, r3
 80009fa:	4302      	orrs	r2, r0
 80009fc:	d100      	bne.n	8000a00 <__aeabi_dadd+0x2a4>
 80009fe:	e1e1      	b.n	8000dc4 <__aeabi_dadd+0x668>
 8000a00:	2780      	movs	r7, #128	; 0x80
 8000a02:	033f      	lsls	r7, r7, #12
 8000a04:	4307      	orrs	r7, r0
 8000a06:	033f      	lsls	r7, r7, #12
 8000a08:	4a2e      	ldr	r2, [pc, #184]	; (8000ac4 <__aeabi_dadd+0x368>)
 8000a0a:	0b3f      	lsrs	r7, r7, #12
 8000a0c:	e73d      	b.n	800088a <__aeabi_dadd+0x12e>
 8000a0e:	0020      	movs	r0, r4
 8000a10:	f001 fd12 	bl	8002438 <__clzsi2>
 8000a14:	0001      	movs	r1, r0
 8000a16:	3118      	adds	r1, #24
 8000a18:	291f      	cmp	r1, #31
 8000a1a:	dc00      	bgt.n	8000a1e <__aeabi_dadd+0x2c2>
 8000a1c:	e6fc      	b.n	8000818 <__aeabi_dadd+0xbc>
 8000a1e:	3808      	subs	r0, #8
 8000a20:	4084      	lsls	r4, r0
 8000a22:	0027      	movs	r7, r4
 8000a24:	2400      	movs	r4, #0
 8000a26:	42b1      	cmp	r1, r6
 8000a28:	db00      	blt.n	8000a2c <__aeabi_dadd+0x2d0>
 8000a2a:	e6ff      	b.n	800082c <__aeabi_dadd+0xd0>
 8000a2c:	4a26      	ldr	r2, [pc, #152]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a2e:	1a76      	subs	r6, r6, r1
 8000a30:	4017      	ands	r7, r2
 8000a32:	e70d      	b.n	8000850 <__aeabi_dadd+0xf4>
 8000a34:	2a00      	cmp	r2, #0
 8000a36:	d02f      	beq.n	8000a98 <__aeabi_dadd+0x33c>
 8000a38:	464a      	mov	r2, r9
 8000a3a:	1b92      	subs	r2, r2, r6
 8000a3c:	4694      	mov	ip, r2
 8000a3e:	2e00      	cmp	r6, #0
 8000a40:	d100      	bne.n	8000a44 <__aeabi_dadd+0x2e8>
 8000a42:	e0ad      	b.n	8000ba0 <__aeabi_dadd+0x444>
 8000a44:	4a1f      	ldr	r2, [pc, #124]	; (8000ac4 <__aeabi_dadd+0x368>)
 8000a46:	4591      	cmp	r9, r2
 8000a48:	d100      	bne.n	8000a4c <__aeabi_dadd+0x2f0>
 8000a4a:	e10f      	b.n	8000c6c <__aeabi_dadd+0x510>
 8000a4c:	2280      	movs	r2, #128	; 0x80
 8000a4e:	0412      	lsls	r2, r2, #16
 8000a50:	4310      	orrs	r0, r2
 8000a52:	4662      	mov	r2, ip
 8000a54:	2a38      	cmp	r2, #56	; 0x38
 8000a56:	dd00      	ble.n	8000a5a <__aeabi_dadd+0x2fe>
 8000a58:	e10f      	b.n	8000c7a <__aeabi_dadd+0x51e>
 8000a5a:	2a1f      	cmp	r2, #31
 8000a5c:	dd00      	ble.n	8000a60 <__aeabi_dadd+0x304>
 8000a5e:	e180      	b.n	8000d62 <__aeabi_dadd+0x606>
 8000a60:	4664      	mov	r4, ip
 8000a62:	2220      	movs	r2, #32
 8000a64:	001e      	movs	r6, r3
 8000a66:	1b12      	subs	r2, r2, r4
 8000a68:	4667      	mov	r7, ip
 8000a6a:	0004      	movs	r4, r0
 8000a6c:	4093      	lsls	r3, r2
 8000a6e:	4094      	lsls	r4, r2
 8000a70:	40fe      	lsrs	r6, r7
 8000a72:	1e5a      	subs	r2, r3, #1
 8000a74:	4193      	sbcs	r3, r2
 8000a76:	40f8      	lsrs	r0, r7
 8000a78:	4334      	orrs	r4, r6
 8000a7a:	431c      	orrs	r4, r3
 8000a7c:	4480      	add	r8, r0
 8000a7e:	1864      	adds	r4, r4, r1
 8000a80:	428c      	cmp	r4, r1
 8000a82:	41bf      	sbcs	r7, r7
 8000a84:	427f      	negs	r7, r7
 8000a86:	464e      	mov	r6, r9
 8000a88:	4447      	add	r7, r8
 8000a8a:	e7a6      	b.n	80009da <__aeabi_dadd+0x27e>
 8000a8c:	4642      	mov	r2, r8
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	0011      	movs	r1, r2
 8000a92:	1e4a      	subs	r2, r1, #1
 8000a94:	4191      	sbcs	r1, r2
 8000a96:	e6ad      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000a98:	4c0c      	ldr	r4, [pc, #48]	; (8000acc <__aeabi_dadd+0x370>)
 8000a9a:	1c72      	adds	r2, r6, #1
 8000a9c:	4222      	tst	r2, r4
 8000a9e:	d000      	beq.n	8000aa2 <__aeabi_dadd+0x346>
 8000aa0:	e0a1      	b.n	8000be6 <__aeabi_dadd+0x48a>
 8000aa2:	0002      	movs	r2, r0
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	2e00      	cmp	r6, #0
 8000aa8:	d000      	beq.n	8000aac <__aeabi_dadd+0x350>
 8000aaa:	e0fa      	b.n	8000ca2 <__aeabi_dadd+0x546>
 8000aac:	2a00      	cmp	r2, #0
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_dadd+0x356>
 8000ab0:	e145      	b.n	8000d3e <__aeabi_dadd+0x5e2>
 8000ab2:	003a      	movs	r2, r7
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	d000      	beq.n	8000aba <__aeabi_dadd+0x35e>
 8000ab8:	e146      	b.n	8000d48 <__aeabi_dadd+0x5ec>
 8000aba:	0742      	lsls	r2, r0, #29
 8000abc:	08db      	lsrs	r3, r3, #3
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	08c0      	lsrs	r0, r0, #3
 8000ac2:	e77b      	b.n	80009bc <__aeabi_dadd+0x260>
 8000ac4:	000007ff 	.word	0x000007ff
 8000ac8:	ff7fffff 	.word	0xff7fffff
 8000acc:	000007fe 	.word	0x000007fe
 8000ad0:	4647      	mov	r7, r8
 8000ad2:	1a5c      	subs	r4, r3, r1
 8000ad4:	1bc2      	subs	r2, r0, r7
 8000ad6:	42a3      	cmp	r3, r4
 8000ad8:	41bf      	sbcs	r7, r7
 8000ada:	427f      	negs	r7, r7
 8000adc:	46b9      	mov	r9, r7
 8000ade:	0017      	movs	r7, r2
 8000ae0:	464a      	mov	r2, r9
 8000ae2:	1abf      	subs	r7, r7, r2
 8000ae4:	023a      	lsls	r2, r7, #8
 8000ae6:	d500      	bpl.n	8000aea <__aeabi_dadd+0x38e>
 8000ae8:	e08d      	b.n	8000c06 <__aeabi_dadd+0x4aa>
 8000aea:	0023      	movs	r3, r4
 8000aec:	433b      	orrs	r3, r7
 8000aee:	d000      	beq.n	8000af2 <__aeabi_dadd+0x396>
 8000af0:	e68a      	b.n	8000808 <__aeabi_dadd+0xac>
 8000af2:	2000      	movs	r0, #0
 8000af4:	2500      	movs	r5, #0
 8000af6:	e761      	b.n	80009bc <__aeabi_dadd+0x260>
 8000af8:	4cb4      	ldr	r4, [pc, #720]	; (8000dcc <__aeabi_dadd+0x670>)
 8000afa:	45a1      	cmp	r9, r4
 8000afc:	d100      	bne.n	8000b00 <__aeabi_dadd+0x3a4>
 8000afe:	e0ad      	b.n	8000c5c <__aeabi_dadd+0x500>
 8000b00:	2480      	movs	r4, #128	; 0x80
 8000b02:	0424      	lsls	r4, r4, #16
 8000b04:	4320      	orrs	r0, r4
 8000b06:	4664      	mov	r4, ip
 8000b08:	2c38      	cmp	r4, #56	; 0x38
 8000b0a:	dc3d      	bgt.n	8000b88 <__aeabi_dadd+0x42c>
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	2c1f      	cmp	r4, #31
 8000b10:	dd00      	ble.n	8000b14 <__aeabi_dadd+0x3b8>
 8000b12:	e0b7      	b.n	8000c84 <__aeabi_dadd+0x528>
 8000b14:	2520      	movs	r5, #32
 8000b16:	001e      	movs	r6, r3
 8000b18:	1b2d      	subs	r5, r5, r4
 8000b1a:	0004      	movs	r4, r0
 8000b1c:	40ab      	lsls	r3, r5
 8000b1e:	40ac      	lsls	r4, r5
 8000b20:	40d6      	lsrs	r6, r2
 8000b22:	40d0      	lsrs	r0, r2
 8000b24:	4642      	mov	r2, r8
 8000b26:	1e5d      	subs	r5, r3, #1
 8000b28:	41ab      	sbcs	r3, r5
 8000b2a:	4334      	orrs	r4, r6
 8000b2c:	1a12      	subs	r2, r2, r0
 8000b2e:	4690      	mov	r8, r2
 8000b30:	4323      	orrs	r3, r4
 8000b32:	e02c      	b.n	8000b8e <__aeabi_dadd+0x432>
 8000b34:	0742      	lsls	r2, r0, #29
 8000b36:	08db      	lsrs	r3, r3, #3
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	08c0      	lsrs	r0, r0, #3
 8000b3c:	e73b      	b.n	80009b6 <__aeabi_dadd+0x25a>
 8000b3e:	185c      	adds	r4, r3, r1
 8000b40:	429c      	cmp	r4, r3
 8000b42:	419b      	sbcs	r3, r3
 8000b44:	4440      	add	r0, r8
 8000b46:	425b      	negs	r3, r3
 8000b48:	18c7      	adds	r7, r0, r3
 8000b4a:	2601      	movs	r6, #1
 8000b4c:	023b      	lsls	r3, r7, #8
 8000b4e:	d400      	bmi.n	8000b52 <__aeabi_dadd+0x3f6>
 8000b50:	e729      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000b52:	2602      	movs	r6, #2
 8000b54:	4a9e      	ldr	r2, [pc, #632]	; (8000dd0 <__aeabi_dadd+0x674>)
 8000b56:	0863      	lsrs	r3, r4, #1
 8000b58:	4017      	ands	r7, r2
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4014      	ands	r4, r2
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	07fb      	lsls	r3, r7, #31
 8000b62:	431c      	orrs	r4, r3
 8000b64:	087f      	lsrs	r7, r7, #1
 8000b66:	e673      	b.n	8000850 <__aeabi_dadd+0xf4>
 8000b68:	4644      	mov	r4, r8
 8000b6a:	3a20      	subs	r2, #32
 8000b6c:	40d4      	lsrs	r4, r2
 8000b6e:	4662      	mov	r2, ip
 8000b70:	2a20      	cmp	r2, #32
 8000b72:	d005      	beq.n	8000b80 <__aeabi_dadd+0x424>
 8000b74:	4667      	mov	r7, ip
 8000b76:	2240      	movs	r2, #64	; 0x40
 8000b78:	1bd2      	subs	r2, r2, r7
 8000b7a:	4647      	mov	r7, r8
 8000b7c:	4097      	lsls	r7, r2
 8000b7e:	4339      	orrs	r1, r7
 8000b80:	1e4a      	subs	r2, r1, #1
 8000b82:	4191      	sbcs	r1, r2
 8000b84:	4321      	orrs	r1, r4
 8000b86:	e635      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000b88:	4303      	orrs	r3, r0
 8000b8a:	1e58      	subs	r0, r3, #1
 8000b8c:	4183      	sbcs	r3, r0
 8000b8e:	1acc      	subs	r4, r1, r3
 8000b90:	42a1      	cmp	r1, r4
 8000b92:	41bf      	sbcs	r7, r7
 8000b94:	4643      	mov	r3, r8
 8000b96:	427f      	negs	r7, r7
 8000b98:	4655      	mov	r5, sl
 8000b9a:	464e      	mov	r6, r9
 8000b9c:	1bdf      	subs	r7, r3, r7
 8000b9e:	e62e      	b.n	80007fe <__aeabi_dadd+0xa2>
 8000ba0:	0002      	movs	r2, r0
 8000ba2:	431a      	orrs	r2, r3
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_dadd+0x44c>
 8000ba6:	e0bd      	b.n	8000d24 <__aeabi_dadd+0x5c8>
 8000ba8:	4662      	mov	r2, ip
 8000baa:	4664      	mov	r4, ip
 8000bac:	3a01      	subs	r2, #1
 8000bae:	2c01      	cmp	r4, #1
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_dadd+0x458>
 8000bb2:	e0e5      	b.n	8000d80 <__aeabi_dadd+0x624>
 8000bb4:	4c85      	ldr	r4, [pc, #532]	; (8000dcc <__aeabi_dadd+0x670>)
 8000bb6:	45a4      	cmp	ip, r4
 8000bb8:	d058      	beq.n	8000c6c <__aeabi_dadd+0x510>
 8000bba:	4694      	mov	ip, r2
 8000bbc:	e749      	b.n	8000a52 <__aeabi_dadd+0x2f6>
 8000bbe:	4664      	mov	r4, ip
 8000bc0:	2220      	movs	r2, #32
 8000bc2:	1b12      	subs	r2, r2, r4
 8000bc4:	4644      	mov	r4, r8
 8000bc6:	4094      	lsls	r4, r2
 8000bc8:	000f      	movs	r7, r1
 8000bca:	46a1      	mov	r9, r4
 8000bcc:	4664      	mov	r4, ip
 8000bce:	4091      	lsls	r1, r2
 8000bd0:	40e7      	lsrs	r7, r4
 8000bd2:	464c      	mov	r4, r9
 8000bd4:	1e4a      	subs	r2, r1, #1
 8000bd6:	4191      	sbcs	r1, r2
 8000bd8:	433c      	orrs	r4, r7
 8000bda:	4642      	mov	r2, r8
 8000bdc:	430c      	orrs	r4, r1
 8000bde:	4661      	mov	r1, ip
 8000be0:	40ca      	lsrs	r2, r1
 8000be2:	1880      	adds	r0, r0, r2
 8000be4:	e6f4      	b.n	80009d0 <__aeabi_dadd+0x274>
 8000be6:	4c79      	ldr	r4, [pc, #484]	; (8000dcc <__aeabi_dadd+0x670>)
 8000be8:	42a2      	cmp	r2, r4
 8000bea:	d100      	bne.n	8000bee <__aeabi_dadd+0x492>
 8000bec:	e6fd      	b.n	80009ea <__aeabi_dadd+0x28e>
 8000bee:	1859      	adds	r1, r3, r1
 8000bf0:	4299      	cmp	r1, r3
 8000bf2:	419b      	sbcs	r3, r3
 8000bf4:	4440      	add	r0, r8
 8000bf6:	425f      	negs	r7, r3
 8000bf8:	19c7      	adds	r7, r0, r7
 8000bfa:	07fc      	lsls	r4, r7, #31
 8000bfc:	0849      	lsrs	r1, r1, #1
 8000bfe:	0016      	movs	r6, r2
 8000c00:	430c      	orrs	r4, r1
 8000c02:	087f      	lsrs	r7, r7, #1
 8000c04:	e6cf      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000c06:	1acc      	subs	r4, r1, r3
 8000c08:	42a1      	cmp	r1, r4
 8000c0a:	41bf      	sbcs	r7, r7
 8000c0c:	4643      	mov	r3, r8
 8000c0e:	427f      	negs	r7, r7
 8000c10:	1a18      	subs	r0, r3, r0
 8000c12:	4655      	mov	r5, sl
 8000c14:	1bc7      	subs	r7, r0, r7
 8000c16:	e5f7      	b.n	8000808 <__aeabi_dadd+0xac>
 8000c18:	08c9      	lsrs	r1, r1, #3
 8000c1a:	077b      	lsls	r3, r7, #29
 8000c1c:	4655      	mov	r5, sl
 8000c1e:	430b      	orrs	r3, r1
 8000c20:	08f8      	lsrs	r0, r7, #3
 8000c22:	e6c8      	b.n	80009b6 <__aeabi_dadd+0x25a>
 8000c24:	2c00      	cmp	r4, #0
 8000c26:	d000      	beq.n	8000c2a <__aeabi_dadd+0x4ce>
 8000c28:	e081      	b.n	8000d2e <__aeabi_dadd+0x5d2>
 8000c2a:	4643      	mov	r3, r8
 8000c2c:	430b      	orrs	r3, r1
 8000c2e:	d115      	bne.n	8000c5c <__aeabi_dadd+0x500>
 8000c30:	2080      	movs	r0, #128	; 0x80
 8000c32:	2500      	movs	r5, #0
 8000c34:	0300      	lsls	r0, r0, #12
 8000c36:	e6e3      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c38:	1a5c      	subs	r4, r3, r1
 8000c3a:	42a3      	cmp	r3, r4
 8000c3c:	419b      	sbcs	r3, r3
 8000c3e:	1bc7      	subs	r7, r0, r7
 8000c40:	425b      	negs	r3, r3
 8000c42:	2601      	movs	r6, #1
 8000c44:	1aff      	subs	r7, r7, r3
 8000c46:	e5da      	b.n	80007fe <__aeabi_dadd+0xa2>
 8000c48:	0742      	lsls	r2, r0, #29
 8000c4a:	08db      	lsrs	r3, r3, #3
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	08c0      	lsrs	r0, r0, #3
 8000c50:	e6d2      	b.n	80009f8 <__aeabi_dadd+0x29c>
 8000c52:	0742      	lsls	r2, r0, #29
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	4313      	orrs	r3, r2
 8000c58:	08c0      	lsrs	r0, r0, #3
 8000c5a:	e6ac      	b.n	80009b6 <__aeabi_dadd+0x25a>
 8000c5c:	4643      	mov	r3, r8
 8000c5e:	4642      	mov	r2, r8
 8000c60:	08c9      	lsrs	r1, r1, #3
 8000c62:	075b      	lsls	r3, r3, #29
 8000c64:	4655      	mov	r5, sl
 8000c66:	430b      	orrs	r3, r1
 8000c68:	08d0      	lsrs	r0, r2, #3
 8000c6a:	e6c5      	b.n	80009f8 <__aeabi_dadd+0x29c>
 8000c6c:	4643      	mov	r3, r8
 8000c6e:	4642      	mov	r2, r8
 8000c70:	075b      	lsls	r3, r3, #29
 8000c72:	08c9      	lsrs	r1, r1, #3
 8000c74:	430b      	orrs	r3, r1
 8000c76:	08d0      	lsrs	r0, r2, #3
 8000c78:	e6be      	b.n	80009f8 <__aeabi_dadd+0x29c>
 8000c7a:	4303      	orrs	r3, r0
 8000c7c:	001c      	movs	r4, r3
 8000c7e:	1e63      	subs	r3, r4, #1
 8000c80:	419c      	sbcs	r4, r3
 8000c82:	e6fc      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000c84:	0002      	movs	r2, r0
 8000c86:	3c20      	subs	r4, #32
 8000c88:	40e2      	lsrs	r2, r4
 8000c8a:	0014      	movs	r4, r2
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	2a20      	cmp	r2, #32
 8000c90:	d003      	beq.n	8000c9a <__aeabi_dadd+0x53e>
 8000c92:	2540      	movs	r5, #64	; 0x40
 8000c94:	1aad      	subs	r5, r5, r2
 8000c96:	40a8      	lsls	r0, r5
 8000c98:	4303      	orrs	r3, r0
 8000c9a:	1e58      	subs	r0, r3, #1
 8000c9c:	4183      	sbcs	r3, r0
 8000c9e:	4323      	orrs	r3, r4
 8000ca0:	e775      	b.n	8000b8e <__aeabi_dadd+0x432>
 8000ca2:	2a00      	cmp	r2, #0
 8000ca4:	d0e2      	beq.n	8000c6c <__aeabi_dadd+0x510>
 8000ca6:	003a      	movs	r2, r7
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	d0cd      	beq.n	8000c48 <__aeabi_dadd+0x4ec>
 8000cac:	0742      	lsls	r2, r0, #29
 8000cae:	08db      	lsrs	r3, r3, #3
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	2280      	movs	r2, #128	; 0x80
 8000cb4:	08c0      	lsrs	r0, r0, #3
 8000cb6:	0312      	lsls	r2, r2, #12
 8000cb8:	4210      	tst	r0, r2
 8000cba:	d006      	beq.n	8000cca <__aeabi_dadd+0x56e>
 8000cbc:	08fc      	lsrs	r4, r7, #3
 8000cbe:	4214      	tst	r4, r2
 8000cc0:	d103      	bne.n	8000cca <__aeabi_dadd+0x56e>
 8000cc2:	0020      	movs	r0, r4
 8000cc4:	08cb      	lsrs	r3, r1, #3
 8000cc6:	077a      	lsls	r2, r7, #29
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	0f5a      	lsrs	r2, r3, #29
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	0752      	lsls	r2, r2, #29
 8000cd0:	08db      	lsrs	r3, r3, #3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	e690      	b.n	80009f8 <__aeabi_dadd+0x29c>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	430b      	orrs	r3, r1
 8000cda:	d100      	bne.n	8000cde <__aeabi_dadd+0x582>
 8000cdc:	e709      	b.n	8000af2 <__aeabi_dadd+0x396>
 8000cde:	4643      	mov	r3, r8
 8000ce0:	4642      	mov	r2, r8
 8000ce2:	08c9      	lsrs	r1, r1, #3
 8000ce4:	075b      	lsls	r3, r3, #29
 8000ce6:	4655      	mov	r5, sl
 8000ce8:	430b      	orrs	r3, r1
 8000cea:	08d0      	lsrs	r0, r2, #3
 8000cec:	e666      	b.n	80009bc <__aeabi_dadd+0x260>
 8000cee:	1acc      	subs	r4, r1, r3
 8000cf0:	42a1      	cmp	r1, r4
 8000cf2:	4189      	sbcs	r1, r1
 8000cf4:	1a3f      	subs	r7, r7, r0
 8000cf6:	4249      	negs	r1, r1
 8000cf8:	4655      	mov	r5, sl
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	1a7f      	subs	r7, r7, r1
 8000cfe:	e57e      	b.n	80007fe <__aeabi_dadd+0xa2>
 8000d00:	4642      	mov	r2, r8
 8000d02:	1a5c      	subs	r4, r3, r1
 8000d04:	1a87      	subs	r7, r0, r2
 8000d06:	42a3      	cmp	r3, r4
 8000d08:	4192      	sbcs	r2, r2
 8000d0a:	4252      	negs	r2, r2
 8000d0c:	1abf      	subs	r7, r7, r2
 8000d0e:	023a      	lsls	r2, r7, #8
 8000d10:	d53d      	bpl.n	8000d8e <__aeabi_dadd+0x632>
 8000d12:	1acc      	subs	r4, r1, r3
 8000d14:	42a1      	cmp	r1, r4
 8000d16:	4189      	sbcs	r1, r1
 8000d18:	4643      	mov	r3, r8
 8000d1a:	4249      	negs	r1, r1
 8000d1c:	1a1f      	subs	r7, r3, r0
 8000d1e:	4655      	mov	r5, sl
 8000d20:	1a7f      	subs	r7, r7, r1
 8000d22:	e595      	b.n	8000850 <__aeabi_dadd+0xf4>
 8000d24:	077b      	lsls	r3, r7, #29
 8000d26:	08c9      	lsrs	r1, r1, #3
 8000d28:	430b      	orrs	r3, r1
 8000d2a:	08f8      	lsrs	r0, r7, #3
 8000d2c:	e643      	b.n	80009b6 <__aeabi_dadd+0x25a>
 8000d2e:	4644      	mov	r4, r8
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	430c      	orrs	r4, r1
 8000d34:	d130      	bne.n	8000d98 <__aeabi_dadd+0x63c>
 8000d36:	0742      	lsls	r2, r0, #29
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	08c0      	lsrs	r0, r0, #3
 8000d3c:	e65c      	b.n	80009f8 <__aeabi_dadd+0x29c>
 8000d3e:	077b      	lsls	r3, r7, #29
 8000d40:	08c9      	lsrs	r1, r1, #3
 8000d42:	430b      	orrs	r3, r1
 8000d44:	08f8      	lsrs	r0, r7, #3
 8000d46:	e639      	b.n	80009bc <__aeabi_dadd+0x260>
 8000d48:	185c      	adds	r4, r3, r1
 8000d4a:	429c      	cmp	r4, r3
 8000d4c:	419b      	sbcs	r3, r3
 8000d4e:	4440      	add	r0, r8
 8000d50:	425b      	negs	r3, r3
 8000d52:	18c7      	adds	r7, r0, r3
 8000d54:	023b      	lsls	r3, r7, #8
 8000d56:	d400      	bmi.n	8000d5a <__aeabi_dadd+0x5fe>
 8000d58:	e625      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000d5a:	4b1d      	ldr	r3, [pc, #116]	; (8000dd0 <__aeabi_dadd+0x674>)
 8000d5c:	2601      	movs	r6, #1
 8000d5e:	401f      	ands	r7, r3
 8000d60:	e621      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000d62:	0004      	movs	r4, r0
 8000d64:	3a20      	subs	r2, #32
 8000d66:	40d4      	lsrs	r4, r2
 8000d68:	4662      	mov	r2, ip
 8000d6a:	2a20      	cmp	r2, #32
 8000d6c:	d004      	beq.n	8000d78 <__aeabi_dadd+0x61c>
 8000d6e:	2240      	movs	r2, #64	; 0x40
 8000d70:	4666      	mov	r6, ip
 8000d72:	1b92      	subs	r2, r2, r6
 8000d74:	4090      	lsls	r0, r2
 8000d76:	4303      	orrs	r3, r0
 8000d78:	1e5a      	subs	r2, r3, #1
 8000d7a:	4193      	sbcs	r3, r2
 8000d7c:	431c      	orrs	r4, r3
 8000d7e:	e67e      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000d80:	185c      	adds	r4, r3, r1
 8000d82:	428c      	cmp	r4, r1
 8000d84:	4189      	sbcs	r1, r1
 8000d86:	4440      	add	r0, r8
 8000d88:	4249      	negs	r1, r1
 8000d8a:	1847      	adds	r7, r0, r1
 8000d8c:	e6dd      	b.n	8000b4a <__aeabi_dadd+0x3ee>
 8000d8e:	0023      	movs	r3, r4
 8000d90:	433b      	orrs	r3, r7
 8000d92:	d100      	bne.n	8000d96 <__aeabi_dadd+0x63a>
 8000d94:	e6ad      	b.n	8000af2 <__aeabi_dadd+0x396>
 8000d96:	e606      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000d98:	0744      	lsls	r4, r0, #29
 8000d9a:	4323      	orrs	r3, r4
 8000d9c:	2480      	movs	r4, #128	; 0x80
 8000d9e:	08c0      	lsrs	r0, r0, #3
 8000da0:	0324      	lsls	r4, r4, #12
 8000da2:	4220      	tst	r0, r4
 8000da4:	d008      	beq.n	8000db8 <__aeabi_dadd+0x65c>
 8000da6:	4642      	mov	r2, r8
 8000da8:	08d6      	lsrs	r6, r2, #3
 8000daa:	4226      	tst	r6, r4
 8000dac:	d104      	bne.n	8000db8 <__aeabi_dadd+0x65c>
 8000dae:	4655      	mov	r5, sl
 8000db0:	0030      	movs	r0, r6
 8000db2:	08cb      	lsrs	r3, r1, #3
 8000db4:	0751      	lsls	r1, r2, #29
 8000db6:	430b      	orrs	r3, r1
 8000db8:	0f5a      	lsrs	r2, r3, #29
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	08db      	lsrs	r3, r3, #3
 8000dbe:	0752      	lsls	r2, r2, #29
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	e619      	b.n	80009f8 <__aeabi_dadd+0x29c>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	4a01      	ldr	r2, [pc, #4]	; (8000dcc <__aeabi_dadd+0x670>)
 8000dc8:	001f      	movs	r7, r3
 8000dca:	e55e      	b.n	800088a <__aeabi_dadd+0x12e>
 8000dcc:	000007ff 	.word	0x000007ff
 8000dd0:	ff7fffff 	.word	0xff7fffff

08000dd4 <__aeabi_ddiv>:
 8000dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dd6:	4657      	mov	r7, sl
 8000dd8:	464e      	mov	r6, r9
 8000dda:	4645      	mov	r5, r8
 8000ddc:	46de      	mov	lr, fp
 8000dde:	b5e0      	push	{r5, r6, r7, lr}
 8000de0:	4681      	mov	r9, r0
 8000de2:	0005      	movs	r5, r0
 8000de4:	030c      	lsls	r4, r1, #12
 8000de6:	0048      	lsls	r0, r1, #1
 8000de8:	4692      	mov	sl, r2
 8000dea:	001f      	movs	r7, r3
 8000dec:	b085      	sub	sp, #20
 8000dee:	0b24      	lsrs	r4, r4, #12
 8000df0:	0d40      	lsrs	r0, r0, #21
 8000df2:	0fce      	lsrs	r6, r1, #31
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d100      	bne.n	8000dfa <__aeabi_ddiv+0x26>
 8000df8:	e156      	b.n	80010a8 <__aeabi_ddiv+0x2d4>
 8000dfa:	4bd4      	ldr	r3, [pc, #848]	; (800114c <__aeabi_ddiv+0x378>)
 8000dfc:	4298      	cmp	r0, r3
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_ddiv+0x2e>
 8000e00:	e172      	b.n	80010e8 <__aeabi_ddiv+0x314>
 8000e02:	0f6b      	lsrs	r3, r5, #29
 8000e04:	00e4      	lsls	r4, r4, #3
 8000e06:	431c      	orrs	r4, r3
 8000e08:	2380      	movs	r3, #128	; 0x80
 8000e0a:	041b      	lsls	r3, r3, #16
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	4698      	mov	r8, r3
 8000e10:	4bcf      	ldr	r3, [pc, #828]	; (8001150 <__aeabi_ddiv+0x37c>)
 8000e12:	00ed      	lsls	r5, r5, #3
 8000e14:	469b      	mov	fp, r3
 8000e16:	2300      	movs	r3, #0
 8000e18:	4699      	mov	r9, r3
 8000e1a:	4483      	add	fp, r0
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	033c      	lsls	r4, r7, #12
 8000e20:	007b      	lsls	r3, r7, #1
 8000e22:	4650      	mov	r0, sl
 8000e24:	0b24      	lsrs	r4, r4, #12
 8000e26:	0d5b      	lsrs	r3, r3, #21
 8000e28:	0fff      	lsrs	r7, r7, #31
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x5c>
 8000e2e:	e11f      	b.n	8001070 <__aeabi_ddiv+0x29c>
 8000e30:	4ac6      	ldr	r2, [pc, #792]	; (800114c <__aeabi_ddiv+0x378>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d100      	bne.n	8000e38 <__aeabi_ddiv+0x64>
 8000e36:	e162      	b.n	80010fe <__aeabi_ddiv+0x32a>
 8000e38:	49c5      	ldr	r1, [pc, #788]	; (8001150 <__aeabi_ddiv+0x37c>)
 8000e3a:	0f42      	lsrs	r2, r0, #29
 8000e3c:	468c      	mov	ip, r1
 8000e3e:	00e4      	lsls	r4, r4, #3
 8000e40:	4659      	mov	r1, fp
 8000e42:	4314      	orrs	r4, r2
 8000e44:	2280      	movs	r2, #128	; 0x80
 8000e46:	4463      	add	r3, ip
 8000e48:	0412      	lsls	r2, r2, #16
 8000e4a:	1acb      	subs	r3, r1, r3
 8000e4c:	4314      	orrs	r4, r2
 8000e4e:	469b      	mov	fp, r3
 8000e50:	00c2      	lsls	r2, r0, #3
 8000e52:	2000      	movs	r0, #0
 8000e54:	0033      	movs	r3, r6
 8000e56:	407b      	eors	r3, r7
 8000e58:	469a      	mov	sl, r3
 8000e5a:	464b      	mov	r3, r9
 8000e5c:	2b0f      	cmp	r3, #15
 8000e5e:	d827      	bhi.n	8000eb0 <__aeabi_ddiv+0xdc>
 8000e60:	49bc      	ldr	r1, [pc, #752]	; (8001154 <__aeabi_ddiv+0x380>)
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	58cb      	ldr	r3, [r1, r3]
 8000e66:	469f      	mov	pc, r3
 8000e68:	46b2      	mov	sl, r6
 8000e6a:	9b00      	ldr	r3, [sp, #0]
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d016      	beq.n	8000e9e <__aeabi_ddiv+0xca>
 8000e70:	2b03      	cmp	r3, #3
 8000e72:	d100      	bne.n	8000e76 <__aeabi_ddiv+0xa2>
 8000e74:	e28e      	b.n	8001394 <__aeabi_ddiv+0x5c0>
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d000      	beq.n	8000e7c <__aeabi_ddiv+0xa8>
 8000e7a:	e0d9      	b.n	8001030 <__aeabi_ddiv+0x25c>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	2400      	movs	r4, #0
 8000e80:	2500      	movs	r5, #0
 8000e82:	4652      	mov	r2, sl
 8000e84:	051b      	lsls	r3, r3, #20
 8000e86:	4323      	orrs	r3, r4
 8000e88:	07d2      	lsls	r2, r2, #31
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	0028      	movs	r0, r5
 8000e8e:	0019      	movs	r1, r3
 8000e90:	b005      	add	sp, #20
 8000e92:	bcf0      	pop	{r4, r5, r6, r7}
 8000e94:	46bb      	mov	fp, r7
 8000e96:	46b2      	mov	sl, r6
 8000e98:	46a9      	mov	r9, r5
 8000e9a:	46a0      	mov	r8, r4
 8000e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9e:	2400      	movs	r4, #0
 8000ea0:	2500      	movs	r5, #0
 8000ea2:	4baa      	ldr	r3, [pc, #680]	; (800114c <__aeabi_ddiv+0x378>)
 8000ea4:	e7ed      	b.n	8000e82 <__aeabi_ddiv+0xae>
 8000ea6:	46ba      	mov	sl, r7
 8000ea8:	46a0      	mov	r8, r4
 8000eaa:	0015      	movs	r5, r2
 8000eac:	9000      	str	r0, [sp, #0]
 8000eae:	e7dc      	b.n	8000e6a <__aeabi_ddiv+0x96>
 8000eb0:	4544      	cmp	r4, r8
 8000eb2:	d200      	bcs.n	8000eb6 <__aeabi_ddiv+0xe2>
 8000eb4:	e1c7      	b.n	8001246 <__aeabi_ddiv+0x472>
 8000eb6:	d100      	bne.n	8000eba <__aeabi_ddiv+0xe6>
 8000eb8:	e1c2      	b.n	8001240 <__aeabi_ddiv+0x46c>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	425b      	negs	r3, r3
 8000ebe:	469c      	mov	ip, r3
 8000ec0:	002e      	movs	r6, r5
 8000ec2:	4640      	mov	r0, r8
 8000ec4:	2500      	movs	r5, #0
 8000ec6:	44e3      	add	fp, ip
 8000ec8:	0223      	lsls	r3, r4, #8
 8000eca:	0e14      	lsrs	r4, r2, #24
 8000ecc:	431c      	orrs	r4, r3
 8000ece:	0c1b      	lsrs	r3, r3, #16
 8000ed0:	4699      	mov	r9, r3
 8000ed2:	0423      	lsls	r3, r4, #16
 8000ed4:	0c1f      	lsrs	r7, r3, #16
 8000ed6:	0212      	lsls	r2, r2, #8
 8000ed8:	4649      	mov	r1, r9
 8000eda:	9200      	str	r2, [sp, #0]
 8000edc:	9701      	str	r7, [sp, #4]
 8000ede:	f7ff f9b3 	bl	8000248 <__aeabi_uidivmod>
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	437a      	muls	r2, r7
 8000ee6:	040b      	lsls	r3, r1, #16
 8000ee8:	0c31      	lsrs	r1, r6, #16
 8000eea:	4680      	mov	r8, r0
 8000eec:	4319      	orrs	r1, r3
 8000eee:	428a      	cmp	r2, r1
 8000ef0:	d907      	bls.n	8000f02 <__aeabi_ddiv+0x12e>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	425b      	negs	r3, r3
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	1909      	adds	r1, r1, r4
 8000efa:	44e0      	add	r8, ip
 8000efc:	428c      	cmp	r4, r1
 8000efe:	d800      	bhi.n	8000f02 <__aeabi_ddiv+0x12e>
 8000f00:	e207      	b.n	8001312 <__aeabi_ddiv+0x53e>
 8000f02:	1a88      	subs	r0, r1, r2
 8000f04:	4649      	mov	r1, r9
 8000f06:	f7ff f99f 	bl	8000248 <__aeabi_uidivmod>
 8000f0a:	0409      	lsls	r1, r1, #16
 8000f0c:	468c      	mov	ip, r1
 8000f0e:	0431      	lsls	r1, r6, #16
 8000f10:	4666      	mov	r6, ip
 8000f12:	9a01      	ldr	r2, [sp, #4]
 8000f14:	0c09      	lsrs	r1, r1, #16
 8000f16:	4342      	muls	r2, r0
 8000f18:	0003      	movs	r3, r0
 8000f1a:	4331      	orrs	r1, r6
 8000f1c:	428a      	cmp	r2, r1
 8000f1e:	d904      	bls.n	8000f2a <__aeabi_ddiv+0x156>
 8000f20:	1909      	adds	r1, r1, r4
 8000f22:	3b01      	subs	r3, #1
 8000f24:	428c      	cmp	r4, r1
 8000f26:	d800      	bhi.n	8000f2a <__aeabi_ddiv+0x156>
 8000f28:	e1ed      	b.n	8001306 <__aeabi_ddiv+0x532>
 8000f2a:	1a88      	subs	r0, r1, r2
 8000f2c:	4642      	mov	r2, r8
 8000f2e:	0412      	lsls	r2, r2, #16
 8000f30:	431a      	orrs	r2, r3
 8000f32:	4690      	mov	r8, r2
 8000f34:	4641      	mov	r1, r8
 8000f36:	9b00      	ldr	r3, [sp, #0]
 8000f38:	040e      	lsls	r6, r1, #16
 8000f3a:	0c1b      	lsrs	r3, r3, #16
 8000f3c:	001f      	movs	r7, r3
 8000f3e:	9302      	str	r3, [sp, #8]
 8000f40:	9b00      	ldr	r3, [sp, #0]
 8000f42:	0c36      	lsrs	r6, r6, #16
 8000f44:	041b      	lsls	r3, r3, #16
 8000f46:	0c19      	lsrs	r1, r3, #16
 8000f48:	000b      	movs	r3, r1
 8000f4a:	4373      	muls	r3, r6
 8000f4c:	0c12      	lsrs	r2, r2, #16
 8000f4e:	437e      	muls	r6, r7
 8000f50:	9103      	str	r1, [sp, #12]
 8000f52:	4351      	muls	r1, r2
 8000f54:	437a      	muls	r2, r7
 8000f56:	0c1f      	lsrs	r7, r3, #16
 8000f58:	46bc      	mov	ip, r7
 8000f5a:	1876      	adds	r6, r6, r1
 8000f5c:	4466      	add	r6, ip
 8000f5e:	42b1      	cmp	r1, r6
 8000f60:	d903      	bls.n	8000f6a <__aeabi_ddiv+0x196>
 8000f62:	2180      	movs	r1, #128	; 0x80
 8000f64:	0249      	lsls	r1, r1, #9
 8000f66:	468c      	mov	ip, r1
 8000f68:	4462      	add	r2, ip
 8000f6a:	0c31      	lsrs	r1, r6, #16
 8000f6c:	188a      	adds	r2, r1, r2
 8000f6e:	0431      	lsls	r1, r6, #16
 8000f70:	041e      	lsls	r6, r3, #16
 8000f72:	0c36      	lsrs	r6, r6, #16
 8000f74:	198e      	adds	r6, r1, r6
 8000f76:	4290      	cmp	r0, r2
 8000f78:	d302      	bcc.n	8000f80 <__aeabi_ddiv+0x1ac>
 8000f7a:	d112      	bne.n	8000fa2 <__aeabi_ddiv+0x1ce>
 8000f7c:	42b5      	cmp	r5, r6
 8000f7e:	d210      	bcs.n	8000fa2 <__aeabi_ddiv+0x1ce>
 8000f80:	4643      	mov	r3, r8
 8000f82:	1e59      	subs	r1, r3, #1
 8000f84:	9b00      	ldr	r3, [sp, #0]
 8000f86:	469c      	mov	ip, r3
 8000f88:	4465      	add	r5, ip
 8000f8a:	001f      	movs	r7, r3
 8000f8c:	429d      	cmp	r5, r3
 8000f8e:	419b      	sbcs	r3, r3
 8000f90:	425b      	negs	r3, r3
 8000f92:	191b      	adds	r3, r3, r4
 8000f94:	18c0      	adds	r0, r0, r3
 8000f96:	4284      	cmp	r4, r0
 8000f98:	d200      	bcs.n	8000f9c <__aeabi_ddiv+0x1c8>
 8000f9a:	e1a0      	b.n	80012de <__aeabi_ddiv+0x50a>
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_ddiv+0x1cc>
 8000f9e:	e19b      	b.n	80012d8 <__aeabi_ddiv+0x504>
 8000fa0:	4688      	mov	r8, r1
 8000fa2:	1bae      	subs	r6, r5, r6
 8000fa4:	42b5      	cmp	r5, r6
 8000fa6:	41ad      	sbcs	r5, r5
 8000fa8:	1a80      	subs	r0, r0, r2
 8000faa:	426d      	negs	r5, r5
 8000fac:	1b40      	subs	r0, r0, r5
 8000fae:	4284      	cmp	r4, r0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_ddiv+0x1e0>
 8000fb2:	e1d5      	b.n	8001360 <__aeabi_ddiv+0x58c>
 8000fb4:	4649      	mov	r1, r9
 8000fb6:	f7ff f947 	bl	8000248 <__aeabi_uidivmod>
 8000fba:	9a01      	ldr	r2, [sp, #4]
 8000fbc:	040b      	lsls	r3, r1, #16
 8000fbe:	4342      	muls	r2, r0
 8000fc0:	0c31      	lsrs	r1, r6, #16
 8000fc2:	0005      	movs	r5, r0
 8000fc4:	4319      	orrs	r1, r3
 8000fc6:	428a      	cmp	r2, r1
 8000fc8:	d900      	bls.n	8000fcc <__aeabi_ddiv+0x1f8>
 8000fca:	e16c      	b.n	80012a6 <__aeabi_ddiv+0x4d2>
 8000fcc:	1a88      	subs	r0, r1, r2
 8000fce:	4649      	mov	r1, r9
 8000fd0:	f7ff f93a 	bl	8000248 <__aeabi_uidivmod>
 8000fd4:	9a01      	ldr	r2, [sp, #4]
 8000fd6:	0436      	lsls	r6, r6, #16
 8000fd8:	4342      	muls	r2, r0
 8000fda:	0409      	lsls	r1, r1, #16
 8000fdc:	0c36      	lsrs	r6, r6, #16
 8000fde:	0003      	movs	r3, r0
 8000fe0:	430e      	orrs	r6, r1
 8000fe2:	42b2      	cmp	r2, r6
 8000fe4:	d900      	bls.n	8000fe8 <__aeabi_ddiv+0x214>
 8000fe6:	e153      	b.n	8001290 <__aeabi_ddiv+0x4bc>
 8000fe8:	9803      	ldr	r0, [sp, #12]
 8000fea:	1ab6      	subs	r6, r6, r2
 8000fec:	0002      	movs	r2, r0
 8000fee:	042d      	lsls	r5, r5, #16
 8000ff0:	431d      	orrs	r5, r3
 8000ff2:	9f02      	ldr	r7, [sp, #8]
 8000ff4:	042b      	lsls	r3, r5, #16
 8000ff6:	0c1b      	lsrs	r3, r3, #16
 8000ff8:	435a      	muls	r2, r3
 8000ffa:	437b      	muls	r3, r7
 8000ffc:	469c      	mov	ip, r3
 8000ffe:	0c29      	lsrs	r1, r5, #16
 8001000:	4348      	muls	r0, r1
 8001002:	0c13      	lsrs	r3, r2, #16
 8001004:	4484      	add	ip, r0
 8001006:	4463      	add	r3, ip
 8001008:	4379      	muls	r1, r7
 800100a:	4298      	cmp	r0, r3
 800100c:	d903      	bls.n	8001016 <__aeabi_ddiv+0x242>
 800100e:	2080      	movs	r0, #128	; 0x80
 8001010:	0240      	lsls	r0, r0, #9
 8001012:	4684      	mov	ip, r0
 8001014:	4461      	add	r1, ip
 8001016:	0c18      	lsrs	r0, r3, #16
 8001018:	0412      	lsls	r2, r2, #16
 800101a:	041b      	lsls	r3, r3, #16
 800101c:	0c12      	lsrs	r2, r2, #16
 800101e:	1841      	adds	r1, r0, r1
 8001020:	189b      	adds	r3, r3, r2
 8001022:	428e      	cmp	r6, r1
 8001024:	d200      	bcs.n	8001028 <__aeabi_ddiv+0x254>
 8001026:	e0ff      	b.n	8001228 <__aeabi_ddiv+0x454>
 8001028:	d100      	bne.n	800102c <__aeabi_ddiv+0x258>
 800102a:	e0fa      	b.n	8001222 <__aeabi_ddiv+0x44e>
 800102c:	2301      	movs	r3, #1
 800102e:	431d      	orrs	r5, r3
 8001030:	4a49      	ldr	r2, [pc, #292]	; (8001158 <__aeabi_ddiv+0x384>)
 8001032:	445a      	add	r2, fp
 8001034:	2a00      	cmp	r2, #0
 8001036:	dc00      	bgt.n	800103a <__aeabi_ddiv+0x266>
 8001038:	e0aa      	b.n	8001190 <__aeabi_ddiv+0x3bc>
 800103a:	076b      	lsls	r3, r5, #29
 800103c:	d000      	beq.n	8001040 <__aeabi_ddiv+0x26c>
 800103e:	e13d      	b.n	80012bc <__aeabi_ddiv+0x4e8>
 8001040:	08ed      	lsrs	r5, r5, #3
 8001042:	4643      	mov	r3, r8
 8001044:	01db      	lsls	r3, r3, #7
 8001046:	d506      	bpl.n	8001056 <__aeabi_ddiv+0x282>
 8001048:	4642      	mov	r2, r8
 800104a:	4b44      	ldr	r3, [pc, #272]	; (800115c <__aeabi_ddiv+0x388>)
 800104c:	401a      	ands	r2, r3
 800104e:	4690      	mov	r8, r2
 8001050:	2280      	movs	r2, #128	; 0x80
 8001052:	00d2      	lsls	r2, r2, #3
 8001054:	445a      	add	r2, fp
 8001056:	4b42      	ldr	r3, [pc, #264]	; (8001160 <__aeabi_ddiv+0x38c>)
 8001058:	429a      	cmp	r2, r3
 800105a:	dd00      	ble.n	800105e <__aeabi_ddiv+0x28a>
 800105c:	e71f      	b.n	8000e9e <__aeabi_ddiv+0xca>
 800105e:	4643      	mov	r3, r8
 8001060:	075b      	lsls	r3, r3, #29
 8001062:	431d      	orrs	r5, r3
 8001064:	4643      	mov	r3, r8
 8001066:	0552      	lsls	r2, r2, #21
 8001068:	025c      	lsls	r4, r3, #9
 800106a:	0b24      	lsrs	r4, r4, #12
 800106c:	0d53      	lsrs	r3, r2, #21
 800106e:	e708      	b.n	8000e82 <__aeabi_ddiv+0xae>
 8001070:	4652      	mov	r2, sl
 8001072:	4322      	orrs	r2, r4
 8001074:	d100      	bne.n	8001078 <__aeabi_ddiv+0x2a4>
 8001076:	e07b      	b.n	8001170 <__aeabi_ddiv+0x39c>
 8001078:	2c00      	cmp	r4, #0
 800107a:	d100      	bne.n	800107e <__aeabi_ddiv+0x2aa>
 800107c:	e0fa      	b.n	8001274 <__aeabi_ddiv+0x4a0>
 800107e:	0020      	movs	r0, r4
 8001080:	f001 f9da 	bl	8002438 <__clzsi2>
 8001084:	0002      	movs	r2, r0
 8001086:	3a0b      	subs	r2, #11
 8001088:	231d      	movs	r3, #29
 800108a:	0001      	movs	r1, r0
 800108c:	1a9b      	subs	r3, r3, r2
 800108e:	4652      	mov	r2, sl
 8001090:	3908      	subs	r1, #8
 8001092:	40da      	lsrs	r2, r3
 8001094:	408c      	lsls	r4, r1
 8001096:	4314      	orrs	r4, r2
 8001098:	4652      	mov	r2, sl
 800109a:	408a      	lsls	r2, r1
 800109c:	4b31      	ldr	r3, [pc, #196]	; (8001164 <__aeabi_ddiv+0x390>)
 800109e:	4458      	add	r0, fp
 80010a0:	469b      	mov	fp, r3
 80010a2:	4483      	add	fp, r0
 80010a4:	2000      	movs	r0, #0
 80010a6:	e6d5      	b.n	8000e54 <__aeabi_ddiv+0x80>
 80010a8:	464b      	mov	r3, r9
 80010aa:	4323      	orrs	r3, r4
 80010ac:	4698      	mov	r8, r3
 80010ae:	d044      	beq.n	800113a <__aeabi_ddiv+0x366>
 80010b0:	2c00      	cmp	r4, #0
 80010b2:	d100      	bne.n	80010b6 <__aeabi_ddiv+0x2e2>
 80010b4:	e0ce      	b.n	8001254 <__aeabi_ddiv+0x480>
 80010b6:	0020      	movs	r0, r4
 80010b8:	f001 f9be 	bl	8002438 <__clzsi2>
 80010bc:	0001      	movs	r1, r0
 80010be:	0002      	movs	r2, r0
 80010c0:	390b      	subs	r1, #11
 80010c2:	231d      	movs	r3, #29
 80010c4:	1a5b      	subs	r3, r3, r1
 80010c6:	4649      	mov	r1, r9
 80010c8:	0010      	movs	r0, r2
 80010ca:	40d9      	lsrs	r1, r3
 80010cc:	3808      	subs	r0, #8
 80010ce:	4084      	lsls	r4, r0
 80010d0:	000b      	movs	r3, r1
 80010d2:	464d      	mov	r5, r9
 80010d4:	4323      	orrs	r3, r4
 80010d6:	4698      	mov	r8, r3
 80010d8:	4085      	lsls	r5, r0
 80010da:	4823      	ldr	r0, [pc, #140]	; (8001168 <__aeabi_ddiv+0x394>)
 80010dc:	1a83      	subs	r3, r0, r2
 80010de:	469b      	mov	fp, r3
 80010e0:	2300      	movs	r3, #0
 80010e2:	4699      	mov	r9, r3
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	e69a      	b.n	8000e1e <__aeabi_ddiv+0x4a>
 80010e8:	464b      	mov	r3, r9
 80010ea:	4323      	orrs	r3, r4
 80010ec:	4698      	mov	r8, r3
 80010ee:	d11d      	bne.n	800112c <__aeabi_ddiv+0x358>
 80010f0:	2308      	movs	r3, #8
 80010f2:	4699      	mov	r9, r3
 80010f4:	3b06      	subs	r3, #6
 80010f6:	2500      	movs	r5, #0
 80010f8:	4683      	mov	fp, r0
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	e68f      	b.n	8000e1e <__aeabi_ddiv+0x4a>
 80010fe:	4652      	mov	r2, sl
 8001100:	4322      	orrs	r2, r4
 8001102:	d109      	bne.n	8001118 <__aeabi_ddiv+0x344>
 8001104:	2302      	movs	r3, #2
 8001106:	4649      	mov	r1, r9
 8001108:	4319      	orrs	r1, r3
 800110a:	4b18      	ldr	r3, [pc, #96]	; (800116c <__aeabi_ddiv+0x398>)
 800110c:	4689      	mov	r9, r1
 800110e:	469c      	mov	ip, r3
 8001110:	2400      	movs	r4, #0
 8001112:	2002      	movs	r0, #2
 8001114:	44e3      	add	fp, ip
 8001116:	e69d      	b.n	8000e54 <__aeabi_ddiv+0x80>
 8001118:	2303      	movs	r3, #3
 800111a:	464a      	mov	r2, r9
 800111c:	431a      	orrs	r2, r3
 800111e:	4b13      	ldr	r3, [pc, #76]	; (800116c <__aeabi_ddiv+0x398>)
 8001120:	4691      	mov	r9, r2
 8001122:	469c      	mov	ip, r3
 8001124:	4652      	mov	r2, sl
 8001126:	2003      	movs	r0, #3
 8001128:	44e3      	add	fp, ip
 800112a:	e693      	b.n	8000e54 <__aeabi_ddiv+0x80>
 800112c:	230c      	movs	r3, #12
 800112e:	4699      	mov	r9, r3
 8001130:	3b09      	subs	r3, #9
 8001132:	46a0      	mov	r8, r4
 8001134:	4683      	mov	fp, r0
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	e671      	b.n	8000e1e <__aeabi_ddiv+0x4a>
 800113a:	2304      	movs	r3, #4
 800113c:	4699      	mov	r9, r3
 800113e:	2300      	movs	r3, #0
 8001140:	469b      	mov	fp, r3
 8001142:	3301      	adds	r3, #1
 8001144:	2500      	movs	r5, #0
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	e669      	b.n	8000e1e <__aeabi_ddiv+0x4a>
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	000007ff 	.word	0x000007ff
 8001150:	fffffc01 	.word	0xfffffc01
 8001154:	0800be8c 	.word	0x0800be8c
 8001158:	000003ff 	.word	0x000003ff
 800115c:	feffffff 	.word	0xfeffffff
 8001160:	000007fe 	.word	0x000007fe
 8001164:	000003f3 	.word	0x000003f3
 8001168:	fffffc0d 	.word	0xfffffc0d
 800116c:	fffff801 	.word	0xfffff801
 8001170:	4649      	mov	r1, r9
 8001172:	2301      	movs	r3, #1
 8001174:	4319      	orrs	r1, r3
 8001176:	4689      	mov	r9, r1
 8001178:	2400      	movs	r4, #0
 800117a:	2001      	movs	r0, #1
 800117c:	e66a      	b.n	8000e54 <__aeabi_ddiv+0x80>
 800117e:	2300      	movs	r3, #0
 8001180:	2480      	movs	r4, #128	; 0x80
 8001182:	469a      	mov	sl, r3
 8001184:	2500      	movs	r5, #0
 8001186:	4b8a      	ldr	r3, [pc, #552]	; (80013b0 <__aeabi_ddiv+0x5dc>)
 8001188:	0324      	lsls	r4, r4, #12
 800118a:	e67a      	b.n	8000e82 <__aeabi_ddiv+0xae>
 800118c:	2501      	movs	r5, #1
 800118e:	426d      	negs	r5, r5
 8001190:	2301      	movs	r3, #1
 8001192:	1a9b      	subs	r3, r3, r2
 8001194:	2b38      	cmp	r3, #56	; 0x38
 8001196:	dd00      	ble.n	800119a <__aeabi_ddiv+0x3c6>
 8001198:	e670      	b.n	8000e7c <__aeabi_ddiv+0xa8>
 800119a:	2b1f      	cmp	r3, #31
 800119c:	dc00      	bgt.n	80011a0 <__aeabi_ddiv+0x3cc>
 800119e:	e0bf      	b.n	8001320 <__aeabi_ddiv+0x54c>
 80011a0:	211f      	movs	r1, #31
 80011a2:	4249      	negs	r1, r1
 80011a4:	1a8a      	subs	r2, r1, r2
 80011a6:	4641      	mov	r1, r8
 80011a8:	40d1      	lsrs	r1, r2
 80011aa:	000a      	movs	r2, r1
 80011ac:	2b20      	cmp	r3, #32
 80011ae:	d004      	beq.n	80011ba <__aeabi_ddiv+0x3e6>
 80011b0:	4641      	mov	r1, r8
 80011b2:	4b80      	ldr	r3, [pc, #512]	; (80013b4 <__aeabi_ddiv+0x5e0>)
 80011b4:	445b      	add	r3, fp
 80011b6:	4099      	lsls	r1, r3
 80011b8:	430d      	orrs	r5, r1
 80011ba:	1e6b      	subs	r3, r5, #1
 80011bc:	419d      	sbcs	r5, r3
 80011be:	2307      	movs	r3, #7
 80011c0:	432a      	orrs	r2, r5
 80011c2:	001d      	movs	r5, r3
 80011c4:	2400      	movs	r4, #0
 80011c6:	4015      	ands	r5, r2
 80011c8:	4213      	tst	r3, r2
 80011ca:	d100      	bne.n	80011ce <__aeabi_ddiv+0x3fa>
 80011cc:	e0d4      	b.n	8001378 <__aeabi_ddiv+0x5a4>
 80011ce:	210f      	movs	r1, #15
 80011d0:	2300      	movs	r3, #0
 80011d2:	4011      	ands	r1, r2
 80011d4:	2904      	cmp	r1, #4
 80011d6:	d100      	bne.n	80011da <__aeabi_ddiv+0x406>
 80011d8:	e0cb      	b.n	8001372 <__aeabi_ddiv+0x59e>
 80011da:	1d11      	adds	r1, r2, #4
 80011dc:	4291      	cmp	r1, r2
 80011de:	4192      	sbcs	r2, r2
 80011e0:	4252      	negs	r2, r2
 80011e2:	189b      	adds	r3, r3, r2
 80011e4:	000a      	movs	r2, r1
 80011e6:	0219      	lsls	r1, r3, #8
 80011e8:	d400      	bmi.n	80011ec <__aeabi_ddiv+0x418>
 80011ea:	e0c2      	b.n	8001372 <__aeabi_ddiv+0x59e>
 80011ec:	2301      	movs	r3, #1
 80011ee:	2400      	movs	r4, #0
 80011f0:	2500      	movs	r5, #0
 80011f2:	e646      	b.n	8000e82 <__aeabi_ddiv+0xae>
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	4641      	mov	r1, r8
 80011f8:	031b      	lsls	r3, r3, #12
 80011fa:	4219      	tst	r1, r3
 80011fc:	d008      	beq.n	8001210 <__aeabi_ddiv+0x43c>
 80011fe:	421c      	tst	r4, r3
 8001200:	d106      	bne.n	8001210 <__aeabi_ddiv+0x43c>
 8001202:	431c      	orrs	r4, r3
 8001204:	0324      	lsls	r4, r4, #12
 8001206:	46ba      	mov	sl, r7
 8001208:	0015      	movs	r5, r2
 800120a:	4b69      	ldr	r3, [pc, #420]	; (80013b0 <__aeabi_ddiv+0x5dc>)
 800120c:	0b24      	lsrs	r4, r4, #12
 800120e:	e638      	b.n	8000e82 <__aeabi_ddiv+0xae>
 8001210:	2480      	movs	r4, #128	; 0x80
 8001212:	4643      	mov	r3, r8
 8001214:	0324      	lsls	r4, r4, #12
 8001216:	431c      	orrs	r4, r3
 8001218:	0324      	lsls	r4, r4, #12
 800121a:	46b2      	mov	sl, r6
 800121c:	4b64      	ldr	r3, [pc, #400]	; (80013b0 <__aeabi_ddiv+0x5dc>)
 800121e:	0b24      	lsrs	r4, r4, #12
 8001220:	e62f      	b.n	8000e82 <__aeabi_ddiv+0xae>
 8001222:	2b00      	cmp	r3, #0
 8001224:	d100      	bne.n	8001228 <__aeabi_ddiv+0x454>
 8001226:	e703      	b.n	8001030 <__aeabi_ddiv+0x25c>
 8001228:	19a6      	adds	r6, r4, r6
 800122a:	1e68      	subs	r0, r5, #1
 800122c:	42a6      	cmp	r6, r4
 800122e:	d200      	bcs.n	8001232 <__aeabi_ddiv+0x45e>
 8001230:	e08d      	b.n	800134e <__aeabi_ddiv+0x57a>
 8001232:	428e      	cmp	r6, r1
 8001234:	d200      	bcs.n	8001238 <__aeabi_ddiv+0x464>
 8001236:	e0a3      	b.n	8001380 <__aeabi_ddiv+0x5ac>
 8001238:	d100      	bne.n	800123c <__aeabi_ddiv+0x468>
 800123a:	e0b3      	b.n	80013a4 <__aeabi_ddiv+0x5d0>
 800123c:	0005      	movs	r5, r0
 800123e:	e6f5      	b.n	800102c <__aeabi_ddiv+0x258>
 8001240:	42aa      	cmp	r2, r5
 8001242:	d900      	bls.n	8001246 <__aeabi_ddiv+0x472>
 8001244:	e639      	b.n	8000eba <__aeabi_ddiv+0xe6>
 8001246:	4643      	mov	r3, r8
 8001248:	07de      	lsls	r6, r3, #31
 800124a:	0858      	lsrs	r0, r3, #1
 800124c:	086b      	lsrs	r3, r5, #1
 800124e:	431e      	orrs	r6, r3
 8001250:	07ed      	lsls	r5, r5, #31
 8001252:	e639      	b.n	8000ec8 <__aeabi_ddiv+0xf4>
 8001254:	4648      	mov	r0, r9
 8001256:	f001 f8ef 	bl	8002438 <__clzsi2>
 800125a:	0001      	movs	r1, r0
 800125c:	0002      	movs	r2, r0
 800125e:	3115      	adds	r1, #21
 8001260:	3220      	adds	r2, #32
 8001262:	291c      	cmp	r1, #28
 8001264:	dc00      	bgt.n	8001268 <__aeabi_ddiv+0x494>
 8001266:	e72c      	b.n	80010c2 <__aeabi_ddiv+0x2ee>
 8001268:	464b      	mov	r3, r9
 800126a:	3808      	subs	r0, #8
 800126c:	4083      	lsls	r3, r0
 800126e:	2500      	movs	r5, #0
 8001270:	4698      	mov	r8, r3
 8001272:	e732      	b.n	80010da <__aeabi_ddiv+0x306>
 8001274:	f001 f8e0 	bl	8002438 <__clzsi2>
 8001278:	0003      	movs	r3, r0
 800127a:	001a      	movs	r2, r3
 800127c:	3215      	adds	r2, #21
 800127e:	3020      	adds	r0, #32
 8001280:	2a1c      	cmp	r2, #28
 8001282:	dc00      	bgt.n	8001286 <__aeabi_ddiv+0x4b2>
 8001284:	e700      	b.n	8001088 <__aeabi_ddiv+0x2b4>
 8001286:	4654      	mov	r4, sl
 8001288:	3b08      	subs	r3, #8
 800128a:	2200      	movs	r2, #0
 800128c:	409c      	lsls	r4, r3
 800128e:	e705      	b.n	800109c <__aeabi_ddiv+0x2c8>
 8001290:	1936      	adds	r6, r6, r4
 8001292:	3b01      	subs	r3, #1
 8001294:	42b4      	cmp	r4, r6
 8001296:	d900      	bls.n	800129a <__aeabi_ddiv+0x4c6>
 8001298:	e6a6      	b.n	8000fe8 <__aeabi_ddiv+0x214>
 800129a:	42b2      	cmp	r2, r6
 800129c:	d800      	bhi.n	80012a0 <__aeabi_ddiv+0x4cc>
 800129e:	e6a3      	b.n	8000fe8 <__aeabi_ddiv+0x214>
 80012a0:	1e83      	subs	r3, r0, #2
 80012a2:	1936      	adds	r6, r6, r4
 80012a4:	e6a0      	b.n	8000fe8 <__aeabi_ddiv+0x214>
 80012a6:	1909      	adds	r1, r1, r4
 80012a8:	3d01      	subs	r5, #1
 80012aa:	428c      	cmp	r4, r1
 80012ac:	d900      	bls.n	80012b0 <__aeabi_ddiv+0x4dc>
 80012ae:	e68d      	b.n	8000fcc <__aeabi_ddiv+0x1f8>
 80012b0:	428a      	cmp	r2, r1
 80012b2:	d800      	bhi.n	80012b6 <__aeabi_ddiv+0x4e2>
 80012b4:	e68a      	b.n	8000fcc <__aeabi_ddiv+0x1f8>
 80012b6:	1e85      	subs	r5, r0, #2
 80012b8:	1909      	adds	r1, r1, r4
 80012ba:	e687      	b.n	8000fcc <__aeabi_ddiv+0x1f8>
 80012bc:	230f      	movs	r3, #15
 80012be:	402b      	ands	r3, r5
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x4f2>
 80012c4:	e6bc      	b.n	8001040 <__aeabi_ddiv+0x26c>
 80012c6:	2305      	movs	r3, #5
 80012c8:	425b      	negs	r3, r3
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	419b      	sbcs	r3, r3
 80012ce:	3504      	adds	r5, #4
 80012d0:	425b      	negs	r3, r3
 80012d2:	08ed      	lsrs	r5, r5, #3
 80012d4:	4498      	add	r8, r3
 80012d6:	e6b4      	b.n	8001042 <__aeabi_ddiv+0x26e>
 80012d8:	42af      	cmp	r7, r5
 80012da:	d900      	bls.n	80012de <__aeabi_ddiv+0x50a>
 80012dc:	e660      	b.n	8000fa0 <__aeabi_ddiv+0x1cc>
 80012de:	4282      	cmp	r2, r0
 80012e0:	d804      	bhi.n	80012ec <__aeabi_ddiv+0x518>
 80012e2:	d000      	beq.n	80012e6 <__aeabi_ddiv+0x512>
 80012e4:	e65c      	b.n	8000fa0 <__aeabi_ddiv+0x1cc>
 80012e6:	42ae      	cmp	r6, r5
 80012e8:	d800      	bhi.n	80012ec <__aeabi_ddiv+0x518>
 80012ea:	e659      	b.n	8000fa0 <__aeabi_ddiv+0x1cc>
 80012ec:	2302      	movs	r3, #2
 80012ee:	425b      	negs	r3, r3
 80012f0:	469c      	mov	ip, r3
 80012f2:	9b00      	ldr	r3, [sp, #0]
 80012f4:	44e0      	add	r8, ip
 80012f6:	469c      	mov	ip, r3
 80012f8:	4465      	add	r5, ip
 80012fa:	429d      	cmp	r5, r3
 80012fc:	419b      	sbcs	r3, r3
 80012fe:	425b      	negs	r3, r3
 8001300:	191b      	adds	r3, r3, r4
 8001302:	18c0      	adds	r0, r0, r3
 8001304:	e64d      	b.n	8000fa2 <__aeabi_ddiv+0x1ce>
 8001306:	428a      	cmp	r2, r1
 8001308:	d800      	bhi.n	800130c <__aeabi_ddiv+0x538>
 800130a:	e60e      	b.n	8000f2a <__aeabi_ddiv+0x156>
 800130c:	1e83      	subs	r3, r0, #2
 800130e:	1909      	adds	r1, r1, r4
 8001310:	e60b      	b.n	8000f2a <__aeabi_ddiv+0x156>
 8001312:	428a      	cmp	r2, r1
 8001314:	d800      	bhi.n	8001318 <__aeabi_ddiv+0x544>
 8001316:	e5f4      	b.n	8000f02 <__aeabi_ddiv+0x12e>
 8001318:	1e83      	subs	r3, r0, #2
 800131a:	4698      	mov	r8, r3
 800131c:	1909      	adds	r1, r1, r4
 800131e:	e5f0      	b.n	8000f02 <__aeabi_ddiv+0x12e>
 8001320:	4925      	ldr	r1, [pc, #148]	; (80013b8 <__aeabi_ddiv+0x5e4>)
 8001322:	0028      	movs	r0, r5
 8001324:	4459      	add	r1, fp
 8001326:	408d      	lsls	r5, r1
 8001328:	4642      	mov	r2, r8
 800132a:	408a      	lsls	r2, r1
 800132c:	1e69      	subs	r1, r5, #1
 800132e:	418d      	sbcs	r5, r1
 8001330:	4641      	mov	r1, r8
 8001332:	40d8      	lsrs	r0, r3
 8001334:	40d9      	lsrs	r1, r3
 8001336:	4302      	orrs	r2, r0
 8001338:	432a      	orrs	r2, r5
 800133a:	000b      	movs	r3, r1
 800133c:	0751      	lsls	r1, r2, #29
 800133e:	d100      	bne.n	8001342 <__aeabi_ddiv+0x56e>
 8001340:	e751      	b.n	80011e6 <__aeabi_ddiv+0x412>
 8001342:	210f      	movs	r1, #15
 8001344:	4011      	ands	r1, r2
 8001346:	2904      	cmp	r1, #4
 8001348:	d000      	beq.n	800134c <__aeabi_ddiv+0x578>
 800134a:	e746      	b.n	80011da <__aeabi_ddiv+0x406>
 800134c:	e74b      	b.n	80011e6 <__aeabi_ddiv+0x412>
 800134e:	0005      	movs	r5, r0
 8001350:	428e      	cmp	r6, r1
 8001352:	d000      	beq.n	8001356 <__aeabi_ddiv+0x582>
 8001354:	e66a      	b.n	800102c <__aeabi_ddiv+0x258>
 8001356:	9a00      	ldr	r2, [sp, #0]
 8001358:	4293      	cmp	r3, r2
 800135a:	d000      	beq.n	800135e <__aeabi_ddiv+0x58a>
 800135c:	e666      	b.n	800102c <__aeabi_ddiv+0x258>
 800135e:	e667      	b.n	8001030 <__aeabi_ddiv+0x25c>
 8001360:	4a16      	ldr	r2, [pc, #88]	; (80013bc <__aeabi_ddiv+0x5e8>)
 8001362:	445a      	add	r2, fp
 8001364:	2a00      	cmp	r2, #0
 8001366:	dc00      	bgt.n	800136a <__aeabi_ddiv+0x596>
 8001368:	e710      	b.n	800118c <__aeabi_ddiv+0x3b8>
 800136a:	2301      	movs	r3, #1
 800136c:	2500      	movs	r5, #0
 800136e:	4498      	add	r8, r3
 8001370:	e667      	b.n	8001042 <__aeabi_ddiv+0x26e>
 8001372:	075d      	lsls	r5, r3, #29
 8001374:	025b      	lsls	r3, r3, #9
 8001376:	0b1c      	lsrs	r4, r3, #12
 8001378:	08d2      	lsrs	r2, r2, #3
 800137a:	2300      	movs	r3, #0
 800137c:	4315      	orrs	r5, r2
 800137e:	e580      	b.n	8000e82 <__aeabi_ddiv+0xae>
 8001380:	9800      	ldr	r0, [sp, #0]
 8001382:	3d02      	subs	r5, #2
 8001384:	0042      	lsls	r2, r0, #1
 8001386:	4282      	cmp	r2, r0
 8001388:	41bf      	sbcs	r7, r7
 800138a:	427f      	negs	r7, r7
 800138c:	193c      	adds	r4, r7, r4
 800138e:	1936      	adds	r6, r6, r4
 8001390:	9200      	str	r2, [sp, #0]
 8001392:	e7dd      	b.n	8001350 <__aeabi_ddiv+0x57c>
 8001394:	2480      	movs	r4, #128	; 0x80
 8001396:	4643      	mov	r3, r8
 8001398:	0324      	lsls	r4, r4, #12
 800139a:	431c      	orrs	r4, r3
 800139c:	0324      	lsls	r4, r4, #12
 800139e:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <__aeabi_ddiv+0x5dc>)
 80013a0:	0b24      	lsrs	r4, r4, #12
 80013a2:	e56e      	b.n	8000e82 <__aeabi_ddiv+0xae>
 80013a4:	9a00      	ldr	r2, [sp, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d3ea      	bcc.n	8001380 <__aeabi_ddiv+0x5ac>
 80013aa:	0005      	movs	r5, r0
 80013ac:	e7d3      	b.n	8001356 <__aeabi_ddiv+0x582>
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	000007ff 	.word	0x000007ff
 80013b4:	0000043e 	.word	0x0000043e
 80013b8:	0000041e 	.word	0x0000041e
 80013bc:	000003ff 	.word	0x000003ff

080013c0 <__eqdf2>:
 80013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c2:	464e      	mov	r6, r9
 80013c4:	4645      	mov	r5, r8
 80013c6:	46de      	mov	lr, fp
 80013c8:	4657      	mov	r7, sl
 80013ca:	4690      	mov	r8, r2
 80013cc:	b5e0      	push	{r5, r6, r7, lr}
 80013ce:	0017      	movs	r7, r2
 80013d0:	031a      	lsls	r2, r3, #12
 80013d2:	0b12      	lsrs	r2, r2, #12
 80013d4:	0005      	movs	r5, r0
 80013d6:	4684      	mov	ip, r0
 80013d8:	4819      	ldr	r0, [pc, #100]	; (8001440 <__eqdf2+0x80>)
 80013da:	030e      	lsls	r6, r1, #12
 80013dc:	004c      	lsls	r4, r1, #1
 80013de:	4691      	mov	r9, r2
 80013e0:	005a      	lsls	r2, r3, #1
 80013e2:	0fdb      	lsrs	r3, r3, #31
 80013e4:	469b      	mov	fp, r3
 80013e6:	0b36      	lsrs	r6, r6, #12
 80013e8:	0d64      	lsrs	r4, r4, #21
 80013ea:	0fc9      	lsrs	r1, r1, #31
 80013ec:	0d52      	lsrs	r2, r2, #21
 80013ee:	4284      	cmp	r4, r0
 80013f0:	d019      	beq.n	8001426 <__eqdf2+0x66>
 80013f2:	4282      	cmp	r2, r0
 80013f4:	d010      	beq.n	8001418 <__eqdf2+0x58>
 80013f6:	2001      	movs	r0, #1
 80013f8:	4294      	cmp	r4, r2
 80013fa:	d10e      	bne.n	800141a <__eqdf2+0x5a>
 80013fc:	454e      	cmp	r6, r9
 80013fe:	d10c      	bne.n	800141a <__eqdf2+0x5a>
 8001400:	2001      	movs	r0, #1
 8001402:	45c4      	cmp	ip, r8
 8001404:	d109      	bne.n	800141a <__eqdf2+0x5a>
 8001406:	4559      	cmp	r1, fp
 8001408:	d017      	beq.n	800143a <__eqdf2+0x7a>
 800140a:	2c00      	cmp	r4, #0
 800140c:	d105      	bne.n	800141a <__eqdf2+0x5a>
 800140e:	0030      	movs	r0, r6
 8001410:	4328      	orrs	r0, r5
 8001412:	1e43      	subs	r3, r0, #1
 8001414:	4198      	sbcs	r0, r3
 8001416:	e000      	b.n	800141a <__eqdf2+0x5a>
 8001418:	2001      	movs	r0, #1
 800141a:	bcf0      	pop	{r4, r5, r6, r7}
 800141c:	46bb      	mov	fp, r7
 800141e:	46b2      	mov	sl, r6
 8001420:	46a9      	mov	r9, r5
 8001422:	46a0      	mov	r8, r4
 8001424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001426:	0033      	movs	r3, r6
 8001428:	2001      	movs	r0, #1
 800142a:	432b      	orrs	r3, r5
 800142c:	d1f5      	bne.n	800141a <__eqdf2+0x5a>
 800142e:	42a2      	cmp	r2, r4
 8001430:	d1f3      	bne.n	800141a <__eqdf2+0x5a>
 8001432:	464b      	mov	r3, r9
 8001434:	433b      	orrs	r3, r7
 8001436:	d1f0      	bne.n	800141a <__eqdf2+0x5a>
 8001438:	e7e2      	b.n	8001400 <__eqdf2+0x40>
 800143a:	2000      	movs	r0, #0
 800143c:	e7ed      	b.n	800141a <__eqdf2+0x5a>
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	000007ff 	.word	0x000007ff

08001444 <__gedf2>:
 8001444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001446:	4647      	mov	r7, r8
 8001448:	46ce      	mov	lr, r9
 800144a:	0004      	movs	r4, r0
 800144c:	0018      	movs	r0, r3
 800144e:	0016      	movs	r6, r2
 8001450:	031b      	lsls	r3, r3, #12
 8001452:	0b1b      	lsrs	r3, r3, #12
 8001454:	4d2d      	ldr	r5, [pc, #180]	; (800150c <__gedf2+0xc8>)
 8001456:	004a      	lsls	r2, r1, #1
 8001458:	4699      	mov	r9, r3
 800145a:	b580      	push	{r7, lr}
 800145c:	0043      	lsls	r3, r0, #1
 800145e:	030f      	lsls	r7, r1, #12
 8001460:	46a4      	mov	ip, r4
 8001462:	46b0      	mov	r8, r6
 8001464:	0b3f      	lsrs	r7, r7, #12
 8001466:	0d52      	lsrs	r2, r2, #21
 8001468:	0fc9      	lsrs	r1, r1, #31
 800146a:	0d5b      	lsrs	r3, r3, #21
 800146c:	0fc0      	lsrs	r0, r0, #31
 800146e:	42aa      	cmp	r2, r5
 8001470:	d021      	beq.n	80014b6 <__gedf2+0x72>
 8001472:	42ab      	cmp	r3, r5
 8001474:	d013      	beq.n	800149e <__gedf2+0x5a>
 8001476:	2a00      	cmp	r2, #0
 8001478:	d122      	bne.n	80014c0 <__gedf2+0x7c>
 800147a:	433c      	orrs	r4, r7
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <__gedf2+0x42>
 8001480:	464d      	mov	r5, r9
 8001482:	432e      	orrs	r6, r5
 8001484:	d022      	beq.n	80014cc <__gedf2+0x88>
 8001486:	2c00      	cmp	r4, #0
 8001488:	d010      	beq.n	80014ac <__gedf2+0x68>
 800148a:	4281      	cmp	r1, r0
 800148c:	d022      	beq.n	80014d4 <__gedf2+0x90>
 800148e:	2002      	movs	r0, #2
 8001490:	3901      	subs	r1, #1
 8001492:	4008      	ands	r0, r1
 8001494:	3801      	subs	r0, #1
 8001496:	bcc0      	pop	{r6, r7}
 8001498:	46b9      	mov	r9, r7
 800149a:	46b0      	mov	r8, r6
 800149c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149e:	464d      	mov	r5, r9
 80014a0:	432e      	orrs	r6, r5
 80014a2:	d129      	bne.n	80014f8 <__gedf2+0xb4>
 80014a4:	2a00      	cmp	r2, #0
 80014a6:	d1f0      	bne.n	800148a <__gedf2+0x46>
 80014a8:	433c      	orrs	r4, r7
 80014aa:	d1ee      	bne.n	800148a <__gedf2+0x46>
 80014ac:	2800      	cmp	r0, #0
 80014ae:	d1f2      	bne.n	8001496 <__gedf2+0x52>
 80014b0:	2001      	movs	r0, #1
 80014b2:	4240      	negs	r0, r0
 80014b4:	e7ef      	b.n	8001496 <__gedf2+0x52>
 80014b6:	003d      	movs	r5, r7
 80014b8:	4325      	orrs	r5, r4
 80014ba:	d11d      	bne.n	80014f8 <__gedf2+0xb4>
 80014bc:	4293      	cmp	r3, r2
 80014be:	d0ee      	beq.n	800149e <__gedf2+0x5a>
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d1e2      	bne.n	800148a <__gedf2+0x46>
 80014c4:	464c      	mov	r4, r9
 80014c6:	4326      	orrs	r6, r4
 80014c8:	d1df      	bne.n	800148a <__gedf2+0x46>
 80014ca:	e7e0      	b.n	800148e <__gedf2+0x4a>
 80014cc:	2000      	movs	r0, #0
 80014ce:	2c00      	cmp	r4, #0
 80014d0:	d0e1      	beq.n	8001496 <__gedf2+0x52>
 80014d2:	e7dc      	b.n	800148e <__gedf2+0x4a>
 80014d4:	429a      	cmp	r2, r3
 80014d6:	dc0a      	bgt.n	80014ee <__gedf2+0xaa>
 80014d8:	dbe8      	blt.n	80014ac <__gedf2+0x68>
 80014da:	454f      	cmp	r7, r9
 80014dc:	d8d7      	bhi.n	800148e <__gedf2+0x4a>
 80014de:	d00e      	beq.n	80014fe <__gedf2+0xba>
 80014e0:	2000      	movs	r0, #0
 80014e2:	454f      	cmp	r7, r9
 80014e4:	d2d7      	bcs.n	8001496 <__gedf2+0x52>
 80014e6:	2900      	cmp	r1, #0
 80014e8:	d0e2      	beq.n	80014b0 <__gedf2+0x6c>
 80014ea:	0008      	movs	r0, r1
 80014ec:	e7d3      	b.n	8001496 <__gedf2+0x52>
 80014ee:	4243      	negs	r3, r0
 80014f0:	4158      	adcs	r0, r3
 80014f2:	0040      	lsls	r0, r0, #1
 80014f4:	3801      	subs	r0, #1
 80014f6:	e7ce      	b.n	8001496 <__gedf2+0x52>
 80014f8:	2002      	movs	r0, #2
 80014fa:	4240      	negs	r0, r0
 80014fc:	e7cb      	b.n	8001496 <__gedf2+0x52>
 80014fe:	45c4      	cmp	ip, r8
 8001500:	d8c5      	bhi.n	800148e <__gedf2+0x4a>
 8001502:	2000      	movs	r0, #0
 8001504:	45c4      	cmp	ip, r8
 8001506:	d2c6      	bcs.n	8001496 <__gedf2+0x52>
 8001508:	e7ed      	b.n	80014e6 <__gedf2+0xa2>
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	000007ff 	.word	0x000007ff

08001510 <__ledf2>:
 8001510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001512:	4647      	mov	r7, r8
 8001514:	46ce      	mov	lr, r9
 8001516:	0004      	movs	r4, r0
 8001518:	0018      	movs	r0, r3
 800151a:	0016      	movs	r6, r2
 800151c:	031b      	lsls	r3, r3, #12
 800151e:	0b1b      	lsrs	r3, r3, #12
 8001520:	4d2c      	ldr	r5, [pc, #176]	; (80015d4 <__ledf2+0xc4>)
 8001522:	004a      	lsls	r2, r1, #1
 8001524:	4699      	mov	r9, r3
 8001526:	b580      	push	{r7, lr}
 8001528:	0043      	lsls	r3, r0, #1
 800152a:	030f      	lsls	r7, r1, #12
 800152c:	46a4      	mov	ip, r4
 800152e:	46b0      	mov	r8, r6
 8001530:	0b3f      	lsrs	r7, r7, #12
 8001532:	0d52      	lsrs	r2, r2, #21
 8001534:	0fc9      	lsrs	r1, r1, #31
 8001536:	0d5b      	lsrs	r3, r3, #21
 8001538:	0fc0      	lsrs	r0, r0, #31
 800153a:	42aa      	cmp	r2, r5
 800153c:	d00d      	beq.n	800155a <__ledf2+0x4a>
 800153e:	42ab      	cmp	r3, r5
 8001540:	d010      	beq.n	8001564 <__ledf2+0x54>
 8001542:	2a00      	cmp	r2, #0
 8001544:	d127      	bne.n	8001596 <__ledf2+0x86>
 8001546:	433c      	orrs	r4, r7
 8001548:	2b00      	cmp	r3, #0
 800154a:	d111      	bne.n	8001570 <__ledf2+0x60>
 800154c:	464d      	mov	r5, r9
 800154e:	432e      	orrs	r6, r5
 8001550:	d10e      	bne.n	8001570 <__ledf2+0x60>
 8001552:	2000      	movs	r0, #0
 8001554:	2c00      	cmp	r4, #0
 8001556:	d015      	beq.n	8001584 <__ledf2+0x74>
 8001558:	e00e      	b.n	8001578 <__ledf2+0x68>
 800155a:	003d      	movs	r5, r7
 800155c:	4325      	orrs	r5, r4
 800155e:	d110      	bne.n	8001582 <__ledf2+0x72>
 8001560:	4293      	cmp	r3, r2
 8001562:	d118      	bne.n	8001596 <__ledf2+0x86>
 8001564:	464d      	mov	r5, r9
 8001566:	432e      	orrs	r6, r5
 8001568:	d10b      	bne.n	8001582 <__ledf2+0x72>
 800156a:	2a00      	cmp	r2, #0
 800156c:	d102      	bne.n	8001574 <__ledf2+0x64>
 800156e:	433c      	orrs	r4, r7
 8001570:	2c00      	cmp	r4, #0
 8001572:	d00b      	beq.n	800158c <__ledf2+0x7c>
 8001574:	4281      	cmp	r1, r0
 8001576:	d014      	beq.n	80015a2 <__ledf2+0x92>
 8001578:	2002      	movs	r0, #2
 800157a:	3901      	subs	r1, #1
 800157c:	4008      	ands	r0, r1
 800157e:	3801      	subs	r0, #1
 8001580:	e000      	b.n	8001584 <__ledf2+0x74>
 8001582:	2002      	movs	r0, #2
 8001584:	bcc0      	pop	{r6, r7}
 8001586:	46b9      	mov	r9, r7
 8001588:	46b0      	mov	r8, r6
 800158a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158c:	2800      	cmp	r0, #0
 800158e:	d1f9      	bne.n	8001584 <__ledf2+0x74>
 8001590:	2001      	movs	r0, #1
 8001592:	4240      	negs	r0, r0
 8001594:	e7f6      	b.n	8001584 <__ledf2+0x74>
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1ec      	bne.n	8001574 <__ledf2+0x64>
 800159a:	464c      	mov	r4, r9
 800159c:	4326      	orrs	r6, r4
 800159e:	d1e9      	bne.n	8001574 <__ledf2+0x64>
 80015a0:	e7ea      	b.n	8001578 <__ledf2+0x68>
 80015a2:	429a      	cmp	r2, r3
 80015a4:	dd04      	ble.n	80015b0 <__ledf2+0xa0>
 80015a6:	4243      	negs	r3, r0
 80015a8:	4158      	adcs	r0, r3
 80015aa:	0040      	lsls	r0, r0, #1
 80015ac:	3801      	subs	r0, #1
 80015ae:	e7e9      	b.n	8001584 <__ledf2+0x74>
 80015b0:	429a      	cmp	r2, r3
 80015b2:	dbeb      	blt.n	800158c <__ledf2+0x7c>
 80015b4:	454f      	cmp	r7, r9
 80015b6:	d8df      	bhi.n	8001578 <__ledf2+0x68>
 80015b8:	d006      	beq.n	80015c8 <__ledf2+0xb8>
 80015ba:	2000      	movs	r0, #0
 80015bc:	454f      	cmp	r7, r9
 80015be:	d2e1      	bcs.n	8001584 <__ledf2+0x74>
 80015c0:	2900      	cmp	r1, #0
 80015c2:	d0e5      	beq.n	8001590 <__ledf2+0x80>
 80015c4:	0008      	movs	r0, r1
 80015c6:	e7dd      	b.n	8001584 <__ledf2+0x74>
 80015c8:	45c4      	cmp	ip, r8
 80015ca:	d8d5      	bhi.n	8001578 <__ledf2+0x68>
 80015cc:	2000      	movs	r0, #0
 80015ce:	45c4      	cmp	ip, r8
 80015d0:	d2d8      	bcs.n	8001584 <__ledf2+0x74>
 80015d2:	e7f5      	b.n	80015c0 <__ledf2+0xb0>
 80015d4:	000007ff 	.word	0x000007ff

080015d8 <__aeabi_dmul>:
 80015d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015da:	4657      	mov	r7, sl
 80015dc:	464e      	mov	r6, r9
 80015de:	4645      	mov	r5, r8
 80015e0:	46de      	mov	lr, fp
 80015e2:	b5e0      	push	{r5, r6, r7, lr}
 80015e4:	4698      	mov	r8, r3
 80015e6:	030c      	lsls	r4, r1, #12
 80015e8:	004b      	lsls	r3, r1, #1
 80015ea:	0006      	movs	r6, r0
 80015ec:	4692      	mov	sl, r2
 80015ee:	b087      	sub	sp, #28
 80015f0:	0b24      	lsrs	r4, r4, #12
 80015f2:	0d5b      	lsrs	r3, r3, #21
 80015f4:	0fcf      	lsrs	r7, r1, #31
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d100      	bne.n	80015fc <__aeabi_dmul+0x24>
 80015fa:	e15c      	b.n	80018b6 <__aeabi_dmul+0x2de>
 80015fc:	4ad9      	ldr	r2, [pc, #868]	; (8001964 <__aeabi_dmul+0x38c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d100      	bne.n	8001604 <__aeabi_dmul+0x2c>
 8001602:	e175      	b.n	80018f0 <__aeabi_dmul+0x318>
 8001604:	0f42      	lsrs	r2, r0, #29
 8001606:	00e4      	lsls	r4, r4, #3
 8001608:	4314      	orrs	r4, r2
 800160a:	2280      	movs	r2, #128	; 0x80
 800160c:	0412      	lsls	r2, r2, #16
 800160e:	4314      	orrs	r4, r2
 8001610:	4ad5      	ldr	r2, [pc, #852]	; (8001968 <__aeabi_dmul+0x390>)
 8001612:	00c5      	lsls	r5, r0, #3
 8001614:	4694      	mov	ip, r2
 8001616:	4463      	add	r3, ip
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	2300      	movs	r3, #0
 800161c:	4699      	mov	r9, r3
 800161e:	469b      	mov	fp, r3
 8001620:	4643      	mov	r3, r8
 8001622:	4642      	mov	r2, r8
 8001624:	031e      	lsls	r6, r3, #12
 8001626:	0fd2      	lsrs	r2, r2, #31
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4650      	mov	r0, sl
 800162c:	4690      	mov	r8, r2
 800162e:	0b36      	lsrs	r6, r6, #12
 8001630:	0d5b      	lsrs	r3, r3, #21
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x5e>
 8001634:	e120      	b.n	8001878 <__aeabi_dmul+0x2a0>
 8001636:	4acb      	ldr	r2, [pc, #812]	; (8001964 <__aeabi_dmul+0x38c>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x66>
 800163c:	e162      	b.n	8001904 <__aeabi_dmul+0x32c>
 800163e:	49ca      	ldr	r1, [pc, #808]	; (8001968 <__aeabi_dmul+0x390>)
 8001640:	0f42      	lsrs	r2, r0, #29
 8001642:	468c      	mov	ip, r1
 8001644:	9900      	ldr	r1, [sp, #0]
 8001646:	4463      	add	r3, ip
 8001648:	00f6      	lsls	r6, r6, #3
 800164a:	468c      	mov	ip, r1
 800164c:	4316      	orrs	r6, r2
 800164e:	2280      	movs	r2, #128	; 0x80
 8001650:	449c      	add	ip, r3
 8001652:	0412      	lsls	r2, r2, #16
 8001654:	4663      	mov	r3, ip
 8001656:	4316      	orrs	r6, r2
 8001658:	00c2      	lsls	r2, r0, #3
 800165a:	2000      	movs	r0, #0
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	9900      	ldr	r1, [sp, #0]
 8001660:	4643      	mov	r3, r8
 8001662:	3101      	adds	r1, #1
 8001664:	468c      	mov	ip, r1
 8001666:	4649      	mov	r1, r9
 8001668:	407b      	eors	r3, r7
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	290f      	cmp	r1, #15
 800166e:	d826      	bhi.n	80016be <__aeabi_dmul+0xe6>
 8001670:	4bbe      	ldr	r3, [pc, #760]	; (800196c <__aeabi_dmul+0x394>)
 8001672:	0089      	lsls	r1, r1, #2
 8001674:	5859      	ldr	r1, [r3, r1]
 8001676:	468f      	mov	pc, r1
 8001678:	4643      	mov	r3, r8
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	0034      	movs	r4, r6
 800167e:	0015      	movs	r5, r2
 8001680:	4683      	mov	fp, r0
 8001682:	465b      	mov	r3, fp
 8001684:	2b02      	cmp	r3, #2
 8001686:	d016      	beq.n	80016b6 <__aeabi_dmul+0xde>
 8001688:	2b03      	cmp	r3, #3
 800168a:	d100      	bne.n	800168e <__aeabi_dmul+0xb6>
 800168c:	e203      	b.n	8001a96 <__aeabi_dmul+0x4be>
 800168e:	2b01      	cmp	r3, #1
 8001690:	d000      	beq.n	8001694 <__aeabi_dmul+0xbc>
 8001692:	e0cd      	b.n	8001830 <__aeabi_dmul+0x258>
 8001694:	2200      	movs	r2, #0
 8001696:	2400      	movs	r4, #0
 8001698:	2500      	movs	r5, #0
 800169a:	9b01      	ldr	r3, [sp, #4]
 800169c:	0512      	lsls	r2, r2, #20
 800169e:	4322      	orrs	r2, r4
 80016a0:	07db      	lsls	r3, r3, #31
 80016a2:	431a      	orrs	r2, r3
 80016a4:	0028      	movs	r0, r5
 80016a6:	0011      	movs	r1, r2
 80016a8:	b007      	add	sp, #28
 80016aa:	bcf0      	pop	{r4, r5, r6, r7}
 80016ac:	46bb      	mov	fp, r7
 80016ae:	46b2      	mov	sl, r6
 80016b0:	46a9      	mov	r9, r5
 80016b2:	46a0      	mov	r8, r4
 80016b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b6:	2400      	movs	r4, #0
 80016b8:	2500      	movs	r5, #0
 80016ba:	4aaa      	ldr	r2, [pc, #680]	; (8001964 <__aeabi_dmul+0x38c>)
 80016bc:	e7ed      	b.n	800169a <__aeabi_dmul+0xc2>
 80016be:	0c28      	lsrs	r0, r5, #16
 80016c0:	042d      	lsls	r5, r5, #16
 80016c2:	0c2d      	lsrs	r5, r5, #16
 80016c4:	002b      	movs	r3, r5
 80016c6:	0c11      	lsrs	r1, r2, #16
 80016c8:	0412      	lsls	r2, r2, #16
 80016ca:	0c12      	lsrs	r2, r2, #16
 80016cc:	4353      	muls	r3, r2
 80016ce:	4698      	mov	r8, r3
 80016d0:	0013      	movs	r3, r2
 80016d2:	002f      	movs	r7, r5
 80016d4:	4343      	muls	r3, r0
 80016d6:	4699      	mov	r9, r3
 80016d8:	434f      	muls	r7, r1
 80016da:	444f      	add	r7, r9
 80016dc:	46bb      	mov	fp, r7
 80016de:	4647      	mov	r7, r8
 80016e0:	000b      	movs	r3, r1
 80016e2:	0c3f      	lsrs	r7, r7, #16
 80016e4:	46ba      	mov	sl, r7
 80016e6:	4343      	muls	r3, r0
 80016e8:	44da      	add	sl, fp
 80016ea:	9302      	str	r3, [sp, #8]
 80016ec:	45d1      	cmp	r9, sl
 80016ee:	d904      	bls.n	80016fa <__aeabi_dmul+0x122>
 80016f0:	2780      	movs	r7, #128	; 0x80
 80016f2:	027f      	lsls	r7, r7, #9
 80016f4:	46b9      	mov	r9, r7
 80016f6:	444b      	add	r3, r9
 80016f8:	9302      	str	r3, [sp, #8]
 80016fa:	4653      	mov	r3, sl
 80016fc:	0c1b      	lsrs	r3, r3, #16
 80016fe:	469b      	mov	fp, r3
 8001700:	4653      	mov	r3, sl
 8001702:	041f      	lsls	r7, r3, #16
 8001704:	4643      	mov	r3, r8
 8001706:	041b      	lsls	r3, r3, #16
 8001708:	0c1b      	lsrs	r3, r3, #16
 800170a:	4698      	mov	r8, r3
 800170c:	003b      	movs	r3, r7
 800170e:	4443      	add	r3, r8
 8001710:	9304      	str	r3, [sp, #16]
 8001712:	0c33      	lsrs	r3, r6, #16
 8001714:	0436      	lsls	r6, r6, #16
 8001716:	0c36      	lsrs	r6, r6, #16
 8001718:	4698      	mov	r8, r3
 800171a:	0033      	movs	r3, r6
 800171c:	4343      	muls	r3, r0
 800171e:	4699      	mov	r9, r3
 8001720:	4643      	mov	r3, r8
 8001722:	4343      	muls	r3, r0
 8001724:	002f      	movs	r7, r5
 8001726:	469a      	mov	sl, r3
 8001728:	4643      	mov	r3, r8
 800172a:	4377      	muls	r7, r6
 800172c:	435d      	muls	r5, r3
 800172e:	0c38      	lsrs	r0, r7, #16
 8001730:	444d      	add	r5, r9
 8001732:	1945      	adds	r5, r0, r5
 8001734:	45a9      	cmp	r9, r5
 8001736:	d903      	bls.n	8001740 <__aeabi_dmul+0x168>
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	025b      	lsls	r3, r3, #9
 800173c:	4699      	mov	r9, r3
 800173e:	44ca      	add	sl, r9
 8001740:	043f      	lsls	r7, r7, #16
 8001742:	0c28      	lsrs	r0, r5, #16
 8001744:	0c3f      	lsrs	r7, r7, #16
 8001746:	042d      	lsls	r5, r5, #16
 8001748:	19ed      	adds	r5, r5, r7
 800174a:	0c27      	lsrs	r7, r4, #16
 800174c:	0424      	lsls	r4, r4, #16
 800174e:	0c24      	lsrs	r4, r4, #16
 8001750:	0003      	movs	r3, r0
 8001752:	0020      	movs	r0, r4
 8001754:	4350      	muls	r0, r2
 8001756:	437a      	muls	r2, r7
 8001758:	4691      	mov	r9, r2
 800175a:	003a      	movs	r2, r7
 800175c:	4453      	add	r3, sl
 800175e:	9305      	str	r3, [sp, #20]
 8001760:	0c03      	lsrs	r3, r0, #16
 8001762:	469a      	mov	sl, r3
 8001764:	434a      	muls	r2, r1
 8001766:	4361      	muls	r1, r4
 8001768:	4449      	add	r1, r9
 800176a:	4451      	add	r1, sl
 800176c:	44ab      	add	fp, r5
 800176e:	4589      	cmp	r9, r1
 8001770:	d903      	bls.n	800177a <__aeabi_dmul+0x1a2>
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	025b      	lsls	r3, r3, #9
 8001776:	4699      	mov	r9, r3
 8001778:	444a      	add	r2, r9
 800177a:	0400      	lsls	r0, r0, #16
 800177c:	0c0b      	lsrs	r3, r1, #16
 800177e:	0c00      	lsrs	r0, r0, #16
 8001780:	0409      	lsls	r1, r1, #16
 8001782:	1809      	adds	r1, r1, r0
 8001784:	0020      	movs	r0, r4
 8001786:	4699      	mov	r9, r3
 8001788:	4643      	mov	r3, r8
 800178a:	4370      	muls	r0, r6
 800178c:	435c      	muls	r4, r3
 800178e:	437e      	muls	r6, r7
 8001790:	435f      	muls	r7, r3
 8001792:	0c03      	lsrs	r3, r0, #16
 8001794:	4698      	mov	r8, r3
 8001796:	19a4      	adds	r4, r4, r6
 8001798:	4444      	add	r4, r8
 800179a:	444a      	add	r2, r9
 800179c:	9703      	str	r7, [sp, #12]
 800179e:	42a6      	cmp	r6, r4
 80017a0:	d904      	bls.n	80017ac <__aeabi_dmul+0x1d4>
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	025b      	lsls	r3, r3, #9
 80017a6:	4698      	mov	r8, r3
 80017a8:	4447      	add	r7, r8
 80017aa:	9703      	str	r7, [sp, #12]
 80017ac:	0423      	lsls	r3, r4, #16
 80017ae:	9e02      	ldr	r6, [sp, #8]
 80017b0:	469a      	mov	sl, r3
 80017b2:	9b05      	ldr	r3, [sp, #20]
 80017b4:	445e      	add	r6, fp
 80017b6:	4698      	mov	r8, r3
 80017b8:	42ae      	cmp	r6, r5
 80017ba:	41ad      	sbcs	r5, r5
 80017bc:	1876      	adds	r6, r6, r1
 80017be:	428e      	cmp	r6, r1
 80017c0:	4189      	sbcs	r1, r1
 80017c2:	0400      	lsls	r0, r0, #16
 80017c4:	0c00      	lsrs	r0, r0, #16
 80017c6:	4450      	add	r0, sl
 80017c8:	4440      	add	r0, r8
 80017ca:	426d      	negs	r5, r5
 80017cc:	1947      	adds	r7, r0, r5
 80017ce:	46b8      	mov	r8, r7
 80017d0:	4693      	mov	fp, r2
 80017d2:	4249      	negs	r1, r1
 80017d4:	4689      	mov	r9, r1
 80017d6:	44c3      	add	fp, r8
 80017d8:	44d9      	add	r9, fp
 80017da:	4298      	cmp	r0, r3
 80017dc:	4180      	sbcs	r0, r0
 80017de:	45a8      	cmp	r8, r5
 80017e0:	41ad      	sbcs	r5, r5
 80017e2:	4593      	cmp	fp, r2
 80017e4:	4192      	sbcs	r2, r2
 80017e6:	4589      	cmp	r9, r1
 80017e8:	4189      	sbcs	r1, r1
 80017ea:	426d      	negs	r5, r5
 80017ec:	4240      	negs	r0, r0
 80017ee:	4328      	orrs	r0, r5
 80017f0:	0c24      	lsrs	r4, r4, #16
 80017f2:	4252      	negs	r2, r2
 80017f4:	4249      	negs	r1, r1
 80017f6:	430a      	orrs	r2, r1
 80017f8:	9b03      	ldr	r3, [sp, #12]
 80017fa:	1900      	adds	r0, r0, r4
 80017fc:	1880      	adds	r0, r0, r2
 80017fe:	18c7      	adds	r7, r0, r3
 8001800:	464b      	mov	r3, r9
 8001802:	0ddc      	lsrs	r4, r3, #23
 8001804:	9b04      	ldr	r3, [sp, #16]
 8001806:	0275      	lsls	r5, r6, #9
 8001808:	431d      	orrs	r5, r3
 800180a:	1e6a      	subs	r2, r5, #1
 800180c:	4195      	sbcs	r5, r2
 800180e:	464b      	mov	r3, r9
 8001810:	0df6      	lsrs	r6, r6, #23
 8001812:	027f      	lsls	r7, r7, #9
 8001814:	4335      	orrs	r5, r6
 8001816:	025a      	lsls	r2, r3, #9
 8001818:	433c      	orrs	r4, r7
 800181a:	4315      	orrs	r5, r2
 800181c:	01fb      	lsls	r3, r7, #7
 800181e:	d400      	bmi.n	8001822 <__aeabi_dmul+0x24a>
 8001820:	e11c      	b.n	8001a5c <__aeabi_dmul+0x484>
 8001822:	2101      	movs	r1, #1
 8001824:	086a      	lsrs	r2, r5, #1
 8001826:	400d      	ands	r5, r1
 8001828:	4315      	orrs	r5, r2
 800182a:	07e2      	lsls	r2, r4, #31
 800182c:	4315      	orrs	r5, r2
 800182e:	0864      	lsrs	r4, r4, #1
 8001830:	494f      	ldr	r1, [pc, #316]	; (8001970 <__aeabi_dmul+0x398>)
 8001832:	4461      	add	r1, ip
 8001834:	2900      	cmp	r1, #0
 8001836:	dc00      	bgt.n	800183a <__aeabi_dmul+0x262>
 8001838:	e0b0      	b.n	800199c <__aeabi_dmul+0x3c4>
 800183a:	076b      	lsls	r3, r5, #29
 800183c:	d009      	beq.n	8001852 <__aeabi_dmul+0x27a>
 800183e:	220f      	movs	r2, #15
 8001840:	402a      	ands	r2, r5
 8001842:	2a04      	cmp	r2, #4
 8001844:	d005      	beq.n	8001852 <__aeabi_dmul+0x27a>
 8001846:	1d2a      	adds	r2, r5, #4
 8001848:	42aa      	cmp	r2, r5
 800184a:	41ad      	sbcs	r5, r5
 800184c:	426d      	negs	r5, r5
 800184e:	1964      	adds	r4, r4, r5
 8001850:	0015      	movs	r5, r2
 8001852:	01e3      	lsls	r3, r4, #7
 8001854:	d504      	bpl.n	8001860 <__aeabi_dmul+0x288>
 8001856:	2180      	movs	r1, #128	; 0x80
 8001858:	4a46      	ldr	r2, [pc, #280]	; (8001974 <__aeabi_dmul+0x39c>)
 800185a:	00c9      	lsls	r1, r1, #3
 800185c:	4014      	ands	r4, r2
 800185e:	4461      	add	r1, ip
 8001860:	4a45      	ldr	r2, [pc, #276]	; (8001978 <__aeabi_dmul+0x3a0>)
 8001862:	4291      	cmp	r1, r2
 8001864:	dd00      	ble.n	8001868 <__aeabi_dmul+0x290>
 8001866:	e726      	b.n	80016b6 <__aeabi_dmul+0xde>
 8001868:	0762      	lsls	r2, r4, #29
 800186a:	08ed      	lsrs	r5, r5, #3
 800186c:	0264      	lsls	r4, r4, #9
 800186e:	0549      	lsls	r1, r1, #21
 8001870:	4315      	orrs	r5, r2
 8001872:	0b24      	lsrs	r4, r4, #12
 8001874:	0d4a      	lsrs	r2, r1, #21
 8001876:	e710      	b.n	800169a <__aeabi_dmul+0xc2>
 8001878:	4652      	mov	r2, sl
 800187a:	4332      	orrs	r2, r6
 800187c:	d100      	bne.n	8001880 <__aeabi_dmul+0x2a8>
 800187e:	e07f      	b.n	8001980 <__aeabi_dmul+0x3a8>
 8001880:	2e00      	cmp	r6, #0
 8001882:	d100      	bne.n	8001886 <__aeabi_dmul+0x2ae>
 8001884:	e0dc      	b.n	8001a40 <__aeabi_dmul+0x468>
 8001886:	0030      	movs	r0, r6
 8001888:	f000 fdd6 	bl	8002438 <__clzsi2>
 800188c:	0002      	movs	r2, r0
 800188e:	3a0b      	subs	r2, #11
 8001890:	231d      	movs	r3, #29
 8001892:	0001      	movs	r1, r0
 8001894:	1a9b      	subs	r3, r3, r2
 8001896:	4652      	mov	r2, sl
 8001898:	3908      	subs	r1, #8
 800189a:	40da      	lsrs	r2, r3
 800189c:	408e      	lsls	r6, r1
 800189e:	4316      	orrs	r6, r2
 80018a0:	4652      	mov	r2, sl
 80018a2:	408a      	lsls	r2, r1
 80018a4:	9b00      	ldr	r3, [sp, #0]
 80018a6:	4935      	ldr	r1, [pc, #212]	; (800197c <__aeabi_dmul+0x3a4>)
 80018a8:	1a18      	subs	r0, r3, r0
 80018aa:	0003      	movs	r3, r0
 80018ac:	468c      	mov	ip, r1
 80018ae:	4463      	add	r3, ip
 80018b0:	2000      	movs	r0, #0
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	e6d3      	b.n	800165e <__aeabi_dmul+0x86>
 80018b6:	0025      	movs	r5, r4
 80018b8:	4305      	orrs	r5, r0
 80018ba:	d04a      	beq.n	8001952 <__aeabi_dmul+0x37a>
 80018bc:	2c00      	cmp	r4, #0
 80018be:	d100      	bne.n	80018c2 <__aeabi_dmul+0x2ea>
 80018c0:	e0b0      	b.n	8001a24 <__aeabi_dmul+0x44c>
 80018c2:	0020      	movs	r0, r4
 80018c4:	f000 fdb8 	bl	8002438 <__clzsi2>
 80018c8:	0001      	movs	r1, r0
 80018ca:	0002      	movs	r2, r0
 80018cc:	390b      	subs	r1, #11
 80018ce:	231d      	movs	r3, #29
 80018d0:	0010      	movs	r0, r2
 80018d2:	1a5b      	subs	r3, r3, r1
 80018d4:	0031      	movs	r1, r6
 80018d6:	0035      	movs	r5, r6
 80018d8:	3808      	subs	r0, #8
 80018da:	4084      	lsls	r4, r0
 80018dc:	40d9      	lsrs	r1, r3
 80018de:	4085      	lsls	r5, r0
 80018e0:	430c      	orrs	r4, r1
 80018e2:	4826      	ldr	r0, [pc, #152]	; (800197c <__aeabi_dmul+0x3a4>)
 80018e4:	1a83      	subs	r3, r0, r2
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	2300      	movs	r3, #0
 80018ea:	4699      	mov	r9, r3
 80018ec:	469b      	mov	fp, r3
 80018ee:	e697      	b.n	8001620 <__aeabi_dmul+0x48>
 80018f0:	0005      	movs	r5, r0
 80018f2:	4325      	orrs	r5, r4
 80018f4:	d126      	bne.n	8001944 <__aeabi_dmul+0x36c>
 80018f6:	2208      	movs	r2, #8
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	2302      	movs	r3, #2
 80018fc:	2400      	movs	r4, #0
 80018fe:	4691      	mov	r9, r2
 8001900:	469b      	mov	fp, r3
 8001902:	e68d      	b.n	8001620 <__aeabi_dmul+0x48>
 8001904:	4652      	mov	r2, sl
 8001906:	9b00      	ldr	r3, [sp, #0]
 8001908:	4332      	orrs	r2, r6
 800190a:	d110      	bne.n	800192e <__aeabi_dmul+0x356>
 800190c:	4915      	ldr	r1, [pc, #84]	; (8001964 <__aeabi_dmul+0x38c>)
 800190e:	2600      	movs	r6, #0
 8001910:	468c      	mov	ip, r1
 8001912:	4463      	add	r3, ip
 8001914:	4649      	mov	r1, r9
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2302      	movs	r3, #2
 800191a:	4319      	orrs	r1, r3
 800191c:	4689      	mov	r9, r1
 800191e:	2002      	movs	r0, #2
 8001920:	e69d      	b.n	800165e <__aeabi_dmul+0x86>
 8001922:	465b      	mov	r3, fp
 8001924:	9701      	str	r7, [sp, #4]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d000      	beq.n	800192c <__aeabi_dmul+0x354>
 800192a:	e6ad      	b.n	8001688 <__aeabi_dmul+0xb0>
 800192c:	e6c3      	b.n	80016b6 <__aeabi_dmul+0xde>
 800192e:	4a0d      	ldr	r2, [pc, #52]	; (8001964 <__aeabi_dmul+0x38c>)
 8001930:	2003      	movs	r0, #3
 8001932:	4694      	mov	ip, r2
 8001934:	4463      	add	r3, ip
 8001936:	464a      	mov	r2, r9
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2303      	movs	r3, #3
 800193c:	431a      	orrs	r2, r3
 800193e:	4691      	mov	r9, r2
 8001940:	4652      	mov	r2, sl
 8001942:	e68c      	b.n	800165e <__aeabi_dmul+0x86>
 8001944:	220c      	movs	r2, #12
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	2303      	movs	r3, #3
 800194a:	0005      	movs	r5, r0
 800194c:	4691      	mov	r9, r2
 800194e:	469b      	mov	fp, r3
 8001950:	e666      	b.n	8001620 <__aeabi_dmul+0x48>
 8001952:	2304      	movs	r3, #4
 8001954:	4699      	mov	r9, r3
 8001956:	2300      	movs	r3, #0
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	2400      	movs	r4, #0
 800195e:	469b      	mov	fp, r3
 8001960:	e65e      	b.n	8001620 <__aeabi_dmul+0x48>
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	000007ff 	.word	0x000007ff
 8001968:	fffffc01 	.word	0xfffffc01
 800196c:	0800becc 	.word	0x0800becc
 8001970:	000003ff 	.word	0x000003ff
 8001974:	feffffff 	.word	0xfeffffff
 8001978:	000007fe 	.word	0x000007fe
 800197c:	fffffc0d 	.word	0xfffffc0d
 8001980:	4649      	mov	r1, r9
 8001982:	2301      	movs	r3, #1
 8001984:	4319      	orrs	r1, r3
 8001986:	4689      	mov	r9, r1
 8001988:	2600      	movs	r6, #0
 800198a:	2001      	movs	r0, #1
 800198c:	e667      	b.n	800165e <__aeabi_dmul+0x86>
 800198e:	2300      	movs	r3, #0
 8001990:	2480      	movs	r4, #128	; 0x80
 8001992:	2500      	movs	r5, #0
 8001994:	4a43      	ldr	r2, [pc, #268]	; (8001aa4 <__aeabi_dmul+0x4cc>)
 8001996:	9301      	str	r3, [sp, #4]
 8001998:	0324      	lsls	r4, r4, #12
 800199a:	e67e      	b.n	800169a <__aeabi_dmul+0xc2>
 800199c:	2001      	movs	r0, #1
 800199e:	1a40      	subs	r0, r0, r1
 80019a0:	2838      	cmp	r0, #56	; 0x38
 80019a2:	dd00      	ble.n	80019a6 <__aeabi_dmul+0x3ce>
 80019a4:	e676      	b.n	8001694 <__aeabi_dmul+0xbc>
 80019a6:	281f      	cmp	r0, #31
 80019a8:	dd5b      	ble.n	8001a62 <__aeabi_dmul+0x48a>
 80019aa:	221f      	movs	r2, #31
 80019ac:	0023      	movs	r3, r4
 80019ae:	4252      	negs	r2, r2
 80019b0:	1a51      	subs	r1, r2, r1
 80019b2:	40cb      	lsrs	r3, r1
 80019b4:	0019      	movs	r1, r3
 80019b6:	2820      	cmp	r0, #32
 80019b8:	d003      	beq.n	80019c2 <__aeabi_dmul+0x3ea>
 80019ba:	4a3b      	ldr	r2, [pc, #236]	; (8001aa8 <__aeabi_dmul+0x4d0>)
 80019bc:	4462      	add	r2, ip
 80019be:	4094      	lsls	r4, r2
 80019c0:	4325      	orrs	r5, r4
 80019c2:	1e6a      	subs	r2, r5, #1
 80019c4:	4195      	sbcs	r5, r2
 80019c6:	002a      	movs	r2, r5
 80019c8:	430a      	orrs	r2, r1
 80019ca:	2107      	movs	r1, #7
 80019cc:	000d      	movs	r5, r1
 80019ce:	2400      	movs	r4, #0
 80019d0:	4015      	ands	r5, r2
 80019d2:	4211      	tst	r1, r2
 80019d4:	d05b      	beq.n	8001a8e <__aeabi_dmul+0x4b6>
 80019d6:	210f      	movs	r1, #15
 80019d8:	2400      	movs	r4, #0
 80019da:	4011      	ands	r1, r2
 80019dc:	2904      	cmp	r1, #4
 80019de:	d053      	beq.n	8001a88 <__aeabi_dmul+0x4b0>
 80019e0:	1d11      	adds	r1, r2, #4
 80019e2:	4291      	cmp	r1, r2
 80019e4:	4192      	sbcs	r2, r2
 80019e6:	4252      	negs	r2, r2
 80019e8:	18a4      	adds	r4, r4, r2
 80019ea:	000a      	movs	r2, r1
 80019ec:	0223      	lsls	r3, r4, #8
 80019ee:	d54b      	bpl.n	8001a88 <__aeabi_dmul+0x4b0>
 80019f0:	2201      	movs	r2, #1
 80019f2:	2400      	movs	r4, #0
 80019f4:	2500      	movs	r5, #0
 80019f6:	e650      	b.n	800169a <__aeabi_dmul+0xc2>
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	031b      	lsls	r3, r3, #12
 80019fc:	421c      	tst	r4, r3
 80019fe:	d009      	beq.n	8001a14 <__aeabi_dmul+0x43c>
 8001a00:	421e      	tst	r6, r3
 8001a02:	d107      	bne.n	8001a14 <__aeabi_dmul+0x43c>
 8001a04:	4333      	orrs	r3, r6
 8001a06:	031c      	lsls	r4, r3, #12
 8001a08:	4643      	mov	r3, r8
 8001a0a:	0015      	movs	r5, r2
 8001a0c:	0b24      	lsrs	r4, r4, #12
 8001a0e:	4a25      	ldr	r2, [pc, #148]	; (8001aa4 <__aeabi_dmul+0x4cc>)
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	e642      	b.n	800169a <__aeabi_dmul+0xc2>
 8001a14:	2280      	movs	r2, #128	; 0x80
 8001a16:	0312      	lsls	r2, r2, #12
 8001a18:	4314      	orrs	r4, r2
 8001a1a:	0324      	lsls	r4, r4, #12
 8001a1c:	4a21      	ldr	r2, [pc, #132]	; (8001aa4 <__aeabi_dmul+0x4cc>)
 8001a1e:	0b24      	lsrs	r4, r4, #12
 8001a20:	9701      	str	r7, [sp, #4]
 8001a22:	e63a      	b.n	800169a <__aeabi_dmul+0xc2>
 8001a24:	f000 fd08 	bl	8002438 <__clzsi2>
 8001a28:	0001      	movs	r1, r0
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	3115      	adds	r1, #21
 8001a2e:	3220      	adds	r2, #32
 8001a30:	291c      	cmp	r1, #28
 8001a32:	dc00      	bgt.n	8001a36 <__aeabi_dmul+0x45e>
 8001a34:	e74b      	b.n	80018ce <__aeabi_dmul+0x2f6>
 8001a36:	0034      	movs	r4, r6
 8001a38:	3808      	subs	r0, #8
 8001a3a:	2500      	movs	r5, #0
 8001a3c:	4084      	lsls	r4, r0
 8001a3e:	e750      	b.n	80018e2 <__aeabi_dmul+0x30a>
 8001a40:	f000 fcfa 	bl	8002438 <__clzsi2>
 8001a44:	0003      	movs	r3, r0
 8001a46:	001a      	movs	r2, r3
 8001a48:	3215      	adds	r2, #21
 8001a4a:	3020      	adds	r0, #32
 8001a4c:	2a1c      	cmp	r2, #28
 8001a4e:	dc00      	bgt.n	8001a52 <__aeabi_dmul+0x47a>
 8001a50:	e71e      	b.n	8001890 <__aeabi_dmul+0x2b8>
 8001a52:	4656      	mov	r6, sl
 8001a54:	3b08      	subs	r3, #8
 8001a56:	2200      	movs	r2, #0
 8001a58:	409e      	lsls	r6, r3
 8001a5a:	e723      	b.n	80018a4 <__aeabi_dmul+0x2cc>
 8001a5c:	9b00      	ldr	r3, [sp, #0]
 8001a5e:	469c      	mov	ip, r3
 8001a60:	e6e6      	b.n	8001830 <__aeabi_dmul+0x258>
 8001a62:	4912      	ldr	r1, [pc, #72]	; (8001aac <__aeabi_dmul+0x4d4>)
 8001a64:	0022      	movs	r2, r4
 8001a66:	4461      	add	r1, ip
 8001a68:	002e      	movs	r6, r5
 8001a6a:	408d      	lsls	r5, r1
 8001a6c:	408a      	lsls	r2, r1
 8001a6e:	40c6      	lsrs	r6, r0
 8001a70:	1e69      	subs	r1, r5, #1
 8001a72:	418d      	sbcs	r5, r1
 8001a74:	4332      	orrs	r2, r6
 8001a76:	432a      	orrs	r2, r5
 8001a78:	40c4      	lsrs	r4, r0
 8001a7a:	0753      	lsls	r3, r2, #29
 8001a7c:	d0b6      	beq.n	80019ec <__aeabi_dmul+0x414>
 8001a7e:	210f      	movs	r1, #15
 8001a80:	4011      	ands	r1, r2
 8001a82:	2904      	cmp	r1, #4
 8001a84:	d1ac      	bne.n	80019e0 <__aeabi_dmul+0x408>
 8001a86:	e7b1      	b.n	80019ec <__aeabi_dmul+0x414>
 8001a88:	0765      	lsls	r5, r4, #29
 8001a8a:	0264      	lsls	r4, r4, #9
 8001a8c:	0b24      	lsrs	r4, r4, #12
 8001a8e:	08d2      	lsrs	r2, r2, #3
 8001a90:	4315      	orrs	r5, r2
 8001a92:	2200      	movs	r2, #0
 8001a94:	e601      	b.n	800169a <__aeabi_dmul+0xc2>
 8001a96:	2280      	movs	r2, #128	; 0x80
 8001a98:	0312      	lsls	r2, r2, #12
 8001a9a:	4314      	orrs	r4, r2
 8001a9c:	0324      	lsls	r4, r4, #12
 8001a9e:	4a01      	ldr	r2, [pc, #4]	; (8001aa4 <__aeabi_dmul+0x4cc>)
 8001aa0:	0b24      	lsrs	r4, r4, #12
 8001aa2:	e5fa      	b.n	800169a <__aeabi_dmul+0xc2>
 8001aa4:	000007ff 	.word	0x000007ff
 8001aa8:	0000043e 	.word	0x0000043e
 8001aac:	0000041e 	.word	0x0000041e

08001ab0 <__aeabi_dsub>:
 8001ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	464e      	mov	r6, r9
 8001ab6:	4645      	mov	r5, r8
 8001ab8:	46de      	mov	lr, fp
 8001aba:	b5e0      	push	{r5, r6, r7, lr}
 8001abc:	001e      	movs	r6, r3
 8001abe:	0017      	movs	r7, r2
 8001ac0:	004a      	lsls	r2, r1, #1
 8001ac2:	030b      	lsls	r3, r1, #12
 8001ac4:	0d52      	lsrs	r2, r2, #21
 8001ac6:	0a5b      	lsrs	r3, r3, #9
 8001ac8:	4690      	mov	r8, r2
 8001aca:	0f42      	lsrs	r2, r0, #29
 8001acc:	431a      	orrs	r2, r3
 8001ace:	0fcd      	lsrs	r5, r1, #31
 8001ad0:	4ccd      	ldr	r4, [pc, #820]	; (8001e08 <__aeabi_dsub+0x358>)
 8001ad2:	0331      	lsls	r1, r6, #12
 8001ad4:	00c3      	lsls	r3, r0, #3
 8001ad6:	4694      	mov	ip, r2
 8001ad8:	0070      	lsls	r0, r6, #1
 8001ada:	0f7a      	lsrs	r2, r7, #29
 8001adc:	0a49      	lsrs	r1, r1, #9
 8001ade:	00ff      	lsls	r7, r7, #3
 8001ae0:	469a      	mov	sl, r3
 8001ae2:	46b9      	mov	r9, r7
 8001ae4:	0d40      	lsrs	r0, r0, #21
 8001ae6:	0ff6      	lsrs	r6, r6, #31
 8001ae8:	4311      	orrs	r1, r2
 8001aea:	42a0      	cmp	r0, r4
 8001aec:	d100      	bne.n	8001af0 <__aeabi_dsub+0x40>
 8001aee:	e0b1      	b.n	8001c54 <__aeabi_dsub+0x1a4>
 8001af0:	2201      	movs	r2, #1
 8001af2:	4056      	eors	r6, r2
 8001af4:	46b3      	mov	fp, r6
 8001af6:	42b5      	cmp	r5, r6
 8001af8:	d100      	bne.n	8001afc <__aeabi_dsub+0x4c>
 8001afa:	e088      	b.n	8001c0e <__aeabi_dsub+0x15e>
 8001afc:	4642      	mov	r2, r8
 8001afe:	1a12      	subs	r2, r2, r0
 8001b00:	2a00      	cmp	r2, #0
 8001b02:	dc00      	bgt.n	8001b06 <__aeabi_dsub+0x56>
 8001b04:	e0ae      	b.n	8001c64 <__aeabi_dsub+0x1b4>
 8001b06:	2800      	cmp	r0, #0
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x5c>
 8001b0a:	e0c1      	b.n	8001c90 <__aeabi_dsub+0x1e0>
 8001b0c:	48be      	ldr	r0, [pc, #760]	; (8001e08 <__aeabi_dsub+0x358>)
 8001b0e:	4580      	cmp	r8, r0
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dsub+0x64>
 8001b12:	e151      	b.n	8001db8 <__aeabi_dsub+0x308>
 8001b14:	2080      	movs	r0, #128	; 0x80
 8001b16:	0400      	lsls	r0, r0, #16
 8001b18:	4301      	orrs	r1, r0
 8001b1a:	2a38      	cmp	r2, #56	; 0x38
 8001b1c:	dd00      	ble.n	8001b20 <__aeabi_dsub+0x70>
 8001b1e:	e17b      	b.n	8001e18 <__aeabi_dsub+0x368>
 8001b20:	2a1f      	cmp	r2, #31
 8001b22:	dd00      	ble.n	8001b26 <__aeabi_dsub+0x76>
 8001b24:	e1ee      	b.n	8001f04 <__aeabi_dsub+0x454>
 8001b26:	2020      	movs	r0, #32
 8001b28:	003e      	movs	r6, r7
 8001b2a:	1a80      	subs	r0, r0, r2
 8001b2c:	000c      	movs	r4, r1
 8001b2e:	40d6      	lsrs	r6, r2
 8001b30:	40d1      	lsrs	r1, r2
 8001b32:	4087      	lsls	r7, r0
 8001b34:	4662      	mov	r2, ip
 8001b36:	4084      	lsls	r4, r0
 8001b38:	1a52      	subs	r2, r2, r1
 8001b3a:	1e78      	subs	r0, r7, #1
 8001b3c:	4187      	sbcs	r7, r0
 8001b3e:	4694      	mov	ip, r2
 8001b40:	4334      	orrs	r4, r6
 8001b42:	4327      	orrs	r7, r4
 8001b44:	1bdc      	subs	r4, r3, r7
 8001b46:	42a3      	cmp	r3, r4
 8001b48:	419b      	sbcs	r3, r3
 8001b4a:	4662      	mov	r2, ip
 8001b4c:	425b      	negs	r3, r3
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	4699      	mov	r9, r3
 8001b52:	464b      	mov	r3, r9
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	d400      	bmi.n	8001b5a <__aeabi_dsub+0xaa>
 8001b58:	e118      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 8001b5a:	464b      	mov	r3, r9
 8001b5c:	0258      	lsls	r0, r3, #9
 8001b5e:	0a43      	lsrs	r3, r0, #9
 8001b60:	4699      	mov	r9, r3
 8001b62:	464b      	mov	r3, r9
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dsub+0xba>
 8001b68:	e137      	b.n	8001dda <__aeabi_dsub+0x32a>
 8001b6a:	4648      	mov	r0, r9
 8001b6c:	f000 fc64 	bl	8002438 <__clzsi2>
 8001b70:	0001      	movs	r1, r0
 8001b72:	3908      	subs	r1, #8
 8001b74:	2320      	movs	r3, #32
 8001b76:	0022      	movs	r2, r4
 8001b78:	4648      	mov	r0, r9
 8001b7a:	1a5b      	subs	r3, r3, r1
 8001b7c:	40da      	lsrs	r2, r3
 8001b7e:	4088      	lsls	r0, r1
 8001b80:	408c      	lsls	r4, r1
 8001b82:	4643      	mov	r3, r8
 8001b84:	4310      	orrs	r0, r2
 8001b86:	4588      	cmp	r8, r1
 8001b88:	dd00      	ble.n	8001b8c <__aeabi_dsub+0xdc>
 8001b8a:	e136      	b.n	8001dfa <__aeabi_dsub+0x34a>
 8001b8c:	1ac9      	subs	r1, r1, r3
 8001b8e:	1c4b      	adds	r3, r1, #1
 8001b90:	2b1f      	cmp	r3, #31
 8001b92:	dd00      	ble.n	8001b96 <__aeabi_dsub+0xe6>
 8001b94:	e0ea      	b.n	8001d6c <__aeabi_dsub+0x2bc>
 8001b96:	2220      	movs	r2, #32
 8001b98:	0026      	movs	r6, r4
 8001b9a:	1ad2      	subs	r2, r2, r3
 8001b9c:	0001      	movs	r1, r0
 8001b9e:	4094      	lsls	r4, r2
 8001ba0:	40de      	lsrs	r6, r3
 8001ba2:	40d8      	lsrs	r0, r3
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	4091      	lsls	r1, r2
 8001ba8:	1e62      	subs	r2, r4, #1
 8001baa:	4194      	sbcs	r4, r2
 8001bac:	4681      	mov	r9, r0
 8001bae:	4698      	mov	r8, r3
 8001bb0:	4331      	orrs	r1, r6
 8001bb2:	430c      	orrs	r4, r1
 8001bb4:	0763      	lsls	r3, r4, #29
 8001bb6:	d009      	beq.n	8001bcc <__aeabi_dsub+0x11c>
 8001bb8:	230f      	movs	r3, #15
 8001bba:	4023      	ands	r3, r4
 8001bbc:	2b04      	cmp	r3, #4
 8001bbe:	d005      	beq.n	8001bcc <__aeabi_dsub+0x11c>
 8001bc0:	1d23      	adds	r3, r4, #4
 8001bc2:	42a3      	cmp	r3, r4
 8001bc4:	41a4      	sbcs	r4, r4
 8001bc6:	4264      	negs	r4, r4
 8001bc8:	44a1      	add	r9, r4
 8001bca:	001c      	movs	r4, r3
 8001bcc:	464b      	mov	r3, r9
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	d400      	bmi.n	8001bd4 <__aeabi_dsub+0x124>
 8001bd2:	e0de      	b.n	8001d92 <__aeabi_dsub+0x2e2>
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	4b8c      	ldr	r3, [pc, #560]	; (8001e08 <__aeabi_dsub+0x358>)
 8001bd8:	3101      	adds	r1, #1
 8001bda:	4299      	cmp	r1, r3
 8001bdc:	d100      	bne.n	8001be0 <__aeabi_dsub+0x130>
 8001bde:	e0e7      	b.n	8001db0 <__aeabi_dsub+0x300>
 8001be0:	464b      	mov	r3, r9
 8001be2:	488a      	ldr	r0, [pc, #552]	; (8001e0c <__aeabi_dsub+0x35c>)
 8001be4:	08e4      	lsrs	r4, r4, #3
 8001be6:	4003      	ands	r3, r0
 8001be8:	0018      	movs	r0, r3
 8001bea:	0549      	lsls	r1, r1, #21
 8001bec:	075b      	lsls	r3, r3, #29
 8001bee:	0240      	lsls	r0, r0, #9
 8001bf0:	4323      	orrs	r3, r4
 8001bf2:	0d4a      	lsrs	r2, r1, #21
 8001bf4:	0b04      	lsrs	r4, r0, #12
 8001bf6:	0512      	lsls	r2, r2, #20
 8001bf8:	07ed      	lsls	r5, r5, #31
 8001bfa:	4322      	orrs	r2, r4
 8001bfc:	432a      	orrs	r2, r5
 8001bfe:	0018      	movs	r0, r3
 8001c00:	0011      	movs	r1, r2
 8001c02:	bcf0      	pop	{r4, r5, r6, r7}
 8001c04:	46bb      	mov	fp, r7
 8001c06:	46b2      	mov	sl, r6
 8001c08:	46a9      	mov	r9, r5
 8001c0a:	46a0      	mov	r8, r4
 8001c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c0e:	4642      	mov	r2, r8
 8001c10:	1a12      	subs	r2, r2, r0
 8001c12:	2a00      	cmp	r2, #0
 8001c14:	dd52      	ble.n	8001cbc <__aeabi_dsub+0x20c>
 8001c16:	2800      	cmp	r0, #0
 8001c18:	d100      	bne.n	8001c1c <__aeabi_dsub+0x16c>
 8001c1a:	e09c      	b.n	8001d56 <__aeabi_dsub+0x2a6>
 8001c1c:	45a0      	cmp	r8, r4
 8001c1e:	d100      	bne.n	8001c22 <__aeabi_dsub+0x172>
 8001c20:	e0ca      	b.n	8001db8 <__aeabi_dsub+0x308>
 8001c22:	2080      	movs	r0, #128	; 0x80
 8001c24:	0400      	lsls	r0, r0, #16
 8001c26:	4301      	orrs	r1, r0
 8001c28:	2a38      	cmp	r2, #56	; 0x38
 8001c2a:	dd00      	ble.n	8001c2e <__aeabi_dsub+0x17e>
 8001c2c:	e149      	b.n	8001ec2 <__aeabi_dsub+0x412>
 8001c2e:	2a1f      	cmp	r2, #31
 8001c30:	dc00      	bgt.n	8001c34 <__aeabi_dsub+0x184>
 8001c32:	e197      	b.n	8001f64 <__aeabi_dsub+0x4b4>
 8001c34:	0010      	movs	r0, r2
 8001c36:	000e      	movs	r6, r1
 8001c38:	3820      	subs	r0, #32
 8001c3a:	40c6      	lsrs	r6, r0
 8001c3c:	2a20      	cmp	r2, #32
 8001c3e:	d004      	beq.n	8001c4a <__aeabi_dsub+0x19a>
 8001c40:	2040      	movs	r0, #64	; 0x40
 8001c42:	1a82      	subs	r2, r0, r2
 8001c44:	4091      	lsls	r1, r2
 8001c46:	430f      	orrs	r7, r1
 8001c48:	46b9      	mov	r9, r7
 8001c4a:	464c      	mov	r4, r9
 8001c4c:	1e62      	subs	r2, r4, #1
 8001c4e:	4194      	sbcs	r4, r2
 8001c50:	4334      	orrs	r4, r6
 8001c52:	e13a      	b.n	8001eca <__aeabi_dsub+0x41a>
 8001c54:	000a      	movs	r2, r1
 8001c56:	433a      	orrs	r2, r7
 8001c58:	d028      	beq.n	8001cac <__aeabi_dsub+0x1fc>
 8001c5a:	46b3      	mov	fp, r6
 8001c5c:	42b5      	cmp	r5, r6
 8001c5e:	d02b      	beq.n	8001cb8 <__aeabi_dsub+0x208>
 8001c60:	4a6b      	ldr	r2, [pc, #428]	; (8001e10 <__aeabi_dsub+0x360>)
 8001c62:	4442      	add	r2, r8
 8001c64:	2a00      	cmp	r2, #0
 8001c66:	d05d      	beq.n	8001d24 <__aeabi_dsub+0x274>
 8001c68:	4642      	mov	r2, r8
 8001c6a:	4644      	mov	r4, r8
 8001c6c:	1a82      	subs	r2, r0, r2
 8001c6e:	2c00      	cmp	r4, #0
 8001c70:	d000      	beq.n	8001c74 <__aeabi_dsub+0x1c4>
 8001c72:	e0f5      	b.n	8001e60 <__aeabi_dsub+0x3b0>
 8001c74:	4665      	mov	r5, ip
 8001c76:	431d      	orrs	r5, r3
 8001c78:	d100      	bne.n	8001c7c <__aeabi_dsub+0x1cc>
 8001c7a:	e19c      	b.n	8001fb6 <__aeabi_dsub+0x506>
 8001c7c:	1e55      	subs	r5, r2, #1
 8001c7e:	2a01      	cmp	r2, #1
 8001c80:	d100      	bne.n	8001c84 <__aeabi_dsub+0x1d4>
 8001c82:	e1fb      	b.n	800207c <__aeabi_dsub+0x5cc>
 8001c84:	4c60      	ldr	r4, [pc, #384]	; (8001e08 <__aeabi_dsub+0x358>)
 8001c86:	42a2      	cmp	r2, r4
 8001c88:	d100      	bne.n	8001c8c <__aeabi_dsub+0x1dc>
 8001c8a:	e1bd      	b.n	8002008 <__aeabi_dsub+0x558>
 8001c8c:	002a      	movs	r2, r5
 8001c8e:	e0f0      	b.n	8001e72 <__aeabi_dsub+0x3c2>
 8001c90:	0008      	movs	r0, r1
 8001c92:	4338      	orrs	r0, r7
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x1e8>
 8001c96:	e0c3      	b.n	8001e20 <__aeabi_dsub+0x370>
 8001c98:	1e50      	subs	r0, r2, #1
 8001c9a:	2a01      	cmp	r2, #1
 8001c9c:	d100      	bne.n	8001ca0 <__aeabi_dsub+0x1f0>
 8001c9e:	e1a8      	b.n	8001ff2 <__aeabi_dsub+0x542>
 8001ca0:	4c59      	ldr	r4, [pc, #356]	; (8001e08 <__aeabi_dsub+0x358>)
 8001ca2:	42a2      	cmp	r2, r4
 8001ca4:	d100      	bne.n	8001ca8 <__aeabi_dsub+0x1f8>
 8001ca6:	e087      	b.n	8001db8 <__aeabi_dsub+0x308>
 8001ca8:	0002      	movs	r2, r0
 8001caa:	e736      	b.n	8001b1a <__aeabi_dsub+0x6a>
 8001cac:	2201      	movs	r2, #1
 8001cae:	4056      	eors	r6, r2
 8001cb0:	46b3      	mov	fp, r6
 8001cb2:	42b5      	cmp	r5, r6
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dsub+0x208>
 8001cb6:	e721      	b.n	8001afc <__aeabi_dsub+0x4c>
 8001cb8:	4a55      	ldr	r2, [pc, #340]	; (8001e10 <__aeabi_dsub+0x360>)
 8001cba:	4442      	add	r2, r8
 8001cbc:	2a00      	cmp	r2, #0
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_dsub+0x212>
 8001cc0:	e0b5      	b.n	8001e2e <__aeabi_dsub+0x37e>
 8001cc2:	4642      	mov	r2, r8
 8001cc4:	4644      	mov	r4, r8
 8001cc6:	1a82      	subs	r2, r0, r2
 8001cc8:	2c00      	cmp	r4, #0
 8001cca:	d100      	bne.n	8001cce <__aeabi_dsub+0x21e>
 8001ccc:	e138      	b.n	8001f40 <__aeabi_dsub+0x490>
 8001cce:	4e4e      	ldr	r6, [pc, #312]	; (8001e08 <__aeabi_dsub+0x358>)
 8001cd0:	42b0      	cmp	r0, r6
 8001cd2:	d100      	bne.n	8001cd6 <__aeabi_dsub+0x226>
 8001cd4:	e1de      	b.n	8002094 <__aeabi_dsub+0x5e4>
 8001cd6:	2680      	movs	r6, #128	; 0x80
 8001cd8:	4664      	mov	r4, ip
 8001cda:	0436      	lsls	r6, r6, #16
 8001cdc:	4334      	orrs	r4, r6
 8001cde:	46a4      	mov	ip, r4
 8001ce0:	2a38      	cmp	r2, #56	; 0x38
 8001ce2:	dd00      	ble.n	8001ce6 <__aeabi_dsub+0x236>
 8001ce4:	e196      	b.n	8002014 <__aeabi_dsub+0x564>
 8001ce6:	2a1f      	cmp	r2, #31
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_dsub+0x23c>
 8001cea:	e224      	b.n	8002136 <__aeabi_dsub+0x686>
 8001cec:	2620      	movs	r6, #32
 8001cee:	1ab4      	subs	r4, r6, r2
 8001cf0:	46a2      	mov	sl, r4
 8001cf2:	4664      	mov	r4, ip
 8001cf4:	4656      	mov	r6, sl
 8001cf6:	40b4      	lsls	r4, r6
 8001cf8:	46a1      	mov	r9, r4
 8001cfa:	001c      	movs	r4, r3
 8001cfc:	464e      	mov	r6, r9
 8001cfe:	40d4      	lsrs	r4, r2
 8001d00:	4326      	orrs	r6, r4
 8001d02:	0034      	movs	r4, r6
 8001d04:	4656      	mov	r6, sl
 8001d06:	40b3      	lsls	r3, r6
 8001d08:	1e5e      	subs	r6, r3, #1
 8001d0a:	41b3      	sbcs	r3, r6
 8001d0c:	431c      	orrs	r4, r3
 8001d0e:	4663      	mov	r3, ip
 8001d10:	40d3      	lsrs	r3, r2
 8001d12:	18c9      	adds	r1, r1, r3
 8001d14:	19e4      	adds	r4, r4, r7
 8001d16:	42bc      	cmp	r4, r7
 8001d18:	41bf      	sbcs	r7, r7
 8001d1a:	427f      	negs	r7, r7
 8001d1c:	46b9      	mov	r9, r7
 8001d1e:	4680      	mov	r8, r0
 8001d20:	4489      	add	r9, r1
 8001d22:	e0d8      	b.n	8001ed6 <__aeabi_dsub+0x426>
 8001d24:	4640      	mov	r0, r8
 8001d26:	4c3b      	ldr	r4, [pc, #236]	; (8001e14 <__aeabi_dsub+0x364>)
 8001d28:	3001      	adds	r0, #1
 8001d2a:	4220      	tst	r0, r4
 8001d2c:	d000      	beq.n	8001d30 <__aeabi_dsub+0x280>
 8001d2e:	e0b4      	b.n	8001e9a <__aeabi_dsub+0x3ea>
 8001d30:	4640      	mov	r0, r8
 8001d32:	2800      	cmp	r0, #0
 8001d34:	d000      	beq.n	8001d38 <__aeabi_dsub+0x288>
 8001d36:	e144      	b.n	8001fc2 <__aeabi_dsub+0x512>
 8001d38:	4660      	mov	r0, ip
 8001d3a:	4318      	orrs	r0, r3
 8001d3c:	d100      	bne.n	8001d40 <__aeabi_dsub+0x290>
 8001d3e:	e190      	b.n	8002062 <__aeabi_dsub+0x5b2>
 8001d40:	0008      	movs	r0, r1
 8001d42:	4338      	orrs	r0, r7
 8001d44:	d000      	beq.n	8001d48 <__aeabi_dsub+0x298>
 8001d46:	e1aa      	b.n	800209e <__aeabi_dsub+0x5ee>
 8001d48:	4661      	mov	r1, ip
 8001d4a:	08db      	lsrs	r3, r3, #3
 8001d4c:	0749      	lsls	r1, r1, #29
 8001d4e:	430b      	orrs	r3, r1
 8001d50:	4661      	mov	r1, ip
 8001d52:	08cc      	lsrs	r4, r1, #3
 8001d54:	e027      	b.n	8001da6 <__aeabi_dsub+0x2f6>
 8001d56:	0008      	movs	r0, r1
 8001d58:	4338      	orrs	r0, r7
 8001d5a:	d061      	beq.n	8001e20 <__aeabi_dsub+0x370>
 8001d5c:	1e50      	subs	r0, r2, #1
 8001d5e:	2a01      	cmp	r2, #1
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x2b4>
 8001d62:	e139      	b.n	8001fd8 <__aeabi_dsub+0x528>
 8001d64:	42a2      	cmp	r2, r4
 8001d66:	d027      	beq.n	8001db8 <__aeabi_dsub+0x308>
 8001d68:	0002      	movs	r2, r0
 8001d6a:	e75d      	b.n	8001c28 <__aeabi_dsub+0x178>
 8001d6c:	0002      	movs	r2, r0
 8001d6e:	391f      	subs	r1, #31
 8001d70:	40ca      	lsrs	r2, r1
 8001d72:	0011      	movs	r1, r2
 8001d74:	2b20      	cmp	r3, #32
 8001d76:	d003      	beq.n	8001d80 <__aeabi_dsub+0x2d0>
 8001d78:	2240      	movs	r2, #64	; 0x40
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	4098      	lsls	r0, r3
 8001d7e:	4304      	orrs	r4, r0
 8001d80:	1e63      	subs	r3, r4, #1
 8001d82:	419c      	sbcs	r4, r3
 8001d84:	2300      	movs	r3, #0
 8001d86:	4699      	mov	r9, r3
 8001d88:	4698      	mov	r8, r3
 8001d8a:	430c      	orrs	r4, r1
 8001d8c:	0763      	lsls	r3, r4, #29
 8001d8e:	d000      	beq.n	8001d92 <__aeabi_dsub+0x2e2>
 8001d90:	e712      	b.n	8001bb8 <__aeabi_dsub+0x108>
 8001d92:	464b      	mov	r3, r9
 8001d94:	464a      	mov	r2, r9
 8001d96:	08e4      	lsrs	r4, r4, #3
 8001d98:	075b      	lsls	r3, r3, #29
 8001d9a:	4323      	orrs	r3, r4
 8001d9c:	08d4      	lsrs	r4, r2, #3
 8001d9e:	4642      	mov	r2, r8
 8001da0:	4919      	ldr	r1, [pc, #100]	; (8001e08 <__aeabi_dsub+0x358>)
 8001da2:	428a      	cmp	r2, r1
 8001da4:	d00e      	beq.n	8001dc4 <__aeabi_dsub+0x314>
 8001da6:	0324      	lsls	r4, r4, #12
 8001da8:	0552      	lsls	r2, r2, #21
 8001daa:	0b24      	lsrs	r4, r4, #12
 8001dac:	0d52      	lsrs	r2, r2, #21
 8001dae:	e722      	b.n	8001bf6 <__aeabi_dsub+0x146>
 8001db0:	000a      	movs	r2, r1
 8001db2:	2400      	movs	r4, #0
 8001db4:	2300      	movs	r3, #0
 8001db6:	e71e      	b.n	8001bf6 <__aeabi_dsub+0x146>
 8001db8:	08db      	lsrs	r3, r3, #3
 8001dba:	4662      	mov	r2, ip
 8001dbc:	0752      	lsls	r2, r2, #29
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	4662      	mov	r2, ip
 8001dc2:	08d4      	lsrs	r4, r2, #3
 8001dc4:	001a      	movs	r2, r3
 8001dc6:	4322      	orrs	r2, r4
 8001dc8:	d100      	bne.n	8001dcc <__aeabi_dsub+0x31c>
 8001dca:	e1fc      	b.n	80021c6 <__aeabi_dsub+0x716>
 8001dcc:	2280      	movs	r2, #128	; 0x80
 8001dce:	0312      	lsls	r2, r2, #12
 8001dd0:	4314      	orrs	r4, r2
 8001dd2:	0324      	lsls	r4, r4, #12
 8001dd4:	4a0c      	ldr	r2, [pc, #48]	; (8001e08 <__aeabi_dsub+0x358>)
 8001dd6:	0b24      	lsrs	r4, r4, #12
 8001dd8:	e70d      	b.n	8001bf6 <__aeabi_dsub+0x146>
 8001dda:	0020      	movs	r0, r4
 8001ddc:	f000 fb2c 	bl	8002438 <__clzsi2>
 8001de0:	0001      	movs	r1, r0
 8001de2:	3118      	adds	r1, #24
 8001de4:	291f      	cmp	r1, #31
 8001de6:	dc00      	bgt.n	8001dea <__aeabi_dsub+0x33a>
 8001de8:	e6c4      	b.n	8001b74 <__aeabi_dsub+0xc4>
 8001dea:	3808      	subs	r0, #8
 8001dec:	4084      	lsls	r4, r0
 8001dee:	4643      	mov	r3, r8
 8001df0:	0020      	movs	r0, r4
 8001df2:	2400      	movs	r4, #0
 8001df4:	4588      	cmp	r8, r1
 8001df6:	dc00      	bgt.n	8001dfa <__aeabi_dsub+0x34a>
 8001df8:	e6c8      	b.n	8001b8c <__aeabi_dsub+0xdc>
 8001dfa:	4a04      	ldr	r2, [pc, #16]	; (8001e0c <__aeabi_dsub+0x35c>)
 8001dfc:	1a5b      	subs	r3, r3, r1
 8001dfe:	4010      	ands	r0, r2
 8001e00:	4698      	mov	r8, r3
 8001e02:	4681      	mov	r9, r0
 8001e04:	e6d6      	b.n	8001bb4 <__aeabi_dsub+0x104>
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	000007ff 	.word	0x000007ff
 8001e0c:	ff7fffff 	.word	0xff7fffff
 8001e10:	fffff801 	.word	0xfffff801
 8001e14:	000007fe 	.word	0x000007fe
 8001e18:	430f      	orrs	r7, r1
 8001e1a:	1e7a      	subs	r2, r7, #1
 8001e1c:	4197      	sbcs	r7, r2
 8001e1e:	e691      	b.n	8001b44 <__aeabi_dsub+0x94>
 8001e20:	4661      	mov	r1, ip
 8001e22:	08db      	lsrs	r3, r3, #3
 8001e24:	0749      	lsls	r1, r1, #29
 8001e26:	430b      	orrs	r3, r1
 8001e28:	4661      	mov	r1, ip
 8001e2a:	08cc      	lsrs	r4, r1, #3
 8001e2c:	e7b8      	b.n	8001da0 <__aeabi_dsub+0x2f0>
 8001e2e:	4640      	mov	r0, r8
 8001e30:	4cd3      	ldr	r4, [pc, #844]	; (8002180 <__aeabi_dsub+0x6d0>)
 8001e32:	3001      	adds	r0, #1
 8001e34:	4220      	tst	r0, r4
 8001e36:	d000      	beq.n	8001e3a <__aeabi_dsub+0x38a>
 8001e38:	e0a2      	b.n	8001f80 <__aeabi_dsub+0x4d0>
 8001e3a:	4640      	mov	r0, r8
 8001e3c:	2800      	cmp	r0, #0
 8001e3e:	d000      	beq.n	8001e42 <__aeabi_dsub+0x392>
 8001e40:	e101      	b.n	8002046 <__aeabi_dsub+0x596>
 8001e42:	4660      	mov	r0, ip
 8001e44:	4318      	orrs	r0, r3
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dsub+0x39a>
 8001e48:	e15e      	b.n	8002108 <__aeabi_dsub+0x658>
 8001e4a:	0008      	movs	r0, r1
 8001e4c:	4338      	orrs	r0, r7
 8001e4e:	d000      	beq.n	8001e52 <__aeabi_dsub+0x3a2>
 8001e50:	e15f      	b.n	8002112 <__aeabi_dsub+0x662>
 8001e52:	4661      	mov	r1, ip
 8001e54:	08db      	lsrs	r3, r3, #3
 8001e56:	0749      	lsls	r1, r1, #29
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	4661      	mov	r1, ip
 8001e5c:	08cc      	lsrs	r4, r1, #3
 8001e5e:	e7a2      	b.n	8001da6 <__aeabi_dsub+0x2f6>
 8001e60:	4dc8      	ldr	r5, [pc, #800]	; (8002184 <__aeabi_dsub+0x6d4>)
 8001e62:	42a8      	cmp	r0, r5
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x3b8>
 8001e66:	e0cf      	b.n	8002008 <__aeabi_dsub+0x558>
 8001e68:	2580      	movs	r5, #128	; 0x80
 8001e6a:	4664      	mov	r4, ip
 8001e6c:	042d      	lsls	r5, r5, #16
 8001e6e:	432c      	orrs	r4, r5
 8001e70:	46a4      	mov	ip, r4
 8001e72:	2a38      	cmp	r2, #56	; 0x38
 8001e74:	dc56      	bgt.n	8001f24 <__aeabi_dsub+0x474>
 8001e76:	2a1f      	cmp	r2, #31
 8001e78:	dd00      	ble.n	8001e7c <__aeabi_dsub+0x3cc>
 8001e7a:	e0d1      	b.n	8002020 <__aeabi_dsub+0x570>
 8001e7c:	2520      	movs	r5, #32
 8001e7e:	001e      	movs	r6, r3
 8001e80:	1aad      	subs	r5, r5, r2
 8001e82:	4664      	mov	r4, ip
 8001e84:	40ab      	lsls	r3, r5
 8001e86:	40ac      	lsls	r4, r5
 8001e88:	40d6      	lsrs	r6, r2
 8001e8a:	1e5d      	subs	r5, r3, #1
 8001e8c:	41ab      	sbcs	r3, r5
 8001e8e:	4334      	orrs	r4, r6
 8001e90:	4323      	orrs	r3, r4
 8001e92:	4664      	mov	r4, ip
 8001e94:	40d4      	lsrs	r4, r2
 8001e96:	1b09      	subs	r1, r1, r4
 8001e98:	e049      	b.n	8001f2e <__aeabi_dsub+0x47e>
 8001e9a:	4660      	mov	r0, ip
 8001e9c:	1bdc      	subs	r4, r3, r7
 8001e9e:	1a46      	subs	r6, r0, r1
 8001ea0:	42a3      	cmp	r3, r4
 8001ea2:	4180      	sbcs	r0, r0
 8001ea4:	4240      	negs	r0, r0
 8001ea6:	4681      	mov	r9, r0
 8001ea8:	0030      	movs	r0, r6
 8001eaa:	464e      	mov	r6, r9
 8001eac:	1b80      	subs	r0, r0, r6
 8001eae:	4681      	mov	r9, r0
 8001eb0:	0200      	lsls	r0, r0, #8
 8001eb2:	d476      	bmi.n	8001fa2 <__aeabi_dsub+0x4f2>
 8001eb4:	464b      	mov	r3, r9
 8001eb6:	4323      	orrs	r3, r4
 8001eb8:	d000      	beq.n	8001ebc <__aeabi_dsub+0x40c>
 8001eba:	e652      	b.n	8001b62 <__aeabi_dsub+0xb2>
 8001ebc:	2400      	movs	r4, #0
 8001ebe:	2500      	movs	r5, #0
 8001ec0:	e771      	b.n	8001da6 <__aeabi_dsub+0x2f6>
 8001ec2:	4339      	orrs	r1, r7
 8001ec4:	000c      	movs	r4, r1
 8001ec6:	1e62      	subs	r2, r4, #1
 8001ec8:	4194      	sbcs	r4, r2
 8001eca:	18e4      	adds	r4, r4, r3
 8001ecc:	429c      	cmp	r4, r3
 8001ece:	419b      	sbcs	r3, r3
 8001ed0:	425b      	negs	r3, r3
 8001ed2:	4463      	add	r3, ip
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	464b      	mov	r3, r9
 8001ed8:	021b      	lsls	r3, r3, #8
 8001eda:	d400      	bmi.n	8001ede <__aeabi_dsub+0x42e>
 8001edc:	e756      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	469c      	mov	ip, r3
 8001ee2:	4ba8      	ldr	r3, [pc, #672]	; (8002184 <__aeabi_dsub+0x6d4>)
 8001ee4:	44e0      	add	r8, ip
 8001ee6:	4598      	cmp	r8, r3
 8001ee8:	d038      	beq.n	8001f5c <__aeabi_dsub+0x4ac>
 8001eea:	464b      	mov	r3, r9
 8001eec:	48a6      	ldr	r0, [pc, #664]	; (8002188 <__aeabi_dsub+0x6d8>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	4003      	ands	r3, r0
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	0863      	lsrs	r3, r4, #1
 8001ef6:	4014      	ands	r4, r2
 8001ef8:	431c      	orrs	r4, r3
 8001efa:	07c3      	lsls	r3, r0, #31
 8001efc:	431c      	orrs	r4, r3
 8001efe:	0843      	lsrs	r3, r0, #1
 8001f00:	4699      	mov	r9, r3
 8001f02:	e657      	b.n	8001bb4 <__aeabi_dsub+0x104>
 8001f04:	0010      	movs	r0, r2
 8001f06:	000e      	movs	r6, r1
 8001f08:	3820      	subs	r0, #32
 8001f0a:	40c6      	lsrs	r6, r0
 8001f0c:	2a20      	cmp	r2, #32
 8001f0e:	d004      	beq.n	8001f1a <__aeabi_dsub+0x46a>
 8001f10:	2040      	movs	r0, #64	; 0x40
 8001f12:	1a82      	subs	r2, r0, r2
 8001f14:	4091      	lsls	r1, r2
 8001f16:	430f      	orrs	r7, r1
 8001f18:	46b9      	mov	r9, r7
 8001f1a:	464f      	mov	r7, r9
 8001f1c:	1e7a      	subs	r2, r7, #1
 8001f1e:	4197      	sbcs	r7, r2
 8001f20:	4337      	orrs	r7, r6
 8001f22:	e60f      	b.n	8001b44 <__aeabi_dsub+0x94>
 8001f24:	4662      	mov	r2, ip
 8001f26:	431a      	orrs	r2, r3
 8001f28:	0013      	movs	r3, r2
 8001f2a:	1e5a      	subs	r2, r3, #1
 8001f2c:	4193      	sbcs	r3, r2
 8001f2e:	1afc      	subs	r4, r7, r3
 8001f30:	42a7      	cmp	r7, r4
 8001f32:	41bf      	sbcs	r7, r7
 8001f34:	427f      	negs	r7, r7
 8001f36:	1bcb      	subs	r3, r1, r7
 8001f38:	4699      	mov	r9, r3
 8001f3a:	465d      	mov	r5, fp
 8001f3c:	4680      	mov	r8, r0
 8001f3e:	e608      	b.n	8001b52 <__aeabi_dsub+0xa2>
 8001f40:	4666      	mov	r6, ip
 8001f42:	431e      	orrs	r6, r3
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x498>
 8001f46:	e0be      	b.n	80020c6 <__aeabi_dsub+0x616>
 8001f48:	1e56      	subs	r6, r2, #1
 8001f4a:	2a01      	cmp	r2, #1
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x4a0>
 8001f4e:	e109      	b.n	8002164 <__aeabi_dsub+0x6b4>
 8001f50:	4c8c      	ldr	r4, [pc, #560]	; (8002184 <__aeabi_dsub+0x6d4>)
 8001f52:	42a2      	cmp	r2, r4
 8001f54:	d100      	bne.n	8001f58 <__aeabi_dsub+0x4a8>
 8001f56:	e119      	b.n	800218c <__aeabi_dsub+0x6dc>
 8001f58:	0032      	movs	r2, r6
 8001f5a:	e6c1      	b.n	8001ce0 <__aeabi_dsub+0x230>
 8001f5c:	4642      	mov	r2, r8
 8001f5e:	2400      	movs	r4, #0
 8001f60:	2300      	movs	r3, #0
 8001f62:	e648      	b.n	8001bf6 <__aeabi_dsub+0x146>
 8001f64:	2020      	movs	r0, #32
 8001f66:	000c      	movs	r4, r1
 8001f68:	1a80      	subs	r0, r0, r2
 8001f6a:	003e      	movs	r6, r7
 8001f6c:	4087      	lsls	r7, r0
 8001f6e:	4084      	lsls	r4, r0
 8001f70:	40d6      	lsrs	r6, r2
 8001f72:	1e78      	subs	r0, r7, #1
 8001f74:	4187      	sbcs	r7, r0
 8001f76:	40d1      	lsrs	r1, r2
 8001f78:	4334      	orrs	r4, r6
 8001f7a:	433c      	orrs	r4, r7
 8001f7c:	448c      	add	ip, r1
 8001f7e:	e7a4      	b.n	8001eca <__aeabi_dsub+0x41a>
 8001f80:	4a80      	ldr	r2, [pc, #512]	; (8002184 <__aeabi_dsub+0x6d4>)
 8001f82:	4290      	cmp	r0, r2
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x4d8>
 8001f86:	e0e9      	b.n	800215c <__aeabi_dsub+0x6ac>
 8001f88:	19df      	adds	r7, r3, r7
 8001f8a:	429f      	cmp	r7, r3
 8001f8c:	419b      	sbcs	r3, r3
 8001f8e:	4461      	add	r1, ip
 8001f90:	425b      	negs	r3, r3
 8001f92:	18c9      	adds	r1, r1, r3
 8001f94:	07cc      	lsls	r4, r1, #31
 8001f96:	087f      	lsrs	r7, r7, #1
 8001f98:	084b      	lsrs	r3, r1, #1
 8001f9a:	4699      	mov	r9, r3
 8001f9c:	4680      	mov	r8, r0
 8001f9e:	433c      	orrs	r4, r7
 8001fa0:	e6f4      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 8001fa2:	1afc      	subs	r4, r7, r3
 8001fa4:	42a7      	cmp	r7, r4
 8001fa6:	41bf      	sbcs	r7, r7
 8001fa8:	4663      	mov	r3, ip
 8001faa:	427f      	negs	r7, r7
 8001fac:	1ac9      	subs	r1, r1, r3
 8001fae:	1bcb      	subs	r3, r1, r7
 8001fb0:	4699      	mov	r9, r3
 8001fb2:	465d      	mov	r5, fp
 8001fb4:	e5d5      	b.n	8001b62 <__aeabi_dsub+0xb2>
 8001fb6:	08ff      	lsrs	r7, r7, #3
 8001fb8:	074b      	lsls	r3, r1, #29
 8001fba:	465d      	mov	r5, fp
 8001fbc:	433b      	orrs	r3, r7
 8001fbe:	08cc      	lsrs	r4, r1, #3
 8001fc0:	e6ee      	b.n	8001da0 <__aeabi_dsub+0x2f0>
 8001fc2:	4662      	mov	r2, ip
 8001fc4:	431a      	orrs	r2, r3
 8001fc6:	d000      	beq.n	8001fca <__aeabi_dsub+0x51a>
 8001fc8:	e082      	b.n	80020d0 <__aeabi_dsub+0x620>
 8001fca:	000b      	movs	r3, r1
 8001fcc:	433b      	orrs	r3, r7
 8001fce:	d11b      	bne.n	8002008 <__aeabi_dsub+0x558>
 8001fd0:	2480      	movs	r4, #128	; 0x80
 8001fd2:	2500      	movs	r5, #0
 8001fd4:	0324      	lsls	r4, r4, #12
 8001fd6:	e6f9      	b.n	8001dcc <__aeabi_dsub+0x31c>
 8001fd8:	19dc      	adds	r4, r3, r7
 8001fda:	429c      	cmp	r4, r3
 8001fdc:	419b      	sbcs	r3, r3
 8001fde:	4461      	add	r1, ip
 8001fe0:	4689      	mov	r9, r1
 8001fe2:	425b      	negs	r3, r3
 8001fe4:	4499      	add	r9, r3
 8001fe6:	464b      	mov	r3, r9
 8001fe8:	021b      	lsls	r3, r3, #8
 8001fea:	d444      	bmi.n	8002076 <__aeabi_dsub+0x5c6>
 8001fec:	2301      	movs	r3, #1
 8001fee:	4698      	mov	r8, r3
 8001ff0:	e6cc      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 8001ff2:	1bdc      	subs	r4, r3, r7
 8001ff4:	4662      	mov	r2, ip
 8001ff6:	42a3      	cmp	r3, r4
 8001ff8:	419b      	sbcs	r3, r3
 8001ffa:	1a51      	subs	r1, r2, r1
 8001ffc:	425b      	negs	r3, r3
 8001ffe:	1acb      	subs	r3, r1, r3
 8002000:	4699      	mov	r9, r3
 8002002:	2301      	movs	r3, #1
 8002004:	4698      	mov	r8, r3
 8002006:	e5a4      	b.n	8001b52 <__aeabi_dsub+0xa2>
 8002008:	08ff      	lsrs	r7, r7, #3
 800200a:	074b      	lsls	r3, r1, #29
 800200c:	465d      	mov	r5, fp
 800200e:	433b      	orrs	r3, r7
 8002010:	08cc      	lsrs	r4, r1, #3
 8002012:	e6d7      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8002014:	4662      	mov	r2, ip
 8002016:	431a      	orrs	r2, r3
 8002018:	0014      	movs	r4, r2
 800201a:	1e63      	subs	r3, r4, #1
 800201c:	419c      	sbcs	r4, r3
 800201e:	e679      	b.n	8001d14 <__aeabi_dsub+0x264>
 8002020:	0015      	movs	r5, r2
 8002022:	4664      	mov	r4, ip
 8002024:	3d20      	subs	r5, #32
 8002026:	40ec      	lsrs	r4, r5
 8002028:	46a0      	mov	r8, r4
 800202a:	2a20      	cmp	r2, #32
 800202c:	d005      	beq.n	800203a <__aeabi_dsub+0x58a>
 800202e:	2540      	movs	r5, #64	; 0x40
 8002030:	4664      	mov	r4, ip
 8002032:	1aaa      	subs	r2, r5, r2
 8002034:	4094      	lsls	r4, r2
 8002036:	4323      	orrs	r3, r4
 8002038:	469a      	mov	sl, r3
 800203a:	4654      	mov	r4, sl
 800203c:	1e63      	subs	r3, r4, #1
 800203e:	419c      	sbcs	r4, r3
 8002040:	4643      	mov	r3, r8
 8002042:	4323      	orrs	r3, r4
 8002044:	e773      	b.n	8001f2e <__aeabi_dsub+0x47e>
 8002046:	4662      	mov	r2, ip
 8002048:	431a      	orrs	r2, r3
 800204a:	d023      	beq.n	8002094 <__aeabi_dsub+0x5e4>
 800204c:	000a      	movs	r2, r1
 800204e:	433a      	orrs	r2, r7
 8002050:	d000      	beq.n	8002054 <__aeabi_dsub+0x5a4>
 8002052:	e0a0      	b.n	8002196 <__aeabi_dsub+0x6e6>
 8002054:	4662      	mov	r2, ip
 8002056:	08db      	lsrs	r3, r3, #3
 8002058:	0752      	lsls	r2, r2, #29
 800205a:	4313      	orrs	r3, r2
 800205c:	4662      	mov	r2, ip
 800205e:	08d4      	lsrs	r4, r2, #3
 8002060:	e6b0      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8002062:	000b      	movs	r3, r1
 8002064:	433b      	orrs	r3, r7
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x5ba>
 8002068:	e728      	b.n	8001ebc <__aeabi_dsub+0x40c>
 800206a:	08ff      	lsrs	r7, r7, #3
 800206c:	074b      	lsls	r3, r1, #29
 800206e:	465d      	mov	r5, fp
 8002070:	433b      	orrs	r3, r7
 8002072:	08cc      	lsrs	r4, r1, #3
 8002074:	e697      	b.n	8001da6 <__aeabi_dsub+0x2f6>
 8002076:	2302      	movs	r3, #2
 8002078:	4698      	mov	r8, r3
 800207a:	e736      	b.n	8001eea <__aeabi_dsub+0x43a>
 800207c:	1afc      	subs	r4, r7, r3
 800207e:	42a7      	cmp	r7, r4
 8002080:	41bf      	sbcs	r7, r7
 8002082:	4663      	mov	r3, ip
 8002084:	427f      	negs	r7, r7
 8002086:	1ac9      	subs	r1, r1, r3
 8002088:	1bcb      	subs	r3, r1, r7
 800208a:	4699      	mov	r9, r3
 800208c:	2301      	movs	r3, #1
 800208e:	465d      	mov	r5, fp
 8002090:	4698      	mov	r8, r3
 8002092:	e55e      	b.n	8001b52 <__aeabi_dsub+0xa2>
 8002094:	074b      	lsls	r3, r1, #29
 8002096:	08ff      	lsrs	r7, r7, #3
 8002098:	433b      	orrs	r3, r7
 800209a:	08cc      	lsrs	r4, r1, #3
 800209c:	e692      	b.n	8001dc4 <__aeabi_dsub+0x314>
 800209e:	1bdc      	subs	r4, r3, r7
 80020a0:	4660      	mov	r0, ip
 80020a2:	42a3      	cmp	r3, r4
 80020a4:	41b6      	sbcs	r6, r6
 80020a6:	1a40      	subs	r0, r0, r1
 80020a8:	4276      	negs	r6, r6
 80020aa:	1b80      	subs	r0, r0, r6
 80020ac:	4681      	mov	r9, r0
 80020ae:	0200      	lsls	r0, r0, #8
 80020b0:	d560      	bpl.n	8002174 <__aeabi_dsub+0x6c4>
 80020b2:	1afc      	subs	r4, r7, r3
 80020b4:	42a7      	cmp	r7, r4
 80020b6:	41bf      	sbcs	r7, r7
 80020b8:	4663      	mov	r3, ip
 80020ba:	427f      	negs	r7, r7
 80020bc:	1ac9      	subs	r1, r1, r3
 80020be:	1bcb      	subs	r3, r1, r7
 80020c0:	4699      	mov	r9, r3
 80020c2:	465d      	mov	r5, fp
 80020c4:	e576      	b.n	8001bb4 <__aeabi_dsub+0x104>
 80020c6:	08ff      	lsrs	r7, r7, #3
 80020c8:	074b      	lsls	r3, r1, #29
 80020ca:	433b      	orrs	r3, r7
 80020cc:	08cc      	lsrs	r4, r1, #3
 80020ce:	e667      	b.n	8001da0 <__aeabi_dsub+0x2f0>
 80020d0:	000a      	movs	r2, r1
 80020d2:	08db      	lsrs	r3, r3, #3
 80020d4:	433a      	orrs	r2, r7
 80020d6:	d100      	bne.n	80020da <__aeabi_dsub+0x62a>
 80020d8:	e66f      	b.n	8001dba <__aeabi_dsub+0x30a>
 80020da:	4662      	mov	r2, ip
 80020dc:	0752      	lsls	r2, r2, #29
 80020de:	4313      	orrs	r3, r2
 80020e0:	4662      	mov	r2, ip
 80020e2:	08d4      	lsrs	r4, r2, #3
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	0312      	lsls	r2, r2, #12
 80020e8:	4214      	tst	r4, r2
 80020ea:	d007      	beq.n	80020fc <__aeabi_dsub+0x64c>
 80020ec:	08c8      	lsrs	r0, r1, #3
 80020ee:	4210      	tst	r0, r2
 80020f0:	d104      	bne.n	80020fc <__aeabi_dsub+0x64c>
 80020f2:	465d      	mov	r5, fp
 80020f4:	0004      	movs	r4, r0
 80020f6:	08fb      	lsrs	r3, r7, #3
 80020f8:	0749      	lsls	r1, r1, #29
 80020fa:	430b      	orrs	r3, r1
 80020fc:	0f5a      	lsrs	r2, r3, #29
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	08db      	lsrs	r3, r3, #3
 8002102:	0752      	lsls	r2, r2, #29
 8002104:	4313      	orrs	r3, r2
 8002106:	e65d      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8002108:	074b      	lsls	r3, r1, #29
 800210a:	08ff      	lsrs	r7, r7, #3
 800210c:	433b      	orrs	r3, r7
 800210e:	08cc      	lsrs	r4, r1, #3
 8002110:	e649      	b.n	8001da6 <__aeabi_dsub+0x2f6>
 8002112:	19dc      	adds	r4, r3, r7
 8002114:	429c      	cmp	r4, r3
 8002116:	419b      	sbcs	r3, r3
 8002118:	4461      	add	r1, ip
 800211a:	4689      	mov	r9, r1
 800211c:	425b      	negs	r3, r3
 800211e:	4499      	add	r9, r3
 8002120:	464b      	mov	r3, r9
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	d400      	bmi.n	8002128 <__aeabi_dsub+0x678>
 8002126:	e631      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 8002128:	464a      	mov	r2, r9
 800212a:	4b17      	ldr	r3, [pc, #92]	; (8002188 <__aeabi_dsub+0x6d8>)
 800212c:	401a      	ands	r2, r3
 800212e:	2301      	movs	r3, #1
 8002130:	4691      	mov	r9, r2
 8002132:	4698      	mov	r8, r3
 8002134:	e62a      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 8002136:	0016      	movs	r6, r2
 8002138:	4664      	mov	r4, ip
 800213a:	3e20      	subs	r6, #32
 800213c:	40f4      	lsrs	r4, r6
 800213e:	46a0      	mov	r8, r4
 8002140:	2a20      	cmp	r2, #32
 8002142:	d005      	beq.n	8002150 <__aeabi_dsub+0x6a0>
 8002144:	2640      	movs	r6, #64	; 0x40
 8002146:	4664      	mov	r4, ip
 8002148:	1ab2      	subs	r2, r6, r2
 800214a:	4094      	lsls	r4, r2
 800214c:	4323      	orrs	r3, r4
 800214e:	469a      	mov	sl, r3
 8002150:	4654      	mov	r4, sl
 8002152:	1e63      	subs	r3, r4, #1
 8002154:	419c      	sbcs	r4, r3
 8002156:	4643      	mov	r3, r8
 8002158:	431c      	orrs	r4, r3
 800215a:	e5db      	b.n	8001d14 <__aeabi_dsub+0x264>
 800215c:	0002      	movs	r2, r0
 800215e:	2400      	movs	r4, #0
 8002160:	2300      	movs	r3, #0
 8002162:	e548      	b.n	8001bf6 <__aeabi_dsub+0x146>
 8002164:	19dc      	adds	r4, r3, r7
 8002166:	42bc      	cmp	r4, r7
 8002168:	41bf      	sbcs	r7, r7
 800216a:	4461      	add	r1, ip
 800216c:	4689      	mov	r9, r1
 800216e:	427f      	negs	r7, r7
 8002170:	44b9      	add	r9, r7
 8002172:	e738      	b.n	8001fe6 <__aeabi_dsub+0x536>
 8002174:	464b      	mov	r3, r9
 8002176:	4323      	orrs	r3, r4
 8002178:	d100      	bne.n	800217c <__aeabi_dsub+0x6cc>
 800217a:	e69f      	b.n	8001ebc <__aeabi_dsub+0x40c>
 800217c:	e606      	b.n	8001d8c <__aeabi_dsub+0x2dc>
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	000007fe 	.word	0x000007fe
 8002184:	000007ff 	.word	0x000007ff
 8002188:	ff7fffff 	.word	0xff7fffff
 800218c:	08ff      	lsrs	r7, r7, #3
 800218e:	074b      	lsls	r3, r1, #29
 8002190:	433b      	orrs	r3, r7
 8002192:	08cc      	lsrs	r4, r1, #3
 8002194:	e616      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8002196:	4662      	mov	r2, ip
 8002198:	08db      	lsrs	r3, r3, #3
 800219a:	0752      	lsls	r2, r2, #29
 800219c:	4313      	orrs	r3, r2
 800219e:	4662      	mov	r2, ip
 80021a0:	08d4      	lsrs	r4, r2, #3
 80021a2:	2280      	movs	r2, #128	; 0x80
 80021a4:	0312      	lsls	r2, r2, #12
 80021a6:	4214      	tst	r4, r2
 80021a8:	d007      	beq.n	80021ba <__aeabi_dsub+0x70a>
 80021aa:	08c8      	lsrs	r0, r1, #3
 80021ac:	4210      	tst	r0, r2
 80021ae:	d104      	bne.n	80021ba <__aeabi_dsub+0x70a>
 80021b0:	465d      	mov	r5, fp
 80021b2:	0004      	movs	r4, r0
 80021b4:	08fb      	lsrs	r3, r7, #3
 80021b6:	0749      	lsls	r1, r1, #29
 80021b8:	430b      	orrs	r3, r1
 80021ba:	0f5a      	lsrs	r2, r3, #29
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	0752      	lsls	r2, r2, #29
 80021c0:	08db      	lsrs	r3, r3, #3
 80021c2:	4313      	orrs	r3, r2
 80021c4:	e5fe      	b.n	8001dc4 <__aeabi_dsub+0x314>
 80021c6:	2300      	movs	r3, #0
 80021c8:	4a01      	ldr	r2, [pc, #4]	; (80021d0 <__aeabi_dsub+0x720>)
 80021ca:	001c      	movs	r4, r3
 80021cc:	e513      	b.n	8001bf6 <__aeabi_dsub+0x146>
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	000007ff 	.word	0x000007ff

080021d4 <__aeabi_dcmpun>:
 80021d4:	b570      	push	{r4, r5, r6, lr}
 80021d6:	0005      	movs	r5, r0
 80021d8:	480c      	ldr	r0, [pc, #48]	; (800220c <__aeabi_dcmpun+0x38>)
 80021da:	031c      	lsls	r4, r3, #12
 80021dc:	0016      	movs	r6, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	030a      	lsls	r2, r1, #12
 80021e2:	0049      	lsls	r1, r1, #1
 80021e4:	0b12      	lsrs	r2, r2, #12
 80021e6:	0d49      	lsrs	r1, r1, #21
 80021e8:	0b24      	lsrs	r4, r4, #12
 80021ea:	0d5b      	lsrs	r3, r3, #21
 80021ec:	4281      	cmp	r1, r0
 80021ee:	d008      	beq.n	8002202 <__aeabi_dcmpun+0x2e>
 80021f0:	4a06      	ldr	r2, [pc, #24]	; (800220c <__aeabi_dcmpun+0x38>)
 80021f2:	2000      	movs	r0, #0
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d103      	bne.n	8002200 <__aeabi_dcmpun+0x2c>
 80021f8:	0020      	movs	r0, r4
 80021fa:	4330      	orrs	r0, r6
 80021fc:	1e43      	subs	r3, r0, #1
 80021fe:	4198      	sbcs	r0, r3
 8002200:	bd70      	pop	{r4, r5, r6, pc}
 8002202:	2001      	movs	r0, #1
 8002204:	432a      	orrs	r2, r5
 8002206:	d1fb      	bne.n	8002200 <__aeabi_dcmpun+0x2c>
 8002208:	e7f2      	b.n	80021f0 <__aeabi_dcmpun+0x1c>
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	000007ff 	.word	0x000007ff

08002210 <__aeabi_d2iz>:
 8002210:	000a      	movs	r2, r1
 8002212:	b530      	push	{r4, r5, lr}
 8002214:	4c13      	ldr	r4, [pc, #76]	; (8002264 <__aeabi_d2iz+0x54>)
 8002216:	0053      	lsls	r3, r2, #1
 8002218:	0309      	lsls	r1, r1, #12
 800221a:	0005      	movs	r5, r0
 800221c:	0b09      	lsrs	r1, r1, #12
 800221e:	2000      	movs	r0, #0
 8002220:	0d5b      	lsrs	r3, r3, #21
 8002222:	0fd2      	lsrs	r2, r2, #31
 8002224:	42a3      	cmp	r3, r4
 8002226:	dd04      	ble.n	8002232 <__aeabi_d2iz+0x22>
 8002228:	480f      	ldr	r0, [pc, #60]	; (8002268 <__aeabi_d2iz+0x58>)
 800222a:	4283      	cmp	r3, r0
 800222c:	dd02      	ble.n	8002234 <__aeabi_d2iz+0x24>
 800222e:	4b0f      	ldr	r3, [pc, #60]	; (800226c <__aeabi_d2iz+0x5c>)
 8002230:	18d0      	adds	r0, r2, r3
 8002232:	bd30      	pop	{r4, r5, pc}
 8002234:	2080      	movs	r0, #128	; 0x80
 8002236:	0340      	lsls	r0, r0, #13
 8002238:	4301      	orrs	r1, r0
 800223a:	480d      	ldr	r0, [pc, #52]	; (8002270 <__aeabi_d2iz+0x60>)
 800223c:	1ac0      	subs	r0, r0, r3
 800223e:	281f      	cmp	r0, #31
 8002240:	dd08      	ble.n	8002254 <__aeabi_d2iz+0x44>
 8002242:	480c      	ldr	r0, [pc, #48]	; (8002274 <__aeabi_d2iz+0x64>)
 8002244:	1ac3      	subs	r3, r0, r3
 8002246:	40d9      	lsrs	r1, r3
 8002248:	000b      	movs	r3, r1
 800224a:	4258      	negs	r0, r3
 800224c:	2a00      	cmp	r2, #0
 800224e:	d1f0      	bne.n	8002232 <__aeabi_d2iz+0x22>
 8002250:	0018      	movs	r0, r3
 8002252:	e7ee      	b.n	8002232 <__aeabi_d2iz+0x22>
 8002254:	4c08      	ldr	r4, [pc, #32]	; (8002278 <__aeabi_d2iz+0x68>)
 8002256:	40c5      	lsrs	r5, r0
 8002258:	46a4      	mov	ip, r4
 800225a:	4463      	add	r3, ip
 800225c:	4099      	lsls	r1, r3
 800225e:	000b      	movs	r3, r1
 8002260:	432b      	orrs	r3, r5
 8002262:	e7f2      	b.n	800224a <__aeabi_d2iz+0x3a>
 8002264:	000003fe 	.word	0x000003fe
 8002268:	0000041d 	.word	0x0000041d
 800226c:	7fffffff 	.word	0x7fffffff
 8002270:	00000433 	.word	0x00000433
 8002274:	00000413 	.word	0x00000413
 8002278:	fffffbed 	.word	0xfffffbed

0800227c <__aeabi_i2d>:
 800227c:	b570      	push	{r4, r5, r6, lr}
 800227e:	2800      	cmp	r0, #0
 8002280:	d016      	beq.n	80022b0 <__aeabi_i2d+0x34>
 8002282:	17c3      	asrs	r3, r0, #31
 8002284:	18c5      	adds	r5, r0, r3
 8002286:	405d      	eors	r5, r3
 8002288:	0fc4      	lsrs	r4, r0, #31
 800228a:	0028      	movs	r0, r5
 800228c:	f000 f8d4 	bl	8002438 <__clzsi2>
 8002290:	4a11      	ldr	r2, [pc, #68]	; (80022d8 <__aeabi_i2d+0x5c>)
 8002292:	1a12      	subs	r2, r2, r0
 8002294:	280a      	cmp	r0, #10
 8002296:	dc16      	bgt.n	80022c6 <__aeabi_i2d+0x4a>
 8002298:	0003      	movs	r3, r0
 800229a:	002e      	movs	r6, r5
 800229c:	3315      	adds	r3, #21
 800229e:	409e      	lsls	r6, r3
 80022a0:	230b      	movs	r3, #11
 80022a2:	1a18      	subs	r0, r3, r0
 80022a4:	40c5      	lsrs	r5, r0
 80022a6:	0552      	lsls	r2, r2, #21
 80022a8:	032d      	lsls	r5, r5, #12
 80022aa:	0b2d      	lsrs	r5, r5, #12
 80022ac:	0d53      	lsrs	r3, r2, #21
 80022ae:	e003      	b.n	80022b8 <__aeabi_i2d+0x3c>
 80022b0:	2400      	movs	r4, #0
 80022b2:	2300      	movs	r3, #0
 80022b4:	2500      	movs	r5, #0
 80022b6:	2600      	movs	r6, #0
 80022b8:	051b      	lsls	r3, r3, #20
 80022ba:	432b      	orrs	r3, r5
 80022bc:	07e4      	lsls	r4, r4, #31
 80022be:	4323      	orrs	r3, r4
 80022c0:	0030      	movs	r0, r6
 80022c2:	0019      	movs	r1, r3
 80022c4:	bd70      	pop	{r4, r5, r6, pc}
 80022c6:	380b      	subs	r0, #11
 80022c8:	4085      	lsls	r5, r0
 80022ca:	0552      	lsls	r2, r2, #21
 80022cc:	032d      	lsls	r5, r5, #12
 80022ce:	2600      	movs	r6, #0
 80022d0:	0b2d      	lsrs	r5, r5, #12
 80022d2:	0d53      	lsrs	r3, r2, #21
 80022d4:	e7f0      	b.n	80022b8 <__aeabi_i2d+0x3c>
 80022d6:	46c0      	nop			; (mov r8, r8)
 80022d8:	0000041e 	.word	0x0000041e

080022dc <__aeabi_ui2d>:
 80022dc:	b510      	push	{r4, lr}
 80022de:	1e04      	subs	r4, r0, #0
 80022e0:	d010      	beq.n	8002304 <__aeabi_ui2d+0x28>
 80022e2:	f000 f8a9 	bl	8002438 <__clzsi2>
 80022e6:	4b0f      	ldr	r3, [pc, #60]	; (8002324 <__aeabi_ui2d+0x48>)
 80022e8:	1a1b      	subs	r3, r3, r0
 80022ea:	280a      	cmp	r0, #10
 80022ec:	dc11      	bgt.n	8002312 <__aeabi_ui2d+0x36>
 80022ee:	220b      	movs	r2, #11
 80022f0:	0021      	movs	r1, r4
 80022f2:	1a12      	subs	r2, r2, r0
 80022f4:	40d1      	lsrs	r1, r2
 80022f6:	3015      	adds	r0, #21
 80022f8:	030a      	lsls	r2, r1, #12
 80022fa:	055b      	lsls	r3, r3, #21
 80022fc:	4084      	lsls	r4, r0
 80022fe:	0b12      	lsrs	r2, r2, #12
 8002300:	0d5b      	lsrs	r3, r3, #21
 8002302:	e001      	b.n	8002308 <__aeabi_ui2d+0x2c>
 8002304:	2300      	movs	r3, #0
 8002306:	2200      	movs	r2, #0
 8002308:	051b      	lsls	r3, r3, #20
 800230a:	4313      	orrs	r3, r2
 800230c:	0020      	movs	r0, r4
 800230e:	0019      	movs	r1, r3
 8002310:	bd10      	pop	{r4, pc}
 8002312:	0022      	movs	r2, r4
 8002314:	380b      	subs	r0, #11
 8002316:	4082      	lsls	r2, r0
 8002318:	055b      	lsls	r3, r3, #21
 800231a:	0312      	lsls	r2, r2, #12
 800231c:	2400      	movs	r4, #0
 800231e:	0b12      	lsrs	r2, r2, #12
 8002320:	0d5b      	lsrs	r3, r3, #21
 8002322:	e7f1      	b.n	8002308 <__aeabi_ui2d+0x2c>
 8002324:	0000041e 	.word	0x0000041e

08002328 <__aeabi_d2f>:
 8002328:	0002      	movs	r2, r0
 800232a:	004b      	lsls	r3, r1, #1
 800232c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800232e:	0d5b      	lsrs	r3, r3, #21
 8002330:	030c      	lsls	r4, r1, #12
 8002332:	4e3d      	ldr	r6, [pc, #244]	; (8002428 <__aeabi_d2f+0x100>)
 8002334:	0a64      	lsrs	r4, r4, #9
 8002336:	0f40      	lsrs	r0, r0, #29
 8002338:	1c5f      	adds	r7, r3, #1
 800233a:	0fc9      	lsrs	r1, r1, #31
 800233c:	4304      	orrs	r4, r0
 800233e:	00d5      	lsls	r5, r2, #3
 8002340:	4237      	tst	r7, r6
 8002342:	d00a      	beq.n	800235a <__aeabi_d2f+0x32>
 8002344:	4839      	ldr	r0, [pc, #228]	; (800242c <__aeabi_d2f+0x104>)
 8002346:	181e      	adds	r6, r3, r0
 8002348:	2efe      	cmp	r6, #254	; 0xfe
 800234a:	dd16      	ble.n	800237a <__aeabi_d2f+0x52>
 800234c:	20ff      	movs	r0, #255	; 0xff
 800234e:	2400      	movs	r4, #0
 8002350:	05c0      	lsls	r0, r0, #23
 8002352:	4320      	orrs	r0, r4
 8002354:	07c9      	lsls	r1, r1, #31
 8002356:	4308      	orrs	r0, r1
 8002358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800235a:	2b00      	cmp	r3, #0
 800235c:	d106      	bne.n	800236c <__aeabi_d2f+0x44>
 800235e:	432c      	orrs	r4, r5
 8002360:	d026      	beq.n	80023b0 <__aeabi_d2f+0x88>
 8002362:	2205      	movs	r2, #5
 8002364:	0192      	lsls	r2, r2, #6
 8002366:	0a54      	lsrs	r4, r2, #9
 8002368:	b2d8      	uxtb	r0, r3
 800236a:	e7f1      	b.n	8002350 <__aeabi_d2f+0x28>
 800236c:	4325      	orrs	r5, r4
 800236e:	d0ed      	beq.n	800234c <__aeabi_d2f+0x24>
 8002370:	2080      	movs	r0, #128	; 0x80
 8002372:	03c0      	lsls	r0, r0, #15
 8002374:	4304      	orrs	r4, r0
 8002376:	20ff      	movs	r0, #255	; 0xff
 8002378:	e7ea      	b.n	8002350 <__aeabi_d2f+0x28>
 800237a:	2e00      	cmp	r6, #0
 800237c:	dd1b      	ble.n	80023b6 <__aeabi_d2f+0x8e>
 800237e:	0192      	lsls	r2, r2, #6
 8002380:	1e53      	subs	r3, r2, #1
 8002382:	419a      	sbcs	r2, r3
 8002384:	00e4      	lsls	r4, r4, #3
 8002386:	0f6d      	lsrs	r5, r5, #29
 8002388:	4322      	orrs	r2, r4
 800238a:	432a      	orrs	r2, r5
 800238c:	0753      	lsls	r3, r2, #29
 800238e:	d048      	beq.n	8002422 <__aeabi_d2f+0xfa>
 8002390:	230f      	movs	r3, #15
 8002392:	4013      	ands	r3, r2
 8002394:	2b04      	cmp	r3, #4
 8002396:	d000      	beq.n	800239a <__aeabi_d2f+0x72>
 8002398:	3204      	adds	r2, #4
 800239a:	2380      	movs	r3, #128	; 0x80
 800239c:	04db      	lsls	r3, r3, #19
 800239e:	4013      	ands	r3, r2
 80023a0:	d03f      	beq.n	8002422 <__aeabi_d2f+0xfa>
 80023a2:	1c70      	adds	r0, r6, #1
 80023a4:	2efe      	cmp	r6, #254	; 0xfe
 80023a6:	d0d1      	beq.n	800234c <__aeabi_d2f+0x24>
 80023a8:	0192      	lsls	r2, r2, #6
 80023aa:	0a54      	lsrs	r4, r2, #9
 80023ac:	b2c0      	uxtb	r0, r0
 80023ae:	e7cf      	b.n	8002350 <__aeabi_d2f+0x28>
 80023b0:	2000      	movs	r0, #0
 80023b2:	2400      	movs	r4, #0
 80023b4:	e7cc      	b.n	8002350 <__aeabi_d2f+0x28>
 80023b6:	0032      	movs	r2, r6
 80023b8:	3217      	adds	r2, #23
 80023ba:	db22      	blt.n	8002402 <__aeabi_d2f+0xda>
 80023bc:	2080      	movs	r0, #128	; 0x80
 80023be:	0400      	lsls	r0, r0, #16
 80023c0:	4320      	orrs	r0, r4
 80023c2:	241e      	movs	r4, #30
 80023c4:	1ba4      	subs	r4, r4, r6
 80023c6:	2c1f      	cmp	r4, #31
 80023c8:	dd1d      	ble.n	8002406 <__aeabi_d2f+0xde>
 80023ca:	2202      	movs	r2, #2
 80023cc:	4252      	negs	r2, r2
 80023ce:	1b96      	subs	r6, r2, r6
 80023d0:	0002      	movs	r2, r0
 80023d2:	40f2      	lsrs	r2, r6
 80023d4:	0016      	movs	r6, r2
 80023d6:	2c20      	cmp	r4, #32
 80023d8:	d004      	beq.n	80023e4 <__aeabi_d2f+0xbc>
 80023da:	4a15      	ldr	r2, [pc, #84]	; (8002430 <__aeabi_d2f+0x108>)
 80023dc:	4694      	mov	ip, r2
 80023de:	4463      	add	r3, ip
 80023e0:	4098      	lsls	r0, r3
 80023e2:	4305      	orrs	r5, r0
 80023e4:	002a      	movs	r2, r5
 80023e6:	1e53      	subs	r3, r2, #1
 80023e8:	419a      	sbcs	r2, r3
 80023ea:	4332      	orrs	r2, r6
 80023ec:	2600      	movs	r6, #0
 80023ee:	0753      	lsls	r3, r2, #29
 80023f0:	d1ce      	bne.n	8002390 <__aeabi_d2f+0x68>
 80023f2:	2480      	movs	r4, #128	; 0x80
 80023f4:	0013      	movs	r3, r2
 80023f6:	04e4      	lsls	r4, r4, #19
 80023f8:	2001      	movs	r0, #1
 80023fa:	4023      	ands	r3, r4
 80023fc:	4222      	tst	r2, r4
 80023fe:	d1d3      	bne.n	80023a8 <__aeabi_d2f+0x80>
 8002400:	e7b0      	b.n	8002364 <__aeabi_d2f+0x3c>
 8002402:	2300      	movs	r3, #0
 8002404:	e7ad      	b.n	8002362 <__aeabi_d2f+0x3a>
 8002406:	4a0b      	ldr	r2, [pc, #44]	; (8002434 <__aeabi_d2f+0x10c>)
 8002408:	4694      	mov	ip, r2
 800240a:	002a      	movs	r2, r5
 800240c:	40e2      	lsrs	r2, r4
 800240e:	0014      	movs	r4, r2
 8002410:	002a      	movs	r2, r5
 8002412:	4463      	add	r3, ip
 8002414:	409a      	lsls	r2, r3
 8002416:	4098      	lsls	r0, r3
 8002418:	1e55      	subs	r5, r2, #1
 800241a:	41aa      	sbcs	r2, r5
 800241c:	4302      	orrs	r2, r0
 800241e:	4322      	orrs	r2, r4
 8002420:	e7e4      	b.n	80023ec <__aeabi_d2f+0xc4>
 8002422:	0033      	movs	r3, r6
 8002424:	e79e      	b.n	8002364 <__aeabi_d2f+0x3c>
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	000007fe 	.word	0x000007fe
 800242c:	fffffc80 	.word	0xfffffc80
 8002430:	fffffca2 	.word	0xfffffca2
 8002434:	fffffc82 	.word	0xfffffc82

08002438 <__clzsi2>:
 8002438:	211c      	movs	r1, #28
 800243a:	2301      	movs	r3, #1
 800243c:	041b      	lsls	r3, r3, #16
 800243e:	4298      	cmp	r0, r3
 8002440:	d301      	bcc.n	8002446 <__clzsi2+0xe>
 8002442:	0c00      	lsrs	r0, r0, #16
 8002444:	3910      	subs	r1, #16
 8002446:	0a1b      	lsrs	r3, r3, #8
 8002448:	4298      	cmp	r0, r3
 800244a:	d301      	bcc.n	8002450 <__clzsi2+0x18>
 800244c:	0a00      	lsrs	r0, r0, #8
 800244e:	3908      	subs	r1, #8
 8002450:	091b      	lsrs	r3, r3, #4
 8002452:	4298      	cmp	r0, r3
 8002454:	d301      	bcc.n	800245a <__clzsi2+0x22>
 8002456:	0900      	lsrs	r0, r0, #4
 8002458:	3904      	subs	r1, #4
 800245a:	a202      	add	r2, pc, #8	; (adr r2, 8002464 <__clzsi2+0x2c>)
 800245c:	5c10      	ldrb	r0, [r2, r0]
 800245e:	1840      	adds	r0, r0, r1
 8002460:	4770      	bx	lr
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	02020304 	.word	0x02020304
 8002468:	01010101 	.word	0x01010101
	...

08002474 <__clzdi2>:
 8002474:	b510      	push	{r4, lr}
 8002476:	2900      	cmp	r1, #0
 8002478:	d103      	bne.n	8002482 <__clzdi2+0xe>
 800247a:	f7ff ffdd 	bl	8002438 <__clzsi2>
 800247e:	3020      	adds	r0, #32
 8002480:	e002      	b.n	8002488 <__clzdi2+0x14>
 8002482:	0008      	movs	r0, r1
 8002484:	f7ff ffd8 	bl	8002438 <__clzsi2>
 8002488:	bd10      	pop	{r4, pc}
 800248a:	46c0      	nop			; (mov r8, r8)

0800248c <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	000a      	movs	r2, r1
 8002496:	1cfb      	adds	r3, r7, #3
 8002498:	701a      	strb	r2, [r3, #0]
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 800249a:	201c      	movs	r0, #28
 800249c:	f004 ffa8 	bl	80073f0 <malloc>
 80024a0:	0003      	movs	r3, r0
 80024a2:	60bb      	str	r3, [r7, #8]
    adc_sensor->adc = hadc;
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	601a      	str	r2, [r3, #0]
    adc_sensor->total_ranks = _total_ranks;
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1cfa      	adds	r2, r7, #3
 80024ae:	7812      	ldrb	r2, [r2, #0]
 80024b0:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80024b2:	230f      	movs	r3, #15
 80024b4:	18fb      	adds	r3, r7, r3
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
 80024ba:	e00d      	b.n	80024d8 <new_adc_sensor+0x4c>
        adc_sensor->values[i] = 0;
 80024bc:	210f      	movs	r1, #15
 80024be:	187b      	adds	r3, r7, r1
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	18d3      	adds	r3, r2, r3
 80024c8:	3306      	adds	r3, #6
 80024ca:	2200      	movs	r2, #0
 80024cc:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80024ce:	187b      	adds	r3, r7, r1
 80024d0:	187a      	adds	r2, r7, r1
 80024d2:	7812      	ldrb	r2, [r2, #0]
 80024d4:	3201      	adds	r2, #1
 80024d6:	701a      	strb	r2, [r3, #0]
 80024d8:	230f      	movs	r3, #15
 80024da:	18fa      	adds	r2, r7, r3
 80024dc:	1cfb      	adds	r3, r7, #3
 80024de:	7812      	ldrb	r2, [r2, #0]
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d3ea      	bcc.n	80024bc <new_adc_sensor+0x30>
    }
    return adc_sensor;
 80024e6:	68bb      	ldr	r3, [r7, #8]
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <get_adc_sensor_value>:

// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	000a      	movs	r2, r1
 80024fa:	1cfb      	adds	r3, r7, #3
 80024fc:	701a      	strb	r2, [r3, #0]
    return adc_sensor->values[rank];
 80024fe:	1cfb      	adds	r3, r7, #3
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	18d3      	adds	r3, r2, r3
 8002508:	3306      	adds	r3, #6
 800250a:	881b      	ldrh	r3, [r3, #0]
}
 800250c:	0018      	movs	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	b002      	add	sp, #8
 8002512:	bd80      	pop	{r7, pc}

08002514 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 800251c:	2300      	movs	r3, #0
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	e00b      	b.n	800253a <update_adc_sensor_values+0x26>
		HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->values, adc_sensor->total_ranks);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	1d99      	adds	r1, r3, #6
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	791b      	ldrb	r3, [r3, #4]
 800252e:	001a      	movs	r2, r3
 8002530:	f001 fcc4 	bl	8003ebc <HAL_ADC_Start_DMA>
	for (int i = 0; i < adc_sensor->total_ranks; ++i) {
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	3301      	adds	r3, #1
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	791b      	ldrb	r3, [r3, #4]
 800253e:	001a      	movs	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4293      	cmp	r3, r2
 8002544:	dbed      	blt.n	8002522 <update_adc_sensor_values+0xe>
	}
}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	46c0      	nop			; (mov r8, r8)
 800254a:	46bd      	mov	sp, r7
 800254c:	b004      	add	sp, #16
 800254e:	bd80      	pop	{r7, pc}

08002550 <update_battery_buzzer_logic>:
// EFFECTS: Updates the logic of the battery buzzer.
// It will buzz for 1 second every 3 seconds if no battery.
// It will buzz for 1 second every 5 seconds if extremely low.
// It will buzz for 1 second every 15 seconds if low.
// This function is expected to be called every 2 ms.
void update_battery_buzzer_logic(BatteryBuzzer *battery_buzzer) {
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
	switch (battery_buzzer->battery_data) {
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	7a1b      	ldrb	r3, [r3, #8]
 800255c:	2b02      	cmp	r3, #2
 800255e:	d04a      	beq.n	80025f6 <update_battery_buzzer_logic+0xa6>
 8002560:	dd00      	ble.n	8002564 <update_battery_buzzer_logic+0x14>
 8002562:	e06a      	b.n	800263a <update_battery_buzzer_logic+0xea>
 8002564:	2b00      	cmp	r3, #0
 8002566:	d002      	beq.n	800256e <update_battery_buzzer_logic+0x1e>
 8002568:	2b01      	cmp	r3, #1
 800256a:	d022      	beq.n	80025b2 <update_battery_buzzer_logic+0x62>
 800256c:	e065      	b.n	800263a <update_battery_buzzer_logic+0xea>
	case NO_BATTERY_DATA:
		if (battery_buzzer->ms_since_period_cycle == 0) {
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d105      	bne.n	8002582 <update_battery_buzzer_logic+0x32>
			change_battery_buzzer_noise_val(battery_buzzer, true);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2101      	movs	r1, #1
 800257a:	0018      	movs	r0, r3
 800257c:	f000 f86c 	bl	8002658 <change_battery_buzzer_noise_val>
 8002580:	e00a      	b.n	8002598 <update_battery_buzzer_logic+0x48>
		}
		else if (battery_buzzer->ms_since_period_cycle == BATTERY_BUZZ_TIME_MS) {
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	23fa      	movs	r3, #250	; 0xfa
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	429a      	cmp	r2, r3
 800258c:	d104      	bne.n	8002598 <update_battery_buzzer_logic+0x48>
			change_battery_buzzer_noise_val(battery_buzzer, false);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2100      	movs	r1, #0
 8002592:	0018      	movs	r0, r3
 8002594:	f000 f860 	bl	8002658 <change_battery_buzzer_noise_val>
		}
		battery_buzzer->ms_since_period_cycle =
				battery_buzzer->ms_since_period_cycle == NO_BATTERY_PERIOD_MS ?
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
						0 : battery_buzzer->ms_since_period_cycle + 2;
 800259c:	4a2b      	ldr	r2, [pc, #172]	; (800264c <update_battery_buzzer_logic+0xfc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d003      	beq.n	80025aa <update_battery_buzzer_logic+0x5a>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	1c9a      	adds	r2, r3, #2
 80025a8:	e000      	b.n	80025ac <update_battery_buzzer_logic+0x5c>
 80025aa:	2200      	movs	r2, #0
		battery_buzzer->ms_since_period_cycle =
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	605a      	str	r2, [r3, #4]
		break;
 80025b0:	e047      	b.n	8002642 <update_battery_buzzer_logic+0xf2>
	case CRITICALLY_LOW_BATTERY_DATA:
		if (battery_buzzer->ms_since_period_cycle == 0) {
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d105      	bne.n	80025c6 <update_battery_buzzer_logic+0x76>
			change_battery_buzzer_noise_val(battery_buzzer, true);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2101      	movs	r1, #1
 80025be:	0018      	movs	r0, r3
 80025c0:	f000 f84a 	bl	8002658 <change_battery_buzzer_noise_val>
 80025c4:	e00a      	b.n	80025dc <update_battery_buzzer_logic+0x8c>
		}
		else if (battery_buzzer->ms_since_period_cycle == BATTERY_BUZZ_TIME_MS) {
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	23fa      	movs	r3, #250	; 0xfa
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d104      	bne.n	80025dc <update_battery_buzzer_logic+0x8c>
			change_battery_buzzer_noise_val(battery_buzzer, false);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2100      	movs	r1, #0
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 f83e 	bl	8002658 <change_battery_buzzer_noise_val>
		}
		battery_buzzer->ms_since_period_cycle =
				battery_buzzer->ms_since_period_cycle == CRITICALLY_LOW_BATTERY_BUZZ_PERIOD_MS ?
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
						0 : battery_buzzer->ms_since_period_cycle + 2;
 80025e0:	4a1b      	ldr	r2, [pc, #108]	; (8002650 <update_battery_buzzer_logic+0x100>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d003      	beq.n	80025ee <update_battery_buzzer_logic+0x9e>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	1c9a      	adds	r2, r3, #2
 80025ec:	e000      	b.n	80025f0 <update_battery_buzzer_logic+0xa0>
 80025ee:	2200      	movs	r2, #0
		battery_buzzer->ms_since_period_cycle =
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	605a      	str	r2, [r3, #4]
		break;
 80025f4:	e025      	b.n	8002642 <update_battery_buzzer_logic+0xf2>
	case LOW_BATTERY_DATA:
		if (battery_buzzer->ms_since_period_cycle == 0) {
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d105      	bne.n	800260a <update_battery_buzzer_logic+0xba>
			change_battery_buzzer_noise_val(battery_buzzer, true);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2101      	movs	r1, #1
 8002602:	0018      	movs	r0, r3
 8002604:	f000 f828 	bl	8002658 <change_battery_buzzer_noise_val>
 8002608:	e00a      	b.n	8002620 <update_battery_buzzer_logic+0xd0>
		}
		else if (battery_buzzer->ms_since_period_cycle == BATTERY_BUZZ_TIME_MS) {
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	23fa      	movs	r3, #250	; 0xfa
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	429a      	cmp	r2, r3
 8002614:	d104      	bne.n	8002620 <update_battery_buzzer_logic+0xd0>
			change_battery_buzzer_noise_val(battery_buzzer, false);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2100      	movs	r1, #0
 800261a:	0018      	movs	r0, r3
 800261c:	f000 f81c 	bl	8002658 <change_battery_buzzer_noise_val>
		}
		battery_buzzer->ms_since_period_cycle =
				battery_buzzer->ms_since_period_cycle == LOW_BATTERY_BUZZ_PERIOD_MS ?
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
						0 : battery_buzzer->ms_since_period_cycle + 2;
 8002624:	4a0b      	ldr	r2, [pc, #44]	; (8002654 <update_battery_buzzer_logic+0x104>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d003      	beq.n	8002632 <update_battery_buzzer_logic+0xe2>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	1c9a      	adds	r2, r3, #2
 8002630:	e000      	b.n	8002634 <update_battery_buzzer_logic+0xe4>
 8002632:	2200      	movs	r2, #0
		battery_buzzer->ms_since_period_cycle =
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	605a      	str	r2, [r3, #4]
		break;
 8002638:	e003      	b.n	8002642 <update_battery_buzzer_logic+0xf2>
	default:
		battery_buzzer->ms_since_period_cycle = 0;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	605a      	str	r2, [r3, #4]
		break;
 8002640:	46c0      	nop			; (mov r8, r8)
	}
}
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	46bd      	mov	sp, r7
 8002646:	b002      	add	sp, #8
 8002648:	bd80      	pop	{r7, pc}
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	00000bb8 	.word	0x00000bb8
 8002650:	00001388 	.word	0x00001388
 8002654:	00003a98 	.word	0x00003a98

08002658 <change_battery_buzzer_noise_val>:
}

// REQUIRES: battery_buzzer is an object and val is if it should be on or off.
// MODIFIES: nothing
// EFFECTS: Changes the output noise of the battery buzzer.
void change_battery_buzzer_noise_val(BatteryBuzzer *battery_buzzer, bool val) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	000a      	movs	r2, r1
 8002662:	1cfb      	adds	r3, r7, #3
 8002664:	701a      	strb	r2, [r3, #0]
	set_pin_value(battery_buzzer->buzzer_pin, val);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	1cfb      	adds	r3, r7, #3
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	0019      	movs	r1, r3
 8002670:	0010      	movs	r0, r2
 8002672:	f000 fd00 	bl	8003076 <set_pin_value>
}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	46bd      	mov	sp, r7
 800267a:	b002      	add	sp, #8
 800267c:	bd80      	pop	{r7, pc}

0800267e <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 800267e:	b580      	push	{r7, lr}
 8002680:	b084      	sub	sp, #16
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8002686:	2014      	movs	r0, #20
 8002688:	f004 feb2 	bl	80073f0 <malloc>
 800268c:	0003      	movs	r3, r0
 800268e:	60fb      	str	r3, [r7, #12]
	wireless->uart = huart;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	601a      	str	r2, [r3, #0]
	return wireless;
 8002696:	68fb      	ldr	r3, [r7, #12]
}
 8002698:	0018      	movs	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	b004      	add	sp, #16
 800269e:	bd80      	pop	{r7, pc}

080026a0 <send_wireless_desired_angle>:
// REQUIRES: wireless is a Wireless object
// and desired_angle is the desired angle
// of the arm in degrees
// MODIFIES: Nothing
// EFFECTS: Sends desired angle degrees command over wireless
void send_wireless_desired_angle(Wireless *wireless, int desired_angle) {
 80026a0:	b590      	push	{r4, r7, lr}
 80026a2:	b087      	sub	sp, #28
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
	char string[10];
	sprintf((char *)string, "T%iET%iE", desired_angle, desired_angle);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	4907      	ldr	r1, [pc, #28]	; (80026cc <send_wireless_desired_angle+0x2c>)
 80026b0:	240c      	movs	r4, #12
 80026b2:	1938      	adds	r0, r7, r4
 80026b4:	f005 fe26 	bl	8008304 <siprintf>
	send_wireless_string_10(wireless, string);
 80026b8:	193a      	adds	r2, r7, r4
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	0011      	movs	r1, r2
 80026be:	0018      	movs	r0, r3
 80026c0:	f000 f8b9 	bl	8002836 <send_wireless_string_10>
}
 80026c4:	46c0      	nop			; (mov r8, r8)
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b007      	add	sp, #28
 80026ca:	bd90      	pop	{r4, r7, pc}
 80026cc:	0800be80 	.word	0x0800be80

080026d0 <parse_wireless_message>:

// REQUIRES: wireless and display are objects
// MODIFIES: Nothing
// EFFECTS: Attempts to parse data based on wireless buffer and returns true if success
bool parse_wireless_message(Wireless *wireless, Display* display, char start_char) {
 80026d0:	b590      	push	{r4, r7, lr}
 80026d2:	b08d      	sub	sp, #52	; 0x34
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	1dfb      	adds	r3, r7, #7
 80026dc:	701a      	strb	r2, [r3, #0]
	int start_of_transmit = -1;
 80026de:	2301      	movs	r3, #1
 80026e0:	425b      	negs	r3, r3
 80026e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	int end_of_transmit = -1;
 80026e4:	2301      	movs	r3, #1
 80026e6:	425b      	negs	r3, r3
 80026e8:	62bb      	str	r3, [r7, #40]	; 0x28
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 80026ea:	2300      	movs	r3, #0
 80026ec:	627b      	str	r3, [r7, #36]	; 0x24
 80026ee:	e01c      	b.n	800272a <parse_wireless_message+0x5a>
		if (wireless->uart_buffer[i] == start_char && isdigit(wireless->uart_buffer[i + 1])) {
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	18d3      	adds	r3, r2, r3
 80026f6:	3304      	adds	r3, #4
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	1dfa      	adds	r2, r7, #7
 80026fc:	7812      	ldrb	r2, [r2, #0]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d110      	bne.n	8002724 <parse_wireless_message+0x54>
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002704:	3301      	adds	r3, #1
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	18d3      	adds	r3, r2, r3
 800270a:	791b      	ldrb	r3, [r3, #4]
 800270c:	1c5a      	adds	r2, r3, #1
 800270e:	4b2c      	ldr	r3, [pc, #176]	; (80027c0 <parse_wireless_message+0xf0>)
 8002710:	18d3      	adds	r3, r2, r3
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	001a      	movs	r2, r3
 8002716:	2304      	movs	r3, #4
 8002718:	4013      	ands	r3, r2
 800271a:	d003      	beq.n	8002724 <parse_wireless_message+0x54>
			start_of_transmit = i + 1;
 800271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271e:	3301      	adds	r3, #1
 8002720:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8002722:	e005      	b.n	8002730 <parse_wireless_message+0x60>
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 8002724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002726:	3301      	adds	r3, #1
 8002728:	627b      	str	r3, [r7, #36]	; 0x24
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	2b08      	cmp	r3, #8
 800272e:	d9df      	bls.n	80026f0 <parse_wireless_message+0x20>
		}
	}
	if (start_of_transmit == -1) return false;
 8002730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002732:	3301      	adds	r3, #1
 8002734:	d101      	bne.n	800273a <parse_wireless_message+0x6a>
 8002736:	2300      	movs	r3, #0
 8002738:	e03e      	b.n	80027b8 <parse_wireless_message+0xe8>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 800273a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800273c:	623b      	str	r3, [r7, #32]
 800273e:	e01b      	b.n	8002778 <parse_wireless_message+0xa8>
		if (wireless->uart_buffer[i] == 'E') {
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	6a3b      	ldr	r3, [r7, #32]
 8002744:	18d3      	adds	r3, r2, r3
 8002746:	3304      	adds	r3, #4
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b45      	cmp	r3, #69	; 0x45
 800274c:	d102      	bne.n	8002754 <parse_wireless_message+0x84>
			end_of_transmit = i;
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8002752:	e014      	b.n	800277e <parse_wireless_message+0xae>
		}
		else {
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	18d3      	adds	r3, r2, r3
 800275a:	3304      	adds	r3, #4
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	1c5a      	adds	r2, r3, #1
 8002760:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <parse_wireless_message+0xf0>)
 8002762:	18d3      	adds	r3, r2, r3
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	001a      	movs	r2, r3
 8002768:	2304      	movs	r3, #4
 800276a:	4013      	ands	r3, r2
 800276c:	d101      	bne.n	8002772 <parse_wireless_message+0xa2>
 800276e:	2300      	movs	r3, #0
 8002770:	e022      	b.n	80027b8 <parse_wireless_message+0xe8>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	3301      	adds	r3, #1
 8002776:	623b      	str	r3, [r7, #32]
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	2b09      	cmp	r3, #9
 800277c:	d9e0      	bls.n	8002740 <parse_wireless_message+0x70>
		}
	}
	if (end_of_transmit == -1) return false;
 800277e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002780:	3301      	adds	r3, #1
 8002782:	d101      	bne.n	8002788 <parse_wireless_message+0xb8>
 8002784:	2300      	movs	r3, #0
 8002786:	e017      	b.n	80027b8 <parse_wireless_message+0xe8>

	char contents_string[5];
	int length = end_of_transmit - start_of_transmit;
 8002788:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800278a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	61fb      	str	r3, [r7, #28]
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1d1a      	adds	r2, r3, #4
 8002794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002796:	18d1      	adds	r1, r2, r3
 8002798:	69fa      	ldr	r2, [r7, #28]
 800279a:	2410      	movs	r4, #16
 800279c:	193b      	adds	r3, r7, r4
 800279e:	0018      	movs	r0, r3
 80027a0:	f004 fe30 	bl	8007404 <memcpy>

	int content = atoi(contents_string);
 80027a4:	193b      	adds	r3, r7, r4
 80027a6:	0018      	movs	r0, r3
 80027a8:	f004 fdf2 	bl	8007390 <atoi>
 80027ac:	0003      	movs	r3, r0
 80027ae:	61bb      	str	r3, [r7, #24]

	wireless->message_contents = content;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	611a      	str	r2, [r3, #16]

	return true;
 80027b6:	2301      	movs	r3, #1
}
 80027b8:	0018      	movs	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	b00d      	add	sp, #52	; 0x34
 80027be:	bd90      	pop	{r4, r7, pc}
 80027c0:	0800bf94 	.word	0x0800bf94

080027c4 <receive_wireless>:

// REQUIRES: wireless and display are objects
// MODIFIES: Nothing
// EFFECTS: Receives the wireless speed and changes the display based on it
void receive_wireless(Wireless *wireless, Display* display) {
 80027c4:	b5b0      	push	{r4, r5, r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
	HAL_UART_Receive_DMA(wireless->uart, wireless->uart_buffer, sizeof(wireless->uart_buffer));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6818      	ldr	r0, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3304      	adds	r3, #4
 80027d6:	220a      	movs	r2, #10
 80027d8:	0019      	movs	r1, r3
 80027da:	f003 fdbb 	bl	8006354 <HAL_UART_Receive_DMA>

	bool speed_success =  parse_wireless_message(wireless, display, 'S');
 80027de:	250f      	movs	r5, #15
 80027e0:	197c      	adds	r4, r7, r5
 80027e2:	6839      	ldr	r1, [r7, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2253      	movs	r2, #83	; 0x53
 80027e8:	0018      	movs	r0, r3
 80027ea:	f7ff ff71 	bl	80026d0 <parse_wireless_message>
 80027ee:	0003      	movs	r3, r0
 80027f0:	7023      	strb	r3, [r4, #0]
	if (speed_success) {
 80027f2:	197b      	adds	r3, r7, r5
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <receive_wireless+0x48>
		//
		update_display_number(display, wireless->message_contents);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	b29a      	uxth	r2, r3
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	0011      	movs	r1, r2
 8002804:	0018      	movs	r0, r3
 8002806:	f000 f88d 	bl	8002924 <update_display_number>
		return;
 800280a:	e011      	b.n	8002830 <receive_wireless+0x6c>
	}

	bool battery_data_success = parse_wireless_message(wireless, display, 'B');
 800280c:	250e      	movs	r5, #14
 800280e:	197c      	adds	r4, r7, r5
 8002810:	6839      	ldr	r1, [r7, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2242      	movs	r2, #66	; 0x42
 8002816:	0018      	movs	r0, r3
 8002818:	f7ff ff5a 	bl	80026d0 <parse_wireless_message>
 800281c:	0003      	movs	r3, r0
 800281e:	7023      	strb	r3, [r4, #0]
	if (battery_data_success) {
 8002820:	197b      	adds	r3, r7, r5
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <receive_wireless+0x6c>
		// TODO - Eventually it will have to be speed instead and this will have to be the buzzer.
		int battery_data = wireless->message_contents;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	60bb      	str	r3, [r7, #8]
//		change_battery_buzzer_data(battery_data); // TODO - INCOMPLETE
//		update_display_number(display, battery_data);
		return;
 800282e:	46c0      	nop			; (mov r8, r8)
	}

}
 8002830:	46bd      	mov	sp, r7
 8002832:	b004      	add	sp, #16
 8002834:	bdb0      	pop	{r4, r5, r7, pc}

08002836 <send_wireless_string_10>:

// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	6039      	str	r1, [r7, #0]
	HAL_Delay(50);
 8002840:	2032      	movs	r0, #50	; 0x32
 8002842:	f001 f827 	bl	8003894 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6818      	ldr	r0, [r3, #0]
 800284a:	6839      	ldr	r1, [r7, #0]
 800284c:	23c8      	movs	r3, #200	; 0xc8
 800284e:	220a      	movs	r2, #10
 8002850:	f003 fce4 	bl	800621c <HAL_UART_Transmit>
	HAL_Delay(50);
 8002854:	2032      	movs	r0, #50	; 0x32
 8002856:	f001 f81d 	bl	8003894 <HAL_Delay>
}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	46bd      	mov	sp, r7
 800285e:	b002      	add	sp, #8
 8002860:	bd80      	pop	{r7, pc}
	...

08002864 <new_display>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _shift_register is a ShiftRegister object
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Display object
Display *new_display(ShiftRegister *_shift_register) {
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
	Display *display = (Display*) malloc(sizeof(Display));
 800286c:	202c      	movs	r0, #44	; 0x2c
 800286e:	f004 fdbf 	bl	80073f0 <malloc>
 8002872:	0003      	movs	r3, r0
 8002874:	60fb      	str	r3, [r7, #12]
	display->shift_register = _shift_register;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	601a      	str	r2, [r3, #0]

	// These numbers are like this because our actual schematic and pins were off,
	// so this is a software fix.
	display->left_display_numbers[0] = 0b0000000001000000;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2240      	movs	r2, #64	; 0x40
 8002880:	809a      	strh	r2, [r3, #4]
	display->left_display_numbers[1] = 0b0000011101110000;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	22ee      	movs	r2, #238	; 0xee
 8002886:	00d2      	lsls	r2, r2, #3
 8002888:	80da      	strh	r2, [r3, #6]
	display->left_display_numbers[2] = 0b0000100000100000;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2282      	movs	r2, #130	; 0x82
 800288e:	0112      	lsls	r2, r2, #4
 8002890:	811a      	strh	r2, [r3, #8]
	display->left_display_numbers[3] = 0b0000001000100000;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2288      	movs	r2, #136	; 0x88
 8002896:	0092      	lsls	r2, r2, #2
 8002898:	815a      	strh	r2, [r3, #10]
	display->left_display_numbers[4] = 0b0000011000010000;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	22c2      	movs	r2, #194	; 0xc2
 800289e:	00d2      	lsls	r2, r2, #3
 80028a0:	819a      	strh	r2, [r3, #12]
	display->left_display_numbers[5] = 0b0000001000001000;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2282      	movs	r2, #130	; 0x82
 80028a6:	0092      	lsls	r2, r2, #2
 80028a8:	81da      	strh	r2, [r3, #14]
	display->left_display_numbers[6] = 0b0000000000001000;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2208      	movs	r2, #8
 80028ae:	821a      	strh	r2, [r3, #16]
	display->left_display_numbers[7] = 0b0000011001100000;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	22cc      	movs	r2, #204	; 0xcc
 80028b4:	00d2      	lsls	r2, r2, #3
 80028b6:	825a      	strh	r2, [r3, #18]
	display->left_display_numbers[8] = 0b0000000000000000;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	829a      	strh	r2, [r3, #20]
	display->left_display_numbers[9] = 0b0000001000000000;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2280      	movs	r2, #128	; 0x80
 80028c2:	0092      	lsls	r2, r2, #2
 80028c4:	82da      	strh	r2, [r3, #22]

	display->right_display_numbers[0] = 0b0000000000000100;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2204      	movs	r2, #4
 80028ca:	831a      	strh	r2, [r3, #24]
	display->right_display_numbers[1] = 0b0011000000000111;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a10      	ldr	r2, [pc, #64]	; (8002910 <new_display+0xac>)
 80028d0:	835a      	strh	r2, [r3, #26]
	display->right_display_numbers[2] = 0b0100000000000010;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4a0f      	ldr	r2, [pc, #60]	; (8002914 <new_display+0xb0>)
 80028d6:	839a      	strh	r2, [r3, #28]
	display->right_display_numbers[3] = 0b0001000000000010;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4a0f      	ldr	r2, [pc, #60]	; (8002918 <new_display+0xb4>)
 80028dc:	83da      	strh	r2, [r3, #30]
	display->right_display_numbers[4] = 0b0011000000000001;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	4a0e      	ldr	r2, [pc, #56]	; (800291c <new_display+0xb8>)
 80028e2:	841a      	strh	r2, [r3, #32]
	display->right_display_numbers[5] = 0b0001000010000000;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2284      	movs	r2, #132	; 0x84
 80028e8:	0152      	lsls	r2, r2, #5
 80028ea:	845a      	strh	r2, [r3, #34]	; 0x22
	display->right_display_numbers[6] = 0b0000000010000000;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2280      	movs	r2, #128	; 0x80
 80028f0:	849a      	strh	r2, [r3, #36]	; 0x24
	display->right_display_numbers[7] = 0b0011000000000110;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4a0a      	ldr	r2, [pc, #40]	; (8002920 <new_display+0xbc>)
 80028f6:	84da      	strh	r2, [r3, #38]	; 0x26
	display->right_display_numbers[8] = 0b0000000000000000;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	851a      	strh	r2, [r3, #40]	; 0x28
	display->right_display_numbers[9] = 0b0001000000000000;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2280      	movs	r2, #128	; 0x80
 8002902:	0152      	lsls	r2, r2, #5
 8002904:	855a      	strh	r2, [r3, #42]	; 0x2a

	return display;
 8002906:	68fb      	ldr	r3, [r7, #12]
}
 8002908:	0018      	movs	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	b004      	add	sp, #16
 800290e:	bd80      	pop	{r7, pc}
 8002910:	00003007 	.word	0x00003007
 8002914:	00004002 	.word	0x00004002
 8002918:	00001002 	.word	0x00001002
 800291c:	00003001 	.word	0x00003001
 8002920:	00003006 	.word	0x00003006

08002924 <update_display_number>:

// REQUIRES: Display is a Display object and number is an integer 0 to 99
// MODIFIES: outputs of ports and pins
// EFFECTS: displays number to particular display
void update_display_number(Display *display, uint16_t number) {
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	000a      	movs	r2, r1
 800292e:	1cbb      	adds	r3, r7, #2
 8002930:	801a      	strh	r2, [r3, #0]
	uint16_t numbers_to_insert = display->left_display_numbers[(number / 10) % 10];
 8002932:	1cbb      	adds	r3, r7, #2
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	210a      	movs	r1, #10
 8002938:	0018      	movs	r0, r3
 800293a:	f7fd fbff 	bl	800013c <__udivsi3>
 800293e:	0003      	movs	r3, r0
 8002940:	b29b      	uxth	r3, r3
 8002942:	210a      	movs	r1, #10
 8002944:	0018      	movs	r0, r3
 8002946:	f7fd fc7f 	bl	8000248 <__aeabi_uidivmod>
 800294a:	000b      	movs	r3, r1
 800294c:	b29b      	uxth	r3, r3
 800294e:	001a      	movs	r2, r3
 8002950:	240c      	movs	r4, #12
 8002952:	193b      	adds	r3, r7, r4
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	0052      	lsls	r2, r2, #1
 8002958:	188a      	adds	r2, r1, r2
 800295a:	3204      	adds	r2, #4
 800295c:	8812      	ldrh	r2, [r2, #0]
 800295e:	801a      	strh	r2, [r3, #0]
	numbers_to_insert |= display->right_display_numbers[number % 10];
 8002960:	1cbb      	adds	r3, r7, #2
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	210a      	movs	r1, #10
 8002966:	0018      	movs	r0, r3
 8002968:	f7fd fc6e 	bl	8000248 <__aeabi_uidivmod>
 800296c:	000b      	movs	r3, r1
 800296e:	b29b      	uxth	r3, r3
 8002970:	001a      	movs	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	320c      	adds	r2, #12
 8002976:	0052      	lsls	r2, r2, #1
 8002978:	5ad1      	ldrh	r1, [r2, r3]
 800297a:	193b      	adds	r3, r7, r4
 800297c:	193a      	adds	r2, r7, r4
 800297e:	8812      	ldrh	r2, [r2, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	801a      	strh	r2, [r3, #0]

	for (uint8_t j = 0; j < 16; ++j) {
 8002984:	230f      	movs	r3, #15
 8002986:	18fb      	adds	r3, r7, r3
 8002988:	2200      	movs	r2, #0
 800298a:	701a      	strb	r2, [r3, #0]
 800298c:	e01c      	b.n	80029c8 <update_display_number+0xa4>
		uint8_t shift_val = (numbers_to_insert & (0b1 << (j))) >> (j);
 800298e:	230c      	movs	r3, #12
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	240f      	movs	r4, #15
 8002996:	193a      	adds	r2, r7, r4
 8002998:	7812      	ldrb	r2, [r2, #0]
 800299a:	2101      	movs	r1, #1
 800299c:	4091      	lsls	r1, r2
 800299e:	000a      	movs	r2, r1
 80029a0:	401a      	ands	r2, r3
 80029a2:	193b      	adds	r3, r7, r4
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	411a      	asrs	r2, r3
 80029a8:	210b      	movs	r1, #11
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	701a      	strb	r2, [r3, #0]
		shift_shift_register(display->shift_register, shift_val);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	187b      	adds	r3, r7, r1
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	0019      	movs	r1, r3
 80029b8:	0010      	movs	r0, r2
 80029ba:	f000 fbbc 	bl	8003136 <shift_shift_register>
	for (uint8_t j = 0; j < 16; ++j) {
 80029be:	193b      	adds	r3, r7, r4
 80029c0:	193a      	adds	r2, r7, r4
 80029c2:	7812      	ldrb	r2, [r2, #0]
 80029c4:	3201      	adds	r2, #1
 80029c6:	701a      	strb	r2, [r3, #0]
 80029c8:	230f      	movs	r3, #15
 80029ca:	18fb      	adds	r3, r7, r3
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b0f      	cmp	r3, #15
 80029d0:	d9dd      	bls.n	800298e <update_display_number+0x6a>
	}
}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b005      	add	sp, #20
 80029da:	bd90      	pop	{r4, r7, pc}

080029dc <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 80029e4:	2004      	movs	r0, #4
 80029e6:	f004 fd03 	bl	80073f0 <malloc>
 80029ea:	0003      	movs	r3, r0
 80029ec:	60fb      	str	r3, [r7, #12]
	interrupt_timer->timer = _timer;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	601a      	str	r2, [r3, #0]
	return interrupt_timer;
 80029f4:	68fb      	ldr	r3, [r7, #12]
}
 80029f6:	0018      	movs	r0, r3
 80029f8:	46bd      	mov	sp, r7
 80029fa:	b004      	add	sp, #16
 80029fc:	bd80      	pop	{r7, pc}

080029fe <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f003 f97c 	bl	8005d08 <HAL_TIM_Base_Start_IT>
}
 8002a10:	46c0      	nop			; (mov r8, r8)
 8002a12:	46bd      	mov	sp, r7
 8002a14:	b002      	add	sp, #8
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
	receive_wireless(wireless, display);
 8002a20:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <HAL_UART_RxCpltCallback+0x20>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <HAL_UART_RxCpltCallback+0x24>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	0019      	movs	r1, r3
 8002a2a:	0010      	movs	r0, r2
 8002a2c:	f7ff feca 	bl	80027c4 <receive_wireless>
}
 8002a30:	46c0      	nop			; (mov r8, r8)
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b002      	add	sp, #8
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	2000045c 	.word	0x2000045c
 8002a3c:	2000044c 	.word	0x2000044c

08002a40 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
	if (htim == fast_interrupt_timer->timer) {
		// called every 1 ms
	}
	if (htim == slow_interrupt_timer->timer) {
 8002a48:	4b07      	ldr	r3, [pc, #28]	; (8002a68 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d104      	bne.n	8002a5e <HAL_TIM_PeriodElapsedCallback+0x1e>
		// called every 2 ms
		update_battery_buzzer_logic(battery_buzzer);
 8002a54:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7ff fd79 	bl	8002550 <update_battery_buzzer_logic>
	}
}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b002      	add	sp, #8
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	2000047c 	.word	0x2000047c
 8002a6c:	20000448 	.word	0x20000448

08002a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	shift_ser = new_pin_data(SHIFT_SER_GPIO_Port, SHIFT_SER_Pin);
 8002a76:	23a0      	movs	r3, #160	; 0xa0
 8002a78:	05db      	lsls	r3, r3, #23
 8002a7a:	2110      	movs	r1, #16
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f000 fae2 	bl	8003046 <new_pin_data>
 8002a82:	0002      	movs	r2, r0
 8002a84:	4b5d      	ldr	r3, [pc, #372]	; (8002bfc <main+0x18c>)
 8002a86:	601a      	str	r2, [r3, #0]
	shift_srclk = new_pin_data(SHIFT_SRCLK_GPIO_Port, SHIFT_SRCLK_Pin);
 8002a88:	23a0      	movs	r3, #160	; 0xa0
 8002a8a:	05db      	lsls	r3, r3, #23
 8002a8c:	2120      	movs	r1, #32
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f000 fad9 	bl	8003046 <new_pin_data>
 8002a94:	0002      	movs	r2, r0
 8002a96:	4b5a      	ldr	r3, [pc, #360]	; (8002c00 <main+0x190>)
 8002a98:	601a      	str	r2, [r3, #0]
	shift_not_srclk = new_pin_data(SHIFT_NOT_SRCLK_GPIO_Port, SHIFT_NOT_SRCLK_Pin);
 8002a9a:	23a0      	movs	r3, #160	; 0xa0
 8002a9c:	05db      	lsls	r3, r3, #23
 8002a9e:	2140      	movs	r1, #64	; 0x40
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f000 fad0 	bl	8003046 <new_pin_data>
 8002aa6:	0002      	movs	r2, r0
 8002aa8:	4b56      	ldr	r3, [pc, #344]	; (8002c04 <main+0x194>)
 8002aaa:	601a      	str	r2, [r3, #0]
	shift_rclk = new_pin_data(SHIFT_RCLK_GPIO_Port, SHIFT_RCLK_Pin);
 8002aac:	23a0      	movs	r3, #160	; 0xa0
 8002aae:	05db      	lsls	r3, r3, #23
 8002ab0:	2180      	movs	r1, #128	; 0x80
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f000 fac7 	bl	8003046 <new_pin_data>
 8002ab8:	0002      	movs	r2, r0
 8002aba:	4b53      	ldr	r3, [pc, #332]	; (8002c08 <main+0x198>)
 8002abc:	601a      	str	r2, [r3, #0]
	shift_not_oe = new_pin_data(SHIFT_NOT_OE_GPIO_Port, SHIFT_NOT_OE_Pin);
 8002abe:	4b53      	ldr	r3, [pc, #332]	; (8002c0c <main+0x19c>)
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f000 fabf 	bl	8003046 <new_pin_data>
 8002ac8:	0002      	movs	r2, r0
 8002aca:	4b51      	ldr	r3, [pc, #324]	; (8002c10 <main+0x1a0>)
 8002acc:	601a      	str	r2, [r3, #0]
	buzzer = new_pin_data(BATTERY_OUTPUT_GPIO_Port, BATTERY_OUTPUT_Pin);
 8002ace:	23a0      	movs	r3, #160	; 0xa0
 8002ad0:	05db      	lsls	r3, r3, #23
 8002ad2:	2108      	movs	r1, #8
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f000 fab6 	bl	8003046 <new_pin_data>
 8002ada:	0002      	movs	r2, r0
 8002adc:	4b4d      	ldr	r3, [pc, #308]	; (8002c14 <main+0x1a4>)
 8002ade:	601a      	str	r2, [r3, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002ae0:	4b4d      	ldr	r3, [pc, #308]	; (8002c18 <main+0x1a8>)
 8002ae2:	2104      	movs	r1, #4
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f000 faae 	bl	8003046 <new_pin_data>
 8002aea:	0002      	movs	r2, r0
 8002aec:	4b4b      	ldr	r3, [pc, #300]	; (8002c1c <main+0x1ac>)
 8002aee:	601a      	str	r2, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8002af0:	4b4b      	ldr	r3, [pc, #300]	; (8002c20 <main+0x1b0>)
 8002af2:	0018      	movs	r0, r3
 8002af4:	f7ff ff72 	bl	80029dc <new_interrupt_timer>
 8002af8:	0002      	movs	r2, r0
 8002afa:	4b4a      	ldr	r3, [pc, #296]	; (8002c24 <main+0x1b4>)
 8002afc:	601a      	str	r2, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 8002afe:	4b4a      	ldr	r3, [pc, #296]	; (8002c28 <main+0x1b8>)
 8002b00:	0018      	movs	r0, r3
 8002b02:	f7ff ff6b 	bl	80029dc <new_interrupt_timer>
 8002b06:	0002      	movs	r2, r0
 8002b08:	4b48      	ldr	r3, [pc, #288]	; (8002c2c <main+0x1bc>)
 8002b0a:	601a      	str	r2, [r3, #0]
	adc_sensor = new_adc_sensor(&hadc1, 1);
 8002b0c:	4b48      	ldr	r3, [pc, #288]	; (8002c30 <main+0x1c0>)
 8002b0e:	2101      	movs	r1, #1
 8002b10:	0018      	movs	r0, r3
 8002b12:	f7ff fcbb 	bl	800248c <new_adc_sensor>
 8002b16:	0002      	movs	r2, r0
 8002b18:	4b46      	ldr	r3, [pc, #280]	; (8002c34 <main+0x1c4>)
 8002b1a:	601a      	str	r2, [r3, #0]
	potentiometer = new_potentiometer(adc_sensor, 0);
 8002b1c:	4b45      	ldr	r3, [pc, #276]	; (8002c34 <main+0x1c4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2100      	movs	r1, #0
 8002b22:	0018      	movs	r0, r3
 8002b24:	f000 fabe 	bl	80030a4 <new_potentiometer>
 8002b28:	0002      	movs	r2, r0
 8002b2a:	4b43      	ldr	r3, [pc, #268]	; (8002c38 <main+0x1c8>)
 8002b2c:	601a      	str	r2, [r3, #0]
	shift_register = new_shift_register(
 8002b2e:	4b33      	ldr	r3, [pc, #204]	; (8002bfc <main+0x18c>)
 8002b30:	6818      	ldr	r0, [r3, #0]
 8002b32:	4b33      	ldr	r3, [pc, #204]	; (8002c00 <main+0x190>)
 8002b34:	6819      	ldr	r1, [r3, #0]
 8002b36:	4b33      	ldr	r3, [pc, #204]	; (8002c04 <main+0x194>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	4b33      	ldr	r3, [pc, #204]	; (8002c08 <main+0x198>)
 8002b3c:	681c      	ldr	r4, [r3, #0]
 8002b3e:	4b34      	ldr	r3, [pc, #208]	; (8002c10 <main+0x1a0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	9300      	str	r3, [sp, #0]
 8002b44:	0023      	movs	r3, r4
 8002b46:	f000 fad6 	bl	80030f6 <new_shift_register>
 8002b4a:	0002      	movs	r2, r0
 8002b4c:	4b3b      	ldr	r3, [pc, #236]	; (8002c3c <main+0x1cc>)
 8002b4e:	601a      	str	r2, [r3, #0]
			shift_ser,
			shift_srclk,
			shift_not_srclk,
			shift_rclk,
			shift_not_oe);
	display = new_display(shift_register);
 8002b50:	4b3a      	ldr	r3, [pc, #232]	; (8002c3c <main+0x1cc>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	0018      	movs	r0, r3
 8002b56:	f7ff fe85 	bl	8002864 <new_display>
 8002b5a:	0002      	movs	r2, r0
 8002b5c:	4b38      	ldr	r3, [pc, #224]	; (8002c40 <main+0x1d0>)
 8002b5e:	601a      	str	r2, [r3, #0]
	trigger = new_trigger(potentiometer);
 8002b60:	4b35      	ldr	r3, [pc, #212]	; (8002c38 <main+0x1c8>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	0018      	movs	r0, r3
 8002b66:	f000 fdb2 	bl	80036ce <new_trigger>
 8002b6a:	0002      	movs	r2, r0
 8002b6c:	4b35      	ldr	r3, [pc, #212]	; (8002c44 <main+0x1d4>)
 8002b6e:	601a      	str	r2, [r3, #0]
	wireless = new_wireless(&huart1);
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <main+0x1d8>)
 8002b72:	0018      	movs	r0, r3
 8002b74:	f7ff fd83 	bl	800267e <new_wireless>
 8002b78:	0002      	movs	r2, r0
 8002b7a:	4b34      	ldr	r3, [pc, #208]	; (8002c4c <main+0x1dc>)
 8002b7c:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b7e:	f000 fe03 	bl	8003788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b82:	f000 f865 	bl	8002c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b86:	f000 f9d5 	bl	8002f34 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b8a:	f000 f9ad 	bl	8002ee8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002b8e:	f000 f95d 	bl	8002e4c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002b92:	f000 f8a5 	bl	8002ce0 <MX_ADC1_Init>
  MX_TIM14_Init();
 8002b96:	f000 f90d 	bl	8002db4 <MX_TIM14_Init>
  MX_TIM16_Init();
 8002b9a:	f000 f92f 	bl	8002dfc <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  start_interrupt_timer(fast_interrupt_timer);
 8002b9e:	4b23      	ldr	r3, [pc, #140]	; (8002c2c <main+0x1bc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f7ff ff2b 	bl	80029fe <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <main+0x1b4>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7ff ff26 	bl	80029fe <start_interrupt_timer>
  update_display_number(display, 0);
 8002bb2:	4b23      	ldr	r3, [pc, #140]	; (8002c40 <main+0x1d0>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f7ff feb3 	bl	8002924 <update_display_number>
  receive_wireless(wireless, display);
 8002bbe:	4b23      	ldr	r3, [pc, #140]	; (8002c4c <main+0x1dc>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	4b1f      	ldr	r3, [pc, #124]	; (8002c40 <main+0x1d0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	0019      	movs	r1, r3
 8002bc8:	0010      	movs	r0, r2
 8002bca:	f7ff fdfb 	bl	80027c4 <receive_wireless>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Our while loop is so fast so we need to put in some delay
	  HAL_Delay(50);
 8002bce:	2032      	movs	r0, #50	; 0x32
 8002bd0:	f000 fe60 	bl	8003894 <HAL_Delay>

	  update_adc_sensor_values(adc_sensor);
 8002bd4:	4b17      	ldr	r3, [pc, #92]	; (8002c34 <main+0x1c4>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f7ff fc9b 	bl	8002514 <update_adc_sensor_values>
	  int desired_angle_steps = (int)get_trigger_input(trigger);
 8002bde:	4b19      	ldr	r3, [pc, #100]	; (8002c44 <main+0x1d4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	0018      	movs	r0, r3
 8002be4:	f000 fd84 	bl	80036f0 <get_trigger_input>
 8002be8:	0003      	movs	r3, r0
 8002bea:	607b      	str	r3, [r7, #4]
	  send_wireless_desired_angle(wireless, desired_angle_steps);
 8002bec:	4b17      	ldr	r3, [pc, #92]	; (8002c4c <main+0x1dc>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	0011      	movs	r1, r2
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f7ff fd53 	bl	80026a0 <send_wireless_desired_angle>
  {
 8002bfa:	e7e8      	b.n	8002bce <main+0x15e>
 8002bfc:	20000460 	.word	0x20000460
 8002c00:	20000464 	.word	0x20000464
 8002c04:	20000468 	.word	0x20000468
 8002c08:	2000046c 	.word	0x2000046c
 8002c0c:	50000400 	.word	0x50000400
 8002c10:	20000470 	.word	0x20000470
 8002c14:	20000474 	.word	0x20000474
 8002c18:	50001400 	.word	0x50001400
 8002c1c:	20000478 	.word	0x20000478
 8002c20:	200002bc 	.word	0x200002bc
 8002c24:	2000047c 	.word	0x2000047c
 8002c28:	20000308 	.word	0x20000308
 8002c2c:	20000480 	.word	0x20000480
 8002c30:	200001fc 	.word	0x200001fc
 8002c34:	20000444 	.word	0x20000444
 8002c38:	20000450 	.word	0x20000450
 8002c3c:	20000454 	.word	0x20000454
 8002c40:	2000044c 	.word	0x2000044c
 8002c44:	20000458 	.word	0x20000458
 8002c48:	20000354 	.word	0x20000354
 8002c4c:	2000045c 	.word	0x2000045c

08002c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b093      	sub	sp, #76	; 0x4c
 8002c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c56:	2410      	movs	r4, #16
 8002c58:	193b      	adds	r3, r7, r4
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	2338      	movs	r3, #56	; 0x38
 8002c5e:	001a      	movs	r2, r3
 8002c60:	2100      	movs	r1, #0
 8002c62:	f004 fbd8 	bl	8007416 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c66:	003b      	movs	r3, r7
 8002c68:	0018      	movs	r0, r3
 8002c6a:	2310      	movs	r3, #16
 8002c6c:	001a      	movs	r2, r3
 8002c6e:	2100      	movs	r1, #0
 8002c70:	f004 fbd1 	bl	8007416 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c74:	2380      	movs	r3, #128	; 0x80
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f002 f963 	bl	8004f44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c7e:	193b      	adds	r3, r7, r4
 8002c80:	2202      	movs	r2, #2
 8002c82:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c84:	193b      	adds	r3, r7, r4
 8002c86:	2280      	movs	r2, #128	; 0x80
 8002c88:	0052      	lsls	r2, r2, #1
 8002c8a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002c8c:	193b      	adds	r3, r7, r4
 8002c8e:	2200      	movs	r2, #0
 8002c90:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c92:	193b      	adds	r3, r7, r4
 8002c94:	2240      	movs	r2, #64	; 0x40
 8002c96:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002c98:	193b      	adds	r3, r7, r4
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c9e:	193b      	adds	r3, r7, r4
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f002 f99b 	bl	8004fdc <HAL_RCC_OscConfig>
 8002ca6:	1e03      	subs	r3, r0, #0
 8002ca8:	d001      	beq.n	8002cae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002caa:	f000 f9c7 	bl	800303c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cae:	003b      	movs	r3, r7
 8002cb0:	2207      	movs	r2, #7
 8002cb2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002cb4:	003b      	movs	r3, r7
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cba:	003b      	movs	r3, r7
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cc0:	003b      	movs	r3, r7
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002cc6:	003b      	movs	r3, r7
 8002cc8:	2100      	movs	r1, #0
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f002 fca0 	bl	8005610 <HAL_RCC_ClockConfig>
 8002cd0:	1e03      	subs	r3, r0, #0
 8002cd2:	d001      	beq.n	8002cd8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002cd4:	f000 f9b2 	bl	800303c <Error_Handler>
  }
}
 8002cd8:	46c0      	nop			; (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	b013      	add	sp, #76	; 0x4c
 8002cde:	bd90      	pop	{r4, r7, pc}

08002ce0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002ce6:	1d3b      	adds	r3, r7, #4
 8002ce8:	0018      	movs	r0, r3
 8002cea:	230c      	movs	r3, #12
 8002cec:	001a      	movs	r2, r3
 8002cee:	2100      	movs	r1, #0
 8002cf0:	f004 fb91 	bl	8007416 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002cf4:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002cf6:	4a2e      	ldr	r2, [pc, #184]	; (8002db0 <MX_ADC1_Init+0xd0>)
 8002cf8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002cfa:	4b2c      	ldr	r3, [pc, #176]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	05d2      	lsls	r2, r2, #23
 8002d00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8002d02:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d04:	2218      	movs	r2, #24
 8002d06:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d08:	4b28      	ldr	r3, [pc, #160]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d0e:	4b27      	ldr	r3, [pc, #156]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d14:	4b25      	ldr	r3, [pc, #148]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d16:	2204      	movs	r2, #4
 8002d18:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d1a:	4b24      	ldr	r3, [pc, #144]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002d20:	4b22      	ldr	r3, [pc, #136]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d26:	4b21      	ldr	r3, [pc, #132]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002d2c:	4b1f      	ldr	r3, [pc, #124]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8002d32:	4b1e      	ldr	r3, [pc, #120]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d34:	2220      	movs	r2, #32
 8002d36:	2101      	movs	r1, #1
 8002d38:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d3a:	4b1c      	ldr	r3, [pc, #112]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d40:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d46:	4b19      	ldr	r3, [pc, #100]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d48:	222c      	movs	r2, #44	; 0x2c
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d4e:	4b17      	ldr	r3, [pc, #92]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8002d54:	4b15      	ldr	r3, [pc, #84]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8002d5a:	4b14      	ldr	r3, [pc, #80]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8002d60:	4b12      	ldr	r3, [pc, #72]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d62:	223c      	movs	r2, #60	; 0x3c
 8002d64:	2100      	movs	r1, #0
 8002d66:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002d68:	4b10      	ldr	r3, [pc, #64]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d6e:	4b0f      	ldr	r3, [pc, #60]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d70:	0018      	movs	r0, r3
 8002d72:	f000 fefb 	bl	8003b6c <HAL_ADC_Init>
 8002d76:	1e03      	subs	r3, r0, #0
 8002d78:	d001      	beq.n	8002d7e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002d7a:	f000 f95f 	bl	800303c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002d7e:	1d3b      	adds	r3, r7, #4
 8002d80:	2201      	movs	r2, #1
 8002d82:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d84:	1d3b      	adds	r3, r7, #4
 8002d86:	2200      	movs	r2, #0
 8002d88:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002d8a:	1d3b      	adds	r3, r7, #4
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d90:	1d3a      	adds	r2, r7, #4
 8002d92:	4b06      	ldr	r3, [pc, #24]	; (8002dac <MX_ADC1_Init+0xcc>)
 8002d94:	0011      	movs	r1, r2
 8002d96:	0018      	movs	r0, r3
 8002d98:	f001 f936 	bl	8004008 <HAL_ADC_ConfigChannel>
 8002d9c:	1e03      	subs	r3, r0, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8002da0:	f000 f94c 	bl	800303c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002da4:	46c0      	nop			; (mov r8, r8)
 8002da6:	46bd      	mov	sp, r7
 8002da8:	b004      	add	sp, #16
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	200001fc 	.word	0x200001fc
 8002db0:	40012400 	.word	0x40012400

08002db4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002db8:	4b0e      	ldr	r3, [pc, #56]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002dba:	4a0f      	ldr	r2, [pc, #60]	; (8002df8 <MX_TIM14_Init+0x44>)
 8002dbc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 15;
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002dc0:	220f      	movs	r2, #15
 8002dc2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = SLOW_PERIOD;
 8002dca:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002dcc:	22fa      	movs	r2, #250	; 0xfa
 8002dce:	00d2      	lsls	r2, r2, #3
 8002dd0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dd2:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dd8:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002dde:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <MX_TIM14_Init+0x40>)
 8002de0:	0018      	movs	r0, r3
 8002de2:	f002 ff39 	bl	8005c58 <HAL_TIM_Base_Init>
 8002de6:	1e03      	subs	r3, r0, #0
 8002de8:	d001      	beq.n	8002dee <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8002dea:	f000 f927 	bl	800303c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	200002bc 	.word	0x200002bc
 8002df8:	40002000 	.word	0x40002000

08002dfc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002e00:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e02:	4a11      	ldr	r2, [pc, #68]	; (8002e48 <MX_TIM16_Init+0x4c>)
 8002e04:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15;
 8002e06:	4b0f      	ldr	r3, [pc, #60]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e08:	220f      	movs	r2, #15
 8002e0a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e0c:	4b0d      	ldr	r3, [pc, #52]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = FAST_PERIOD;
 8002e12:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e14:	22fa      	movs	r2, #250	; 0xfa
 8002e16:	0092      	lsls	r2, r2, #2
 8002e18:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e1a:	4b0a      	ldr	r3, [pc, #40]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002e20:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e26:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <MX_TIM16_Init+0x48>)
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f002 ff12 	bl	8005c58 <HAL_TIM_Base_Init>
 8002e34:	1e03      	subs	r3, r0, #0
 8002e36:	d001      	beq.n	8002e3c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002e38:	f000 f900 	bl	800303c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002e3c:	46c0      	nop			; (mov r8, r8)
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	20000308 	.word	0x20000308
 8002e48:	40014400 	.word	0x40014400

08002e4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e50:	4b23      	ldr	r3, [pc, #140]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e52:	4a24      	ldr	r2, [pc, #144]	; (8002ee4 <MX_USART1_UART_Init+0x98>)
 8002e54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002e56:	4b22      	ldr	r3, [pc, #136]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e58:	2296      	movs	r2, #150	; 0x96
 8002e5a:	0192      	lsls	r2, r2, #6
 8002e5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e5e:	4b20      	ldr	r3, [pc, #128]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e64:	4b1e      	ldr	r3, [pc, #120]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e70:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e72:	220c      	movs	r2, #12
 8002e74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e76:	4b1a      	ldr	r3, [pc, #104]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e7c:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e82:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e88:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e8e:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e94:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002e96:	0018      	movs	r0, r3
 8002e98:	f003 f96a 	bl	8006170 <HAL_UART_Init>
 8002e9c:	1e03      	subs	r3, r0, #0
 8002e9e:	d001      	beq.n	8002ea4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ea0:	f000 f8cc 	bl	800303c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ea4:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f004 f991 	bl	80071d0 <HAL_UARTEx_SetTxFifoThreshold>
 8002eae:	1e03      	subs	r3, r0, #0
 8002eb0:	d001      	beq.n	8002eb6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002eb2:	f000 f8c3 	bl	800303c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002eb8:	2100      	movs	r1, #0
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f004 f9c8 	bl	8007250 <HAL_UARTEx_SetRxFifoThreshold>
 8002ec0:	1e03      	subs	r3, r0, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ec4:	f000 f8ba 	bl	800303c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <MX_USART1_UART_Init+0x94>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f004 f946 	bl	800715c <HAL_UARTEx_DisableFifoMode>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002ed4:	f000 f8b2 	bl	800303c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ed8:	46c0      	nop			; (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	20000354 	.word	0x20000354
 8002ee4:	40013800 	.word	0x40013800

08002ee8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002eee:	4b10      	ldr	r3, [pc, #64]	; (8002f30 <MX_DMA_Init+0x48>)
 8002ef0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ef2:	4b0f      	ldr	r3, [pc, #60]	; (8002f30 <MX_DMA_Init+0x48>)
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	639a      	str	r2, [r3, #56]	; 0x38
 8002efa:	4b0d      	ldr	r3, [pc, #52]	; (8002f30 <MX_DMA_Init+0x48>)
 8002efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efe:	2201      	movs	r2, #1
 8002f00:	4013      	ands	r3, r2
 8002f02:	607b      	str	r3, [r7, #4]
 8002f04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	2009      	movs	r0, #9
 8002f0c:	f001 fc14 	bl	8004738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f10:	2009      	movs	r0, #9
 8002f12:	f001 fc26 	bl	8004762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002f16:	2200      	movs	r2, #0
 8002f18:	2100      	movs	r1, #0
 8002f1a:	200a      	movs	r0, #10
 8002f1c:	f001 fc0c 	bl	8004738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002f20:	200a      	movs	r0, #10
 8002f22:	f001 fc1e 	bl	8004762 <HAL_NVIC_EnableIRQ>

}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b002      	add	sp, #8
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	40021000 	.word	0x40021000

08002f34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f34:	b590      	push	{r4, r7, lr}
 8002f36:	b089      	sub	sp, #36	; 0x24
 8002f38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f3a:	240c      	movs	r4, #12
 8002f3c:	193b      	adds	r3, r7, r4
 8002f3e:	0018      	movs	r0, r3
 8002f40:	2314      	movs	r3, #20
 8002f42:	001a      	movs	r2, r3
 8002f44:	2100      	movs	r1, #0
 8002f46:	f004 fa66 	bl	8007416 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f4a:	4b39      	ldr	r3, [pc, #228]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f4e:	4b38      	ldr	r3, [pc, #224]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f50:	2102      	movs	r1, #2
 8002f52:	430a      	orrs	r2, r1
 8002f54:	635a      	str	r2, [r3, #52]	; 0x34
 8002f56:	4b36      	ldr	r3, [pc, #216]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f62:	4b33      	ldr	r3, [pc, #204]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f66:	4b32      	ldr	r3, [pc, #200]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f68:	2120      	movs	r1, #32
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	635a      	str	r2, [r3, #52]	; 0x34
 8002f6e:	4b30      	ldr	r3, [pc, #192]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f72:	2220      	movs	r2, #32
 8002f74:	4013      	ands	r3, r2
 8002f76:	607b      	str	r3, [r7, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	4b2d      	ldr	r3, [pc, #180]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f7e:	4b2c      	ldr	r3, [pc, #176]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f80:	2101      	movs	r1, #1
 8002f82:	430a      	orrs	r2, r1
 8002f84:	635a      	str	r2, [r3, #52]	; 0x34
 8002f86:	4b2a      	ldr	r3, [pc, #168]	; (8003030 <MX_GPIO_Init+0xfc>)
 8002f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	603b      	str	r3, [r7, #0]
 8002f90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 8002f92:	4b28      	ldr	r3, [pc, #160]	; (8003034 <MX_GPIO_Init+0x100>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	2104      	movs	r1, #4
 8002f98:	0018      	movs	r0, r3
 8002f9a:	f001 ffb5 	bl	8004f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|BATTERY_OUTPUT_Pin|SHIFT_SER_Pin|SHIFT_SRCLK_Pin
 8002f9e:	23a0      	movs	r3, #160	; 0xa0
 8002fa0:	05db      	lsls	r3, r3, #23
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	21fa      	movs	r1, #250	; 0xfa
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f001 ffae 	bl	8004f08 <HAL_GPIO_WritePin>
                          |SHIFT_NOT_SRCLK_Pin|SHIFT_RCLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_NOT_OE_GPIO_Port, SHIFT_NOT_OE_Pin, GPIO_PIN_RESET);
 8002fac:	4b22      	ldr	r3, [pc, #136]	; (8003038 <MX_GPIO_Init+0x104>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f001 ffa8 	bl	8004f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8002fb8:	193b      	adds	r3, r7, r4
 8002fba:	2204      	movs	r2, #4
 8002fbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fbe:	193b      	adds	r3, r7, r4
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc4:	193b      	adds	r3, r7, r4
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fca:	193b      	adds	r3, r7, r4
 8002fcc:	2200      	movs	r2, #0
 8002fce:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8002fd0:	193b      	adds	r3, r7, r4
 8002fd2:	4a18      	ldr	r2, [pc, #96]	; (8003034 <MX_GPIO_Init+0x100>)
 8002fd4:	0019      	movs	r1, r3
 8002fd6:	0010      	movs	r0, r2
 8002fd8:	f001 fe32 	bl	8004c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin BATTERY_OUTPUT_Pin SHIFT_SER_Pin SHIFT_SRCLK_Pin
                           SHIFT_NOT_SRCLK_Pin SHIFT_RCLK_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|BATTERY_OUTPUT_Pin|SHIFT_SER_Pin|SHIFT_SRCLK_Pin
 8002fdc:	193b      	adds	r3, r7, r4
 8002fde:	22fa      	movs	r2, #250	; 0xfa
 8002fe0:	601a      	str	r2, [r3, #0]
                          |SHIFT_NOT_SRCLK_Pin|SHIFT_RCLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe2:	193b      	adds	r3, r7, r4
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	193b      	adds	r3, r7, r4
 8002fea:	2200      	movs	r2, #0
 8002fec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	193b      	adds	r3, r7, r4
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff4:	193a      	adds	r2, r7, r4
 8002ff6:	23a0      	movs	r3, #160	; 0xa0
 8002ff8:	05db      	lsls	r3, r3, #23
 8002ffa:	0011      	movs	r1, r2
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f001 fe1f 	bl	8004c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_NOT_OE_Pin */
  GPIO_InitStruct.Pin = SHIFT_NOT_OE_Pin;
 8003002:	0021      	movs	r1, r4
 8003004:	187b      	adds	r3, r7, r1
 8003006:	2201      	movs	r2, #1
 8003008:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800300a:	187b      	adds	r3, r7, r1
 800300c:	2201      	movs	r2, #1
 800300e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003010:	187b      	adds	r3, r7, r1
 8003012:	2200      	movs	r2, #0
 8003014:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003016:	187b      	adds	r3, r7, r1
 8003018:	2200      	movs	r2, #0
 800301a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_NOT_OE_GPIO_Port, &GPIO_InitStruct);
 800301c:	187b      	adds	r3, r7, r1
 800301e:	4a06      	ldr	r2, [pc, #24]	; (8003038 <MX_GPIO_Init+0x104>)
 8003020:	0019      	movs	r1, r3
 8003022:	0010      	movs	r0, r2
 8003024:	f001 fe0c 	bl	8004c40 <HAL_GPIO_Init>

}
 8003028:	46c0      	nop			; (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	b009      	add	sp, #36	; 0x24
 800302e:	bd90      	pop	{r4, r7, pc}
 8003030:	40021000 	.word	0x40021000
 8003034:	50001400 	.word	0x50001400
 8003038:	50000400 	.word	0x50000400

0800303c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003040:	b672      	cpsid	i
}
 8003042:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003044:	e7fe      	b.n	8003044 <Error_Handler+0x8>

08003046 <new_pin_data>:

// REQUIRES: _port and _pin corresponds to
// the port and pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin) {
 8003046:	b580      	push	{r7, lr}
 8003048:	b084      	sub	sp, #16
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
 800304e:	000a      	movs	r2, r1
 8003050:	1cbb      	adds	r3, r7, #2
 8003052:	801a      	strh	r2, [r3, #0]
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003054:	2008      	movs	r0, #8
 8003056:	f004 f9cb 	bl	80073f0 <malloc>
 800305a:	0003      	movs	r3, r0
 800305c:	60fb      	str	r3, [r7, #12]
	pin_data->port = _port;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	601a      	str	r2, [r3, #0]
    pin_data->pin = _pin;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1cba      	adds	r2, r7, #2
 8003068:	8812      	ldrh	r2, [r2, #0]
 800306a:	809a      	strh	r2, [r3, #4]
	return pin_data;
 800306c:	68fb      	ldr	r3, [r7, #12]
}
 800306e:	0018      	movs	r0, r3
 8003070:	46bd      	mov	sp, r7
 8003072:	b004      	add	sp, #16
 8003074:	bd80      	pop	{r7, pc}

08003076 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	000a      	movs	r2, r1
 8003080:	1cfb      	adds	r3, r7, #3
 8003082:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6818      	ldr	r0, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	8899      	ldrh	r1, [r3, #4]
 800308c:	1cfb      	adds	r3, r7, #3
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	1e5a      	subs	r2, r3, #1
 8003092:	4193      	sbcs	r3, r2
 8003094:	b2db      	uxtb	r3, r3
 8003096:	001a      	movs	r2, r3
 8003098:	f001 ff36 	bl	8004f08 <HAL_GPIO_WritePin>
}
 800309c:	46c0      	nop			; (mov r8, r8)
 800309e:	46bd      	mov	sp, r7
 80030a0:	b002      	add	sp, #8
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <new_potentiometer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Potentiometer object
Potentiometer *new_potentiometer(ADCSensor *_adc_sensor, uint8_t _rank) {
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	000a      	movs	r2, r1
 80030ae:	1cfb      	adds	r3, r7, #3
 80030b0:	701a      	strb	r2, [r3, #0]
    Potentiometer *potentiometer = (Potentiometer*) malloc(sizeof(Potentiometer));
 80030b2:	2008      	movs	r0, #8
 80030b4:	f004 f99c 	bl	80073f0 <malloc>
 80030b8:	0003      	movs	r3, r0
 80030ba:	60fb      	str	r3, [r7, #12]
    potentiometer->adc_sensor = _adc_sensor;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	601a      	str	r2, [r3, #0]
    potentiometer->rank = _rank;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	1cfa      	adds	r2, r7, #3
 80030c6:	7812      	ldrb	r2, [r2, #0]
 80030c8:	711a      	strb	r2, [r3, #4]
    return potentiometer;
 80030ca:	68fb      	ldr	r3, [r7, #12]
}
 80030cc:	0018      	movs	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	b004      	add	sp, #16
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <get_potentiometer_input>:

// REQUIRES: potentiometer is a Potentiometer object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 64.
uint16_t get_potentiometer_input(Potentiometer *potentiometer) {
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
    return get_adc_sensor_value(potentiometer->adc_sensor, potentiometer->rank);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	791b      	ldrb	r3, [r3, #4]
 80030e4:	0019      	movs	r1, r3
 80030e6:	0010      	movs	r0, r2
 80030e8:	f7ff fa02 	bl	80024f0 <get_adc_sensor_value>
 80030ec:	0003      	movs	r3, r0
}
 80030ee:	0018      	movs	r0, r3
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b002      	add	sp, #8
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <new_shift_register>:
ShiftRegister *new_shift_register(
		PinData *_ser_pin,
		PinData *_srclk_pin,
		PinData *_not_srclk_pin,
		PinData *_rclk_pin,
		PinData *_not_oe_pin) {
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b086      	sub	sp, #24
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	60f8      	str	r0, [r7, #12]
 80030fe:	60b9      	str	r1, [r7, #8]
 8003100:	607a      	str	r2, [r7, #4]
 8003102:	603b      	str	r3, [r7, #0]
	ShiftRegister *shift_register = (ShiftRegister*) malloc(sizeof(ShiftRegister));
 8003104:	2014      	movs	r0, #20
 8003106:	f004 f973 	bl	80073f0 <malloc>
 800310a:	0003      	movs	r3, r0
 800310c:	617b      	str	r3, [r7, #20]
	shift_register->ser_pin = _ser_pin;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	601a      	str	r2, [r3, #0]
	shift_register->srclk_pin = _srclk_pin;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	605a      	str	r2, [r3, #4]
	shift_register->not_srclk_pin = _not_srclk_pin;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	609a      	str	r2, [r3, #8]
	shift_register->rclk_pin = _rclk_pin;
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	60da      	str	r2, [r3, #12]
	shift_register->not_oe_pin = _not_oe_pin;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	6a3a      	ldr	r2, [r7, #32]
 800312a:	611a      	str	r2, [r3, #16]
	return shift_register;
 800312c:	697b      	ldr	r3, [r7, #20]
}
 800312e:	0018      	movs	r0, r3
 8003130:	46bd      	mov	sp, r7
 8003132:	b006      	add	sp, #24
 8003134:	bd80      	pop	{r7, pc}

08003136 <shift_shift_register>:

// REQUIRES: shift_register is a ShiftRegister object and value is either 0 or 1
// MODIFIES: outputs of ports and pins
// EFFECTS: shift value into register
void shift_shift_register(ShiftRegister *shift_register, uint8_t value) {
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	000a      	movs	r2, r1
 8003140:	1cfb      	adds	r3, r7, #3
 8003142:	701a      	strb	r2, [r3, #0]
	set_pin_value(shift_register->ser_pin, 1);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2101      	movs	r1, #1
 800314a:	0018      	movs	r0, r3
 800314c:	f7ff ff93 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->ser_pin, value);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	1cfb      	adds	r3, r7, #3
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	0019      	movs	r1, r3
 800315a:	0010      	movs	r0, r2
 800315c:	f7ff ff8b 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->not_srclk_pin, 1);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	2101      	movs	r1, #1
 8003166:	0018      	movs	r0, r3
 8003168:	f7ff ff85 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->srclk_pin, 1);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2101      	movs	r1, #1
 8003172:	0018      	movs	r0, r3
 8003174:	f7ff ff7f 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->srclk_pin, 0);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2100      	movs	r1, #0
 800317e:	0018      	movs	r0, r3
 8003180:	f7ff ff79 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->rclk_pin, 1);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	2101      	movs	r1, #1
 800318a:	0018      	movs	r0, r3
 800318c:	f7ff ff73 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->rclk_pin, 0);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	2100      	movs	r1, #0
 8003196:	0018      	movs	r0, r3
 8003198:	f7ff ff6d 	bl	8003076 <set_pin_value>
	set_pin_value(shift_register->ser_pin, 0);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2100      	movs	r1, #0
 80031a2:	0018      	movs	r0, r3
 80031a4:	f7ff ff67 	bl	8003076 <set_pin_value>
}
 80031a8:	46c0      	nop			; (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031b6:	4b0f      	ldr	r3, [pc, #60]	; (80031f4 <HAL_MspInit+0x44>)
 80031b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031ba:	4b0e      	ldr	r3, [pc, #56]	; (80031f4 <HAL_MspInit+0x44>)
 80031bc:	2101      	movs	r1, #1
 80031be:	430a      	orrs	r2, r1
 80031c0:	641a      	str	r2, [r3, #64]	; 0x40
 80031c2:	4b0c      	ldr	r3, [pc, #48]	; (80031f4 <HAL_MspInit+0x44>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	2201      	movs	r2, #1
 80031c8:	4013      	ands	r3, r2
 80031ca:	607b      	str	r3, [r7, #4]
 80031cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031ce:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <HAL_MspInit+0x44>)
 80031d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031d2:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <HAL_MspInit+0x44>)
 80031d4:	2180      	movs	r1, #128	; 0x80
 80031d6:	0549      	lsls	r1, r1, #21
 80031d8:	430a      	orrs	r2, r1
 80031da:	63da      	str	r2, [r3, #60]	; 0x3c
 80031dc:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <HAL_MspInit+0x44>)
 80031de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031e0:	2380      	movs	r3, #128	; 0x80
 80031e2:	055b      	lsls	r3, r3, #21
 80031e4:	4013      	ands	r3, r2
 80031e6:	603b      	str	r3, [r7, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b002      	add	sp, #8
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	40021000 	.word	0x40021000

080031f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031f8:	b590      	push	{r4, r7, lr}
 80031fa:	b095      	sub	sp, #84	; 0x54
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003200:	233c      	movs	r3, #60	; 0x3c
 8003202:	18fb      	adds	r3, r7, r3
 8003204:	0018      	movs	r0, r3
 8003206:	2314      	movs	r3, #20
 8003208:	001a      	movs	r2, r3
 800320a:	2100      	movs	r1, #0
 800320c:	f004 f903 	bl	8007416 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003210:	2414      	movs	r4, #20
 8003212:	193b      	adds	r3, r7, r4
 8003214:	0018      	movs	r0, r3
 8003216:	2328      	movs	r3, #40	; 0x28
 8003218:	001a      	movs	r2, r3
 800321a:	2100      	movs	r1, #0
 800321c:	f004 f8fb 	bl	8007416 <memset>
  if(hadc->Instance==ADC1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a35      	ldr	r2, [pc, #212]	; (80032fc <HAL_ADC_MspInit+0x104>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d164      	bne.n	80032f4 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800322a:	193b      	adds	r3, r7, r4
 800322c:	2280      	movs	r2, #128	; 0x80
 800322e:	01d2      	lsls	r2, r2, #7
 8003230:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003232:	193b      	adds	r3, r7, r4
 8003234:	2200      	movs	r2, #0
 8003236:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003238:	193b      	adds	r3, r7, r4
 800323a:	0018      	movs	r0, r3
 800323c:	f002 fb92 	bl	8005964 <HAL_RCCEx_PeriphCLKConfig>
 8003240:	1e03      	subs	r3, r0, #0
 8003242:	d001      	beq.n	8003248 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003244:	f7ff fefa 	bl	800303c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003248:	4b2d      	ldr	r3, [pc, #180]	; (8003300 <HAL_ADC_MspInit+0x108>)
 800324a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800324c:	4b2c      	ldr	r3, [pc, #176]	; (8003300 <HAL_ADC_MspInit+0x108>)
 800324e:	2180      	movs	r1, #128	; 0x80
 8003250:	0349      	lsls	r1, r1, #13
 8003252:	430a      	orrs	r2, r1
 8003254:	641a      	str	r2, [r3, #64]	; 0x40
 8003256:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <HAL_ADC_MspInit+0x108>)
 8003258:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800325a:	2380      	movs	r3, #128	; 0x80
 800325c:	035b      	lsls	r3, r3, #13
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003264:	4b26      	ldr	r3, [pc, #152]	; (8003300 <HAL_ADC_MspInit+0x108>)
 8003266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003268:	4b25      	ldr	r3, [pc, #148]	; (8003300 <HAL_ADC_MspInit+0x108>)
 800326a:	2101      	movs	r1, #1
 800326c:	430a      	orrs	r2, r1
 800326e:	635a      	str	r2, [r3, #52]	; 0x34
 8003270:	4b23      	ldr	r3, [pc, #140]	; (8003300 <HAL_ADC_MspInit+0x108>)
 8003272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003274:	2201      	movs	r2, #1
 8003276:	4013      	ands	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = TRIGGER_POTENTIOMETER_ADC_Pin;
 800327c:	213c      	movs	r1, #60	; 0x3c
 800327e:	187b      	adds	r3, r7, r1
 8003280:	2201      	movs	r2, #1
 8003282:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003284:	187b      	adds	r3, r7, r1
 8003286:	2203      	movs	r2, #3
 8003288:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328a:	187b      	adds	r3, r7, r1
 800328c:	2200      	movs	r2, #0
 800328e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(TRIGGER_POTENTIOMETER_ADC_GPIO_Port, &GPIO_InitStruct);
 8003290:	187a      	adds	r2, r7, r1
 8003292:	23a0      	movs	r3, #160	; 0xa0
 8003294:	05db      	lsls	r3, r3, #23
 8003296:	0011      	movs	r1, r2
 8003298:	0018      	movs	r0, r3
 800329a:	f001 fcd1 	bl	8004c40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800329e:	4b19      	ldr	r3, [pc, #100]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032a0:	4a19      	ldr	r2, [pc, #100]	; (8003308 <HAL_ADC_MspInit+0x110>)
 80032a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80032a4:	4b17      	ldr	r3, [pc, #92]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032a6:	2205      	movs	r2, #5
 80032a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032aa:	4b16      	ldr	r3, [pc, #88]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80032b0:	4b14      	ldr	r3, [pc, #80]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80032b6:	4b13      	ldr	r3, [pc, #76]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032b8:	2280      	movs	r2, #128	; 0x80
 80032ba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80032bc:	4b11      	ldr	r3, [pc, #68]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032be:	2280      	movs	r2, #128	; 0x80
 80032c0:	0052      	lsls	r2, r2, #1
 80032c2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80032c4:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	00d2      	lsls	r2, r2, #3
 80032ca:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80032cc:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032ce:	2220      	movs	r2, #32
 80032d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80032d2:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80032d8:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032da:	0018      	movs	r0, r3
 80032dc:	f001 fa5e 	bl	800479c <HAL_DMA_Init>
 80032e0:	1e03      	subs	r3, r0, #0
 80032e2:	d001      	beq.n	80032e8 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 80032e4:	f7ff feaa 	bl	800303c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a06      	ldr	r2, [pc, #24]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032ec:	651a      	str	r2, [r3, #80]	; 0x50
 80032ee:	4b05      	ldr	r3, [pc, #20]	; (8003304 <HAL_ADC_MspInit+0x10c>)
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032f4:	46c0      	nop			; (mov r8, r8)
 80032f6:	46bd      	mov	sp, r7
 80032f8:	b015      	add	sp, #84	; 0x54
 80032fa:	bd90      	pop	{r4, r7, pc}
 80032fc:	40012400 	.word	0x40012400
 8003300:	40021000 	.word	0x40021000
 8003304:	20000260 	.word	0x20000260
 8003308:	40020008 	.word	0x40020008

0800330c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a1c      	ldr	r2, [pc, #112]	; (800338c <HAL_TIM_Base_MspInit+0x80>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d116      	bne.n	800334c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800331e:	4b1c      	ldr	r3, [pc, #112]	; (8003390 <HAL_TIM_Base_MspInit+0x84>)
 8003320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003322:	4b1b      	ldr	r3, [pc, #108]	; (8003390 <HAL_TIM_Base_MspInit+0x84>)
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	0209      	lsls	r1, r1, #8
 8003328:	430a      	orrs	r2, r1
 800332a:	641a      	str	r2, [r3, #64]	; 0x40
 800332c:	4b18      	ldr	r3, [pc, #96]	; (8003390 <HAL_TIM_Base_MspInit+0x84>)
 800332e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003330:	2380      	movs	r3, #128	; 0x80
 8003332:	021b      	lsls	r3, r3, #8
 8003334:	4013      	ands	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800333a:	2200      	movs	r2, #0
 800333c:	2100      	movs	r1, #0
 800333e:	2013      	movs	r0, #19
 8003340:	f001 f9fa 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003344:	2013      	movs	r0, #19
 8003346:	f001 fa0c 	bl	8004762 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800334a:	e01a      	b.n	8003382 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM16)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a10      	ldr	r2, [pc, #64]	; (8003394 <HAL_TIM_Base_MspInit+0x88>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d115      	bne.n	8003382 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003356:	4b0e      	ldr	r3, [pc, #56]	; (8003390 <HAL_TIM_Base_MspInit+0x84>)
 8003358:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800335a:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <HAL_TIM_Base_MspInit+0x84>)
 800335c:	2180      	movs	r1, #128	; 0x80
 800335e:	0289      	lsls	r1, r1, #10
 8003360:	430a      	orrs	r2, r1
 8003362:	641a      	str	r2, [r3, #64]	; 0x40
 8003364:	4b0a      	ldr	r3, [pc, #40]	; (8003390 <HAL_TIM_Base_MspInit+0x84>)
 8003366:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003368:	2380      	movs	r3, #128	; 0x80
 800336a:	029b      	lsls	r3, r3, #10
 800336c:	4013      	ands	r3, r2
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003372:	2200      	movs	r2, #0
 8003374:	2100      	movs	r1, #0
 8003376:	2015      	movs	r0, #21
 8003378:	f001 f9de 	bl	8004738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800337c:	2015      	movs	r0, #21
 800337e:	f001 f9f0 	bl	8004762 <HAL_NVIC_EnableIRQ>
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	b004      	add	sp, #16
 8003388:	bd80      	pop	{r7, pc}
 800338a:	46c0      	nop			; (mov r8, r8)
 800338c:	40002000 	.word	0x40002000
 8003390:	40021000 	.word	0x40021000
 8003394:	40014400 	.word	0x40014400

08003398 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003398:	b590      	push	{r4, r7, lr}
 800339a:	b095      	sub	sp, #84	; 0x54
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a0:	233c      	movs	r3, #60	; 0x3c
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	0018      	movs	r0, r3
 80033a6:	2314      	movs	r3, #20
 80033a8:	001a      	movs	r2, r3
 80033aa:	2100      	movs	r1, #0
 80033ac:	f004 f833 	bl	8007416 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033b0:	2414      	movs	r4, #20
 80033b2:	193b      	adds	r3, r7, r4
 80033b4:	0018      	movs	r0, r3
 80033b6:	2328      	movs	r3, #40	; 0x28
 80033b8:	001a      	movs	r2, r3
 80033ba:	2100      	movs	r1, #0
 80033bc:	f004 f82b 	bl	8007416 <memset>
  if(huart->Instance==USART1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a37      	ldr	r2, [pc, #220]	; (80034a4 <HAL_UART_MspInit+0x10c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d167      	bne.n	800349a <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80033ca:	193b      	adds	r3, r7, r4
 80033cc:	2201      	movs	r2, #1
 80033ce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80033d0:	193b      	adds	r3, r7, r4
 80033d2:	2200      	movs	r2, #0
 80033d4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d6:	193b      	adds	r3, r7, r4
 80033d8:	0018      	movs	r0, r3
 80033da:	f002 fac3 	bl	8005964 <HAL_RCCEx_PeriphCLKConfig>
 80033de:	1e03      	subs	r3, r0, #0
 80033e0:	d001      	beq.n	80033e6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80033e2:	f7ff fe2b 	bl	800303c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033e6:	4b30      	ldr	r3, [pc, #192]	; (80034a8 <HAL_UART_MspInit+0x110>)
 80033e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ea:	4b2f      	ldr	r3, [pc, #188]	; (80034a8 <HAL_UART_MspInit+0x110>)
 80033ec:	2180      	movs	r1, #128	; 0x80
 80033ee:	01c9      	lsls	r1, r1, #7
 80033f0:	430a      	orrs	r2, r1
 80033f2:	641a      	str	r2, [r3, #64]	; 0x40
 80033f4:	4b2c      	ldr	r3, [pc, #176]	; (80034a8 <HAL_UART_MspInit+0x110>)
 80033f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033f8:	2380      	movs	r3, #128	; 0x80
 80033fa:	01db      	lsls	r3, r3, #7
 80033fc:	4013      	ands	r3, r2
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003402:	4b29      	ldr	r3, [pc, #164]	; (80034a8 <HAL_UART_MspInit+0x110>)
 8003404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003406:	4b28      	ldr	r3, [pc, #160]	; (80034a8 <HAL_UART_MspInit+0x110>)
 8003408:	2102      	movs	r1, #2
 800340a:	430a      	orrs	r2, r1
 800340c:	635a      	str	r2, [r3, #52]	; 0x34
 800340e:	4b26      	ldr	r3, [pc, #152]	; (80034a8 <HAL_UART_MspInit+0x110>)
 8003410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003412:	2202      	movs	r2, #2
 8003414:	4013      	ands	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 800341a:	213c      	movs	r1, #60	; 0x3c
 800341c:	187b      	adds	r3, r7, r1
 800341e:	22c0      	movs	r2, #192	; 0xc0
 8003420:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003422:	187b      	adds	r3, r7, r1
 8003424:	2202      	movs	r2, #2
 8003426:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003428:	187b      	adds	r3, r7, r1
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342e:	187b      	adds	r3, r7, r1
 8003430:	2200      	movs	r2, #0
 8003432:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003434:	187b      	adds	r3, r7, r1
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800343a:	187b      	adds	r3, r7, r1
 800343c:	4a1b      	ldr	r2, [pc, #108]	; (80034ac <HAL_UART_MspInit+0x114>)
 800343e:	0019      	movs	r1, r3
 8003440:	0010      	movs	r0, r2
 8003442:	f001 fbfd 	bl	8004c40 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003446:	4b1a      	ldr	r3, [pc, #104]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003448:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_UART_MspInit+0x11c>)
 800344a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800344c:	4b18      	ldr	r3, [pc, #96]	; (80034b0 <HAL_UART_MspInit+0x118>)
 800344e:	2232      	movs	r2, #50	; 0x32
 8003450:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003452:	4b17      	ldr	r3, [pc, #92]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003454:	2200      	movs	r2, #0
 8003456:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003458:	4b15      	ldr	r3, [pc, #84]	; (80034b0 <HAL_UART_MspInit+0x118>)
 800345a:	2200      	movs	r2, #0
 800345c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800345e:	4b14      	ldr	r3, [pc, #80]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003460:	2280      	movs	r2, #128	; 0x80
 8003462:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003464:	4b12      	ldr	r3, [pc, #72]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003466:	2200      	movs	r2, #0
 8003468:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800346a:	4b11      	ldr	r3, [pc, #68]	; (80034b0 <HAL_UART_MspInit+0x118>)
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003470:	4b0f      	ldr	r3, [pc, #60]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003472:	2220      	movs	r2, #32
 8003474:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003476:	4b0e      	ldr	r3, [pc, #56]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003478:	2200      	movs	r2, #0
 800347a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800347c:	4b0c      	ldr	r3, [pc, #48]	; (80034b0 <HAL_UART_MspInit+0x118>)
 800347e:	0018      	movs	r0, r3
 8003480:	f001 f98c 	bl	800479c <HAL_DMA_Init>
 8003484:	1e03      	subs	r3, r0, #0
 8003486:	d001      	beq.n	800348c <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8003488:	f7ff fdd8 	bl	800303c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2180      	movs	r1, #128	; 0x80
 8003490:	4a07      	ldr	r2, [pc, #28]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003492:	505a      	str	r2, [r3, r1]
 8003494:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <HAL_UART_MspInit+0x118>)
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800349a:	46c0      	nop			; (mov r8, r8)
 800349c:	46bd      	mov	sp, r7
 800349e:	b015      	add	sp, #84	; 0x54
 80034a0:	bd90      	pop	{r4, r7, pc}
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	40013800 	.word	0x40013800
 80034a8:	40021000 	.word	0x40021000
 80034ac:	50000400 	.word	0x50000400
 80034b0:	200003e8 	.word	0x200003e8
 80034b4:	4002001c 	.word	0x4002001c

080034b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034bc:	e7fe      	b.n	80034bc <NMI_Handler+0x4>

080034be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034be:	b580      	push	{r7, lr}
 80034c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034c2:	e7fe      	b.n	80034c2 <HardFault_Handler+0x4>

080034c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80034c8:	46c0      	nop			; (mov r8, r8)
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034dc:	f000 f9be 	bl	800385c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034e0:	46c0      	nop			; (mov r8, r8)
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80034ec:	4b03      	ldr	r3, [pc, #12]	; (80034fc <DMA1_Channel1_IRQHandler+0x14>)
 80034ee:	0018      	movs	r0, r3
 80034f0:	f001 fa64 	bl	80049bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80034f4:	46c0      	nop			; (mov r8, r8)
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	20000260 	.word	0x20000260

08003500 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003504:	4b03      	ldr	r3, [pc, #12]	; (8003514 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003506:	0018      	movs	r0, r3
 8003508:	f001 fa58 	bl	80049bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800350c:	46c0      	nop			; (mov r8, r8)
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	200003e8 	.word	0x200003e8

08003518 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800351c:	4b03      	ldr	r3, [pc, #12]	; (800352c <TIM14_IRQHandler+0x14>)
 800351e:	0018      	movs	r0, r3
 8003520:	f002 fc46 	bl	8005db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003524:	46c0      	nop			; (mov r8, r8)
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	200002bc 	.word	0x200002bc

08003530 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003534:	4b03      	ldr	r3, [pc, #12]	; (8003544 <TIM16_IRQHandler+0x14>)
 8003536:	0018      	movs	r0, r3
 8003538:	f002 fc3a 	bl	8005db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800353c:	46c0      	nop			; (mov r8, r8)
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	20000308 	.word	0x20000308

08003548 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
	return 1;
 800354c:	2301      	movs	r3, #1
}
 800354e:	0018      	movs	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <_kill>:

int _kill(int pid, int sig)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800355e:	f003 ff1d 	bl	800739c <__errno>
 8003562:	0003      	movs	r3, r0
 8003564:	2216      	movs	r2, #22
 8003566:	601a      	str	r2, [r3, #0]
	return -1;
 8003568:	2301      	movs	r3, #1
 800356a:	425b      	negs	r3, r3
}
 800356c:	0018      	movs	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	b002      	add	sp, #8
 8003572:	bd80      	pop	{r7, pc}

08003574 <_exit>:

void _exit (int status)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800357c:	2301      	movs	r3, #1
 800357e:	425a      	negs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	0011      	movs	r1, r2
 8003584:	0018      	movs	r0, r3
 8003586:	f7ff ffe5 	bl	8003554 <_kill>
	while (1) {}		/* Make sure we hang here */
 800358a:	e7fe      	b.n	800358a <_exit+0x16>

0800358c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003598:	2300      	movs	r3, #0
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	e00a      	b.n	80035b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800359e:	e000      	b.n	80035a2 <_read+0x16>
 80035a0:	bf00      	nop
 80035a2:	0001      	movs	r1, r0
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	60ba      	str	r2, [r7, #8]
 80035aa:	b2ca      	uxtb	r2, r1
 80035ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	3301      	adds	r3, #1
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	dbf0      	blt.n	800359e <_read+0x12>
	}

return len;
 80035bc:	687b      	ldr	r3, [r7, #4]
}
 80035be:	0018      	movs	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	b006      	add	sp, #24
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b086      	sub	sp, #24
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	60f8      	str	r0, [r7, #12]
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d2:	2300      	movs	r3, #0
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	e009      	b.n	80035ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	60ba      	str	r2, [r7, #8]
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	0018      	movs	r0, r3
 80035e2:	e000      	b.n	80035e6 <_write+0x20>
 80035e4:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	3301      	adds	r3, #1
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	dbf1      	blt.n	80035d8 <_write+0x12>
	}
	return len;
 80035f4:	687b      	ldr	r3, [r7, #4]
}
 80035f6:	0018      	movs	r0, r3
 80035f8:	46bd      	mov	sp, r7
 80035fa:	b006      	add	sp, #24
 80035fc:	bd80      	pop	{r7, pc}

080035fe <_close>:

int _close(int file)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
	return -1;
 8003606:	2301      	movs	r3, #1
 8003608:	425b      	negs	r3, r3
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	b002      	add	sp, #8
 8003610:	bd80      	pop	{r7, pc}

08003612 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b082      	sub	sp, #8
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
 800361a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	2280      	movs	r2, #128	; 0x80
 8003620:	0192      	lsls	r2, r2, #6
 8003622:	605a      	str	r2, [r3, #4]
	return 0;
 8003624:	2300      	movs	r3, #0
}
 8003626:	0018      	movs	r0, r3
 8003628:	46bd      	mov	sp, r7
 800362a:	b002      	add	sp, #8
 800362c:	bd80      	pop	{r7, pc}

0800362e <_isatty>:

int _isatty(int file)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b082      	sub	sp, #8
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
	return 1;
 8003636:	2301      	movs	r3, #1
}
 8003638:	0018      	movs	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	b002      	add	sp, #8
 800363e:	bd80      	pop	{r7, pc}

08003640 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
	return 0;
 800364c:	2300      	movs	r3, #0
}
 800364e:	0018      	movs	r0, r3
 8003650:	46bd      	mov	sp, r7
 8003652:	b004      	add	sp, #16
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003660:	4a14      	ldr	r2, [pc, #80]	; (80036b4 <_sbrk+0x5c>)
 8003662:	4b15      	ldr	r3, [pc, #84]	; (80036b8 <_sbrk+0x60>)
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800366c:	4b13      	ldr	r3, [pc, #76]	; (80036bc <_sbrk+0x64>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d102      	bne.n	800367a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003674:	4b11      	ldr	r3, [pc, #68]	; (80036bc <_sbrk+0x64>)
 8003676:	4a12      	ldr	r2, [pc, #72]	; (80036c0 <_sbrk+0x68>)
 8003678:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800367a:	4b10      	ldr	r3, [pc, #64]	; (80036bc <_sbrk+0x64>)
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	18d3      	adds	r3, r2, r3
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	429a      	cmp	r2, r3
 8003686:	d207      	bcs.n	8003698 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003688:	f003 fe88 	bl	800739c <__errno>
 800368c:	0003      	movs	r3, r0
 800368e:	220c      	movs	r2, #12
 8003690:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003692:	2301      	movs	r3, #1
 8003694:	425b      	negs	r3, r3
 8003696:	e009      	b.n	80036ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003698:	4b08      	ldr	r3, [pc, #32]	; (80036bc <_sbrk+0x64>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800369e:	4b07      	ldr	r3, [pc, #28]	; (80036bc <_sbrk+0x64>)
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	18d2      	adds	r2, r2, r3
 80036a6:	4b05      	ldr	r3, [pc, #20]	; (80036bc <_sbrk+0x64>)
 80036a8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80036aa:	68fb      	ldr	r3, [r7, #12]
}
 80036ac:	0018      	movs	r0, r3
 80036ae:	46bd      	mov	sp, r7
 80036b0:	b006      	add	sp, #24
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	20002000 	.word	0x20002000
 80036b8:	00000400 	.word	0x00000400
 80036bc:	20000484 	.word	0x20000484
 80036c0:	200004a0 	.word	0x200004a0

080036c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036c8:	46c0      	nop			; (mov r8, r8)
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <new_trigger>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _potentiometer is a Potentiometer object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Trigger object
Trigger *new_trigger(Potentiometer *_potentiometer) {
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b084      	sub	sp, #16
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
	Trigger *trigger = (Trigger*) malloc(sizeof(Trigger));
 80036d6:	2004      	movs	r0, #4
 80036d8:	f003 fe8a 	bl	80073f0 <malloc>
 80036dc:	0003      	movs	r3, r0
 80036de:	60fb      	str	r3, [r7, #12]
	trigger->potentiometer = _potentiometer;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	601a      	str	r2, [r3, #0]
	return trigger;
 80036e6:	68fb      	ldr	r3, [r7, #12]
}
 80036e8:	0018      	movs	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	b004      	add	sp, #16
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <get_trigger_input>:

// REQUIRES: trigger is a Trigger object
// MODIFIES: nothing
// EFFECTS: Returns the currently desired steps being commanded
// by user based on trigger
int16_t get_trigger_input(Trigger *trigger) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
	uint32_t raw_counts = get_potentiometer_input(trigger->potentiometer);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	0018      	movs	r0, r3
 80036fe:	f7ff fce9 	bl	80030d4 <get_potentiometer_input>
 8003702:	0003      	movs	r3, r0
 8003704:	60fb      	str	r3, [r7, #12]
	int16_t steps = raw_counts * TRIGGER_STEPS_PER_POTENTIOMETER_COUNTS;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	b29b      	uxth	r3, r3
 800370a:	4a09      	ldr	r2, [pc, #36]	; (8003730 <get_trigger_input+0x40>)
 800370c:	4353      	muls	r3, r2
 800370e:	b29a      	uxth	r2, r3
 8003710:	210a      	movs	r1, #10
 8003712:	187b      	adds	r3, r7, r1
 8003714:	801a      	strh	r2, [r3, #0]
	int16_t steps_corrected = steps - TRIGGER_OFFSET_STEPS;
 8003716:	2008      	movs	r0, #8
 8003718:	183b      	adds	r3, r7, r0
 800371a:	187a      	adds	r2, r7, r1
 800371c:	8812      	ldrh	r2, [r2, #0]
 800371e:	801a      	strh	r2, [r3, #0]
	return steps_corrected;
 8003720:	183b      	adds	r3, r7, r0
 8003722:	2200      	movs	r2, #0
 8003724:	5e9b      	ldrsh	r3, [r3, r2]
}
 8003726:	0018      	movs	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	b004      	add	sp, #16
 800372c:	bd80      	pop	{r7, pc}
 800372e:	46c0      	nop			; (mov r8, r8)
 8003730:	000005dc 	.word	0x000005dc

08003734 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003734:	480d      	ldr	r0, [pc, #52]	; (800376c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003736:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003738:	f7ff ffc4 	bl	80036c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800373c:	480c      	ldr	r0, [pc, #48]	; (8003770 <LoopForever+0x6>)
  ldr r1, =_edata
 800373e:	490d      	ldr	r1, [pc, #52]	; (8003774 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003740:	4a0d      	ldr	r2, [pc, #52]	; (8003778 <LoopForever+0xe>)
  movs r3, #0
 8003742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003744:	e002      	b.n	800374c <LoopCopyDataInit>

08003746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800374a:	3304      	adds	r3, #4

0800374c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800374c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800374e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003750:	d3f9      	bcc.n	8003746 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003752:	4a0a      	ldr	r2, [pc, #40]	; (800377c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003754:	4c0a      	ldr	r4, [pc, #40]	; (8003780 <LoopForever+0x16>)
  movs r3, #0
 8003756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003758:	e001      	b.n	800375e <LoopFillZerobss>

0800375a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800375a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800375c:	3204      	adds	r2, #4

0800375e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800375e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003760:	d3fb      	bcc.n	800375a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003762:	f003 fe21 	bl	80073a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003766:	f7ff f983 	bl	8002a70 <main>

0800376a <LoopForever>:

LoopForever:
  b LoopForever
 800376a:	e7fe      	b.n	800376a <LoopForever>
  ldr   r0, =_estack
 800376c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003774:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003778:	0800c44c 	.word	0x0800c44c
  ldr r2, =_sbss
 800377c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003780:	2000049c 	.word	0x2000049c

08003784 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003784:	e7fe      	b.n	8003784 <ADC1_IRQHandler>
	...

08003788 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800378e:	1dfb      	adds	r3, r7, #7
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003794:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <HAL_Init+0x3c>)
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <HAL_Init+0x3c>)
 800379a:	2180      	movs	r1, #128	; 0x80
 800379c:	0049      	lsls	r1, r1, #1
 800379e:	430a      	orrs	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037a2:	2003      	movs	r0, #3
 80037a4:	f000 f810 	bl	80037c8 <HAL_InitTick>
 80037a8:	1e03      	subs	r3, r0, #0
 80037aa:	d003      	beq.n	80037b4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80037ac:	1dfb      	adds	r3, r7, #7
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
 80037b2:	e001      	b.n	80037b8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80037b4:	f7ff fcfc 	bl	80031b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037b8:	1dfb      	adds	r3, r7, #7
 80037ba:	781b      	ldrb	r3, [r3, #0]
}
 80037bc:	0018      	movs	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	b002      	add	sp, #8
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40022000 	.word	0x40022000

080037c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80037d0:	230f      	movs	r3, #15
 80037d2:	18fb      	adds	r3, r7, r3
 80037d4:	2200      	movs	r2, #0
 80037d6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80037d8:	4b1d      	ldr	r3, [pc, #116]	; (8003850 <HAL_InitTick+0x88>)
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d02b      	beq.n	8003838 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80037e0:	4b1c      	ldr	r3, [pc, #112]	; (8003854 <HAL_InitTick+0x8c>)
 80037e2:	681c      	ldr	r4, [r3, #0]
 80037e4:	4b1a      	ldr	r3, [pc, #104]	; (8003850 <HAL_InitTick+0x88>)
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	0019      	movs	r1, r3
 80037ea:	23fa      	movs	r3, #250	; 0xfa
 80037ec:	0098      	lsls	r0, r3, #2
 80037ee:	f7fc fca5 	bl	800013c <__udivsi3>
 80037f2:	0003      	movs	r3, r0
 80037f4:	0019      	movs	r1, r3
 80037f6:	0020      	movs	r0, r4
 80037f8:	f7fc fca0 	bl	800013c <__udivsi3>
 80037fc:	0003      	movs	r3, r0
 80037fe:	0018      	movs	r0, r3
 8003800:	f000 ffbf 	bl	8004782 <HAL_SYSTICK_Config>
 8003804:	1e03      	subs	r3, r0, #0
 8003806:	d112      	bne.n	800382e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b03      	cmp	r3, #3
 800380c:	d80a      	bhi.n	8003824 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	2301      	movs	r3, #1
 8003812:	425b      	negs	r3, r3
 8003814:	2200      	movs	r2, #0
 8003816:	0018      	movs	r0, r3
 8003818:	f000 ff8e 	bl	8004738 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800381c:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <HAL_InitTick+0x90>)
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	e00d      	b.n	8003840 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003824:	230f      	movs	r3, #15
 8003826:	18fb      	adds	r3, r7, r3
 8003828:	2201      	movs	r2, #1
 800382a:	701a      	strb	r2, [r3, #0]
 800382c:	e008      	b.n	8003840 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800382e:	230f      	movs	r3, #15
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]
 8003836:	e003      	b.n	8003840 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003838:	230f      	movs	r3, #15
 800383a:	18fb      	adds	r3, r7, r3
 800383c:	2201      	movs	r2, #1
 800383e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003840:	230f      	movs	r3, #15
 8003842:	18fb      	adds	r3, r7, r3
 8003844:	781b      	ldrb	r3, [r3, #0]
}
 8003846:	0018      	movs	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	b005      	add	sp, #20
 800384c:	bd90      	pop	{r4, r7, pc}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	20000008 	.word	0x20000008
 8003854:	20000000 	.word	0x20000000
 8003858:	20000004 	.word	0x20000004

0800385c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003860:	4b05      	ldr	r3, [pc, #20]	; (8003878 <HAL_IncTick+0x1c>)
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	001a      	movs	r2, r3
 8003866:	4b05      	ldr	r3, [pc, #20]	; (800387c <HAL_IncTick+0x20>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	18d2      	adds	r2, r2, r3
 800386c:	4b03      	ldr	r3, [pc, #12]	; (800387c <HAL_IncTick+0x20>)
 800386e:	601a      	str	r2, [r3, #0]
}
 8003870:	46c0      	nop			; (mov r8, r8)
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	20000008 	.word	0x20000008
 800387c:	20000488 	.word	0x20000488

08003880 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  return uwTick;
 8003884:	4b02      	ldr	r3, [pc, #8]	; (8003890 <HAL_GetTick+0x10>)
 8003886:	681b      	ldr	r3, [r3, #0]
}
 8003888:	0018      	movs	r0, r3
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	46c0      	nop			; (mov r8, r8)
 8003890:	20000488 	.word	0x20000488

08003894 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800389c:	f7ff fff0 	bl	8003880 <HAL_GetTick>
 80038a0:	0003      	movs	r3, r0
 80038a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	3301      	adds	r3, #1
 80038ac:	d005      	beq.n	80038ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ae:	4b0a      	ldr	r3, [pc, #40]	; (80038d8 <HAL_Delay+0x44>)
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	001a      	movs	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	189b      	adds	r3, r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	f7ff ffe0 	bl	8003880 <HAL_GetTick>
 80038c0:	0002      	movs	r2, r0
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d8f7      	bhi.n	80038bc <HAL_Delay+0x28>
  {
  }
}
 80038cc:	46c0      	nop			; (mov r8, r8)
 80038ce:	46c0      	nop			; (mov r8, r8)
 80038d0:	46bd      	mov	sp, r7
 80038d2:	b004      	add	sp, #16
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	20000008 	.word	0x20000008

080038dc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a05      	ldr	r2, [pc, #20]	; (8003900 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80038ec:	401a      	ands	r2, r3
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	431a      	orrs	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	601a      	str	r2, [r3, #0]
}
 80038f6:	46c0      	nop			; (mov r8, r8)
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b002      	add	sp, #8
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			; (mov r8, r8)
 8003900:	fe3fffff 	.word	0xfe3fffff

08003904 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	23e0      	movs	r3, #224	; 0xe0
 8003912:	045b      	lsls	r3, r3, #17
 8003914:	4013      	ands	r3, r2
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b002      	add	sp, #8
 800391c:	bd80      	pop	{r7, pc}

0800391e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	2104      	movs	r1, #4
 8003932:	400a      	ands	r2, r1
 8003934:	2107      	movs	r1, #7
 8003936:	4091      	lsls	r1, r2
 8003938:	000a      	movs	r2, r1
 800393a:	43d2      	mvns	r2, r2
 800393c:	401a      	ands	r2, r3
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2104      	movs	r1, #4
 8003942:	400b      	ands	r3, r1
 8003944:	6879      	ldr	r1, [r7, #4]
 8003946:	4099      	lsls	r1, r3
 8003948:	000b      	movs	r3, r1
 800394a:	431a      	orrs	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003950:	46c0      	nop			; (mov r8, r8)
 8003952:	46bd      	mov	sp, r7
 8003954:	b004      	add	sp, #16
 8003956:	bd80      	pop	{r7, pc}

08003958 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	2104      	movs	r1, #4
 800396a:	400a      	ands	r2, r1
 800396c:	2107      	movs	r1, #7
 800396e:	4091      	lsls	r1, r2
 8003970:	000a      	movs	r2, r1
 8003972:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2104      	movs	r1, #4
 8003978:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800397a:	40da      	lsrs	r2, r3
 800397c:	0013      	movs	r3, r2
}
 800397e:	0018      	movs	r0, r3
 8003980:	46bd      	mov	sp, r7
 8003982:	b002      	add	sp, #8
 8003984:	bd80      	pop	{r7, pc}

08003986 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	23c0      	movs	r3, #192	; 0xc0
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	4013      	ands	r3, r2
 8003998:	d101      	bne.n	800399e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800399a:	2301      	movs	r3, #1
 800399c:	e000      	b.n	80039a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800399e:	2300      	movs	r3, #0
}
 80039a0:	0018      	movs	r0, r3
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b002      	add	sp, #8
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	211f      	movs	r1, #31
 80039bc:	400a      	ands	r2, r1
 80039be:	210f      	movs	r1, #15
 80039c0:	4091      	lsls	r1, r2
 80039c2:	000a      	movs	r2, r1
 80039c4:	43d2      	mvns	r2, r2
 80039c6:	401a      	ands	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	0e9b      	lsrs	r3, r3, #26
 80039cc:	210f      	movs	r1, #15
 80039ce:	4019      	ands	r1, r3
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	201f      	movs	r0, #31
 80039d4:	4003      	ands	r3, r0
 80039d6:	4099      	lsls	r1, r3
 80039d8:	000b      	movs	r3, r1
 80039da:	431a      	orrs	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80039e0:	46c0      	nop			; (mov r8, r8)
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b004      	add	sp, #16
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	035b      	lsls	r3, r3, #13
 80039fa:	0b5b      	lsrs	r3, r3, #13
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	b002      	add	sp, #8
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
 8003a12:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	0352      	lsls	r2, r2, #13
 8003a1c:	0b52      	lsrs	r2, r2, #13
 8003a1e:	43d2      	mvns	r2, r2
 8003a20:	401a      	ands	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	b002      	add	sp, #8
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	0212      	lsls	r2, r2, #8
 8003a44:	43d2      	mvns	r2, r2
 8003a46:	401a      	ands	r2, r3
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	6879      	ldr	r1, [r7, #4]
 8003a4e:	400b      	ands	r3, r1
 8003a50:	4904      	ldr	r1, [pc, #16]	; (8003a64 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003a52:	400b      	ands	r3, r1
 8003a54:	431a      	orrs	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003a5a:	46c0      	nop			; (mov r8, r8)
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	b004      	add	sp, #16
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	07ffff00 	.word	0x07ffff00

08003a68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <LL_ADC_EnableInternalRegulator+0x24>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	2280      	movs	r2, #128	; 0x80
 8003a7a:	0552      	lsls	r2, r2, #21
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003a82:	46c0      	nop			; (mov r8, r8)
 8003a84:	46bd      	mov	sp, r7
 8003a86:	b002      	add	sp, #8
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	6fffffe8 	.word	0x6fffffe8

08003a90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689a      	ldr	r2, [r3, #8]
 8003a9c:	2380      	movs	r3, #128	; 0x80
 8003a9e:	055b      	lsls	r3, r3, #21
 8003aa0:	401a      	ands	r2, r3
 8003aa2:	2380      	movs	r3, #128	; 0x80
 8003aa4:	055b      	lsls	r3, r3, #21
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d101      	bne.n	8003aae <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e000      	b.n	8003ab0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a04      	ldr	r2, [pc, #16]	; (8003ad8 <LL_ADC_Enable+0x20>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	2201      	movs	r2, #1
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	7fffffe8 	.word	0x7fffffe8

08003adc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	4a04      	ldr	r2, [pc, #16]	; (8003afc <LL_ADC_Disable+0x20>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	2202      	movs	r2, #2
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b002      	add	sp, #8
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	7fffffe8 	.word	0x7fffffe8

08003b00 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	4013      	ands	r3, r2
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <LL_ADC_IsEnabled+0x18>
 8003b14:	2301      	movs	r3, #1
 8003b16:	e000      	b.n	8003b1a <LL_ADC_IsEnabled+0x1a>
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b002      	add	sp, #8
 8003b20:	bd80      	pop	{r7, pc}
	...

08003b24 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	4a04      	ldr	r2, [pc, #16]	; (8003b44 <LL_ADC_REG_StartConversion+0x20>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	2204      	movs	r2, #4
 8003b36:	431a      	orrs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003b3c:	46c0      	nop			; (mov r8, r8)
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	b002      	add	sp, #8
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	7fffffe8 	.word	0x7fffffe8

08003b48 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	2204      	movs	r2, #4
 8003b56:	4013      	ands	r3, r2
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d101      	bne.n	8003b60 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	0018      	movs	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b002      	add	sp, #8
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b74:	231f      	movs	r3, #31
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	2200      	movs	r2, #0
 8003b7a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003b84:	2300      	movs	r3, #0
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e17f      	b.n	8003e92 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10a      	bne.n	8003bb0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	f7ff fb2b 	bl	80031f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2254      	movs	r2, #84	; 0x54
 8003bac:	2100      	movs	r1, #0
 8003bae:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f7ff ff6b 	bl	8003a90 <LL_ADC_IsInternalRegulatorEnabled>
 8003bba:	1e03      	subs	r3, r0, #0
 8003bbc:	d115      	bne.n	8003bea <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f7ff ff50 	bl	8003a68 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bc8:	4bb4      	ldr	r3, [pc, #720]	; (8003e9c <HAL_ADC_Init+0x330>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	49b4      	ldr	r1, [pc, #720]	; (8003ea0 <HAL_ADC_Init+0x334>)
 8003bce:	0018      	movs	r0, r3
 8003bd0:	f7fc fab4 	bl	800013c <__udivsi3>
 8003bd4:	0003      	movs	r3, r0
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003bdc:	e002      	b.n	8003be4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1f9      	bne.n	8003bde <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f7ff ff4e 	bl	8003a90 <LL_ADC_IsInternalRegulatorEnabled>
 8003bf4:	1e03      	subs	r3, r0, #0
 8003bf6:	d10f      	bne.n	8003c18 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfc:	2210      	movs	r2, #16
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c08:	2201      	movs	r2, #1
 8003c0a:	431a      	orrs	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c10:	231f      	movs	r3, #31
 8003c12:	18fb      	adds	r3, r7, r3
 8003c14:	2201      	movs	r2, #1
 8003c16:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f7ff ff93 	bl	8003b48 <LL_ADC_REG_IsConversionOngoing>
 8003c22:	0003      	movs	r3, r0
 8003c24:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2a:	2210      	movs	r2, #16
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	d000      	beq.n	8003c32 <HAL_ADC_Init+0xc6>
 8003c30:	e122      	b.n	8003e78 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d000      	beq.n	8003c3a <HAL_ADC_Init+0xce>
 8003c38:	e11e      	b.n	8003e78 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c3e:	4a99      	ldr	r2, [pc, #612]	; (8003ea4 <HAL_ADC_Init+0x338>)
 8003c40:	4013      	ands	r3, r2
 8003c42:	2202      	movs	r2, #2
 8003c44:	431a      	orrs	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	0018      	movs	r0, r3
 8003c50:	f7ff ff56 	bl	8003b00 <LL_ADC_IsEnabled>
 8003c54:	1e03      	subs	r3, r0, #0
 8003c56:	d000      	beq.n	8003c5a <HAL_ADC_Init+0xee>
 8003c58:	e0ad      	b.n	8003db6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	7e1b      	ldrb	r3, [r3, #24]
 8003c62:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003c64:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	7e5b      	ldrb	r3, [r3, #25]
 8003c6a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c6c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	7e9b      	ldrb	r3, [r3, #26]
 8003c72:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c74:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_ADC_Init+0x118>
 8003c7e:	2380      	movs	r3, #128	; 0x80
 8003c80:	015b      	lsls	r3, r3, #5
 8003c82:	e000      	b.n	8003c86 <HAL_ADC_Init+0x11a>
 8003c84:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c86:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c8c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	da04      	bge.n	8003ca0 <HAL_ADC_Init+0x134>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	085b      	lsrs	r3, r3, #1
 8003c9e:	e001      	b.n	8003ca4 <HAL_ADC_Init+0x138>
 8003ca0:	2380      	movs	r3, #128	; 0x80
 8003ca2:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8003ca4:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	212c      	movs	r1, #44	; 0x2c
 8003caa:	5c5b      	ldrb	r3, [r3, r1]
 8003cac:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003cae:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	5c9b      	ldrb	r3, [r3, r2]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d115      	bne.n	8003cec <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	7e9b      	ldrb	r3, [r3, #26]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	2280      	movs	r2, #128	; 0x80
 8003ccc:	0252      	lsls	r2, r2, #9
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	e00b      	b.n	8003cec <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd8:	2220      	movs	r2, #32
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00a      	beq.n	8003d0a <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cf8:	23e0      	movs	r3, #224	; 0xe0
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003d02:	4313      	orrs	r3, r2
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	4a65      	ldr	r2, [pc, #404]	; (8003ea8 <HAL_ADC_Init+0x33c>)
 8003d12:	4013      	ands	r3, r2
 8003d14:	0019      	movs	r1, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	0f9b      	lsrs	r3, r3, #30
 8003d26:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	223c      	movs	r2, #60	; 0x3c
 8003d38:	5c9b      	ldrb	r3, [r3, r2]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d111      	bne.n	8003d62 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	0f9b      	lsrs	r3, r3, #30
 8003d44:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d4a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003d50:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003d56:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	4a50      	ldr	r2, [pc, #320]	; (8003eac <HAL_ADC_Init+0x340>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	0019      	movs	r1, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	23c0      	movs	r3, #192	; 0xc0
 8003d7e:	061b      	lsls	r3, r3, #24
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d018      	beq.n	8003db6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d88:	2380      	movs	r3, #128	; 0x80
 8003d8a:	05db      	lsls	r3, r3, #23
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d012      	beq.n	8003db6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	061b      	lsls	r3, r3, #24
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d00c      	beq.n	8003db6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003d9c:	4b44      	ldr	r3, [pc, #272]	; (8003eb0 <HAL_ADC_Init+0x344>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a44      	ldr	r2, [pc, #272]	; (8003eb4 <HAL_ADC_Init+0x348>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	0019      	movs	r1, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	23f0      	movs	r3, #240	; 0xf0
 8003dac:	039b      	lsls	r3, r3, #14
 8003dae:	401a      	ands	r2, r3
 8003db0:	4b3f      	ldr	r3, [pc, #252]	; (8003eb0 <HAL_ADC_Init+0x344>)
 8003db2:	430a      	orrs	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dbe:	001a      	movs	r2, r3
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	f7ff fdac 	bl	800391e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dce:	493a      	ldr	r1, [pc, #232]	; (8003eb8 <HAL_ADC_Init+0x34c>)
 8003dd0:	001a      	movs	r2, r3
 8003dd2:	f7ff fda4 	bl	800391e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d109      	bne.n	8003df2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2110      	movs	r1, #16
 8003dea:	4249      	negs	r1, r1
 8003dec:	430a      	orrs	r2, r1
 8003dee:	629a      	str	r2, [r3, #40]	; 0x28
 8003df0:	e018      	b.n	8003e24 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	2380      	movs	r3, #128	; 0x80
 8003df8:	039b      	lsls	r3, r3, #14
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d112      	bne.n	8003e24 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	221c      	movs	r2, #28
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2210      	movs	r2, #16
 8003e12:	4252      	negs	r2, r2
 8003e14:	409a      	lsls	r2, r3
 8003e16:	0011      	movs	r1, r2
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2100      	movs	r1, #0
 8003e2a:	0018      	movs	r0, r3
 8003e2c:	f7ff fd94 	bl	8003958 <LL_ADC_GetSamplingTimeCommonChannels>
 8003e30:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d10b      	bne.n	8003e52 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e44:	2203      	movs	r2, #3
 8003e46:	4393      	bics	r3, r2
 8003e48:	2201      	movs	r2, #1
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e50:	e01c      	b.n	8003e8c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e56:	2212      	movs	r2, #18
 8003e58:	4393      	bics	r3, r2
 8003e5a:	2210      	movs	r2, #16
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e66:	2201      	movs	r2, #1
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003e6e:	231f      	movs	r3, #31
 8003e70:	18fb      	adds	r3, r7, r3
 8003e72:	2201      	movs	r2, #1
 8003e74:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e76:	e009      	b.n	8003e8c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e7c:	2210      	movs	r2, #16
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003e84:	231f      	movs	r3, #31
 8003e86:	18fb      	adds	r3, r7, r3
 8003e88:	2201      	movs	r2, #1
 8003e8a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003e8c:	231f      	movs	r3, #31
 8003e8e:	18fb      	adds	r3, r7, r3
 8003e90:	781b      	ldrb	r3, [r3, #0]
}
 8003e92:	0018      	movs	r0, r3
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b008      	add	sp, #32
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			; (mov r8, r8)
 8003e9c:	20000000 	.word	0x20000000
 8003ea0:	00030d40 	.word	0x00030d40
 8003ea4:	fffffefd 	.word	0xfffffefd
 8003ea8:	fffe0201 	.word	0xfffe0201
 8003eac:	1ffffc02 	.word	0x1ffffc02
 8003eb0:	40012708 	.word	0x40012708
 8003eb4:	ffc3ffff 	.word	0xffc3ffff
 8003eb8:	07ffff04 	.word	0x07ffff04

08003ebc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003ebc:	b5b0      	push	{r4, r5, r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f7ff fe3b 	bl	8003b48 <LL_ADC_REG_IsConversionOngoing>
 8003ed2:	1e03      	subs	r3, r0, #0
 8003ed4:	d16c      	bne.n	8003fb0 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2254      	movs	r2, #84	; 0x54
 8003eda:	5c9b      	ldrb	r3, [r3, r2]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_ADC_Start_DMA+0x28>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e06c      	b.n	8003fbe <HAL_ADC_Start_DMA+0x102>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2254      	movs	r2, #84	; 0x54
 8003ee8:	2101      	movs	r1, #1
 8003eea:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d113      	bne.n	8003f20 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	0018      	movs	r0, r3
 8003efe:	f7ff fdff 	bl	8003b00 <LL_ADC_IsEnabled>
 8003f02:	1e03      	subs	r3, r0, #0
 8003f04:	d004      	beq.n	8003f10 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	0018      	movs	r0, r3
 8003f0c:	f7ff fde6 	bl	8003adc <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68da      	ldr	r2, [r3, #12]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f20:	2517      	movs	r5, #23
 8003f22:	197c      	adds	r4, r7, r5
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	0018      	movs	r0, r3
 8003f28:	f000 fa46 	bl	80043b8 <ADC_Enable>
 8003f2c:	0003      	movs	r3, r0
 8003f2e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f30:	002c      	movs	r4, r5
 8003f32:	193b      	adds	r3, r7, r4
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d13e      	bne.n	8003fb8 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3e:	4a22      	ldr	r2, [pc, #136]	; (8003fc8 <HAL_ADC_Start_DMA+0x10c>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	2280      	movs	r2, #128	; 0x80
 8003f44:	0052      	lsls	r2, r2, #1
 8003f46:	431a      	orrs	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f56:	4a1d      	ldr	r2, [pc, #116]	; (8003fcc <HAL_ADC_Start_DMA+0x110>)
 8003f58:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f5e:	4a1c      	ldr	r2, [pc, #112]	; (8003fd0 <HAL_ADC_Start_DMA+0x114>)
 8003f60:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f66:	4a1b      	ldr	r2, [pc, #108]	; (8003fd4 <HAL_ADC_Start_DMA+0x118>)
 8003f68:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	221c      	movs	r2, #28
 8003f70:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2254      	movs	r2, #84	; 0x54
 8003f76:	2100      	movs	r1, #0
 8003f78:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2110      	movs	r1, #16
 8003f86:	430a      	orrs	r2, r1
 8003f88:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	3340      	adds	r3, #64	; 0x40
 8003f94:	0019      	movs	r1, r3
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	193c      	adds	r4, r7, r4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f000 fc88 	bl	80048b0 <HAL_DMA_Start_IT>
 8003fa0:	0003      	movs	r3, r0
 8003fa2:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f7ff fdbb 	bl	8003b24 <LL_ADC_REG_StartConversion>
 8003fae:	e003      	b.n	8003fb8 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003fb0:	2317      	movs	r3, #23
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003fb8:	2317      	movs	r3, #23
 8003fba:	18fb      	adds	r3, r7, r3
 8003fbc:	781b      	ldrb	r3, [r3, #0]
}
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	b006      	add	sp, #24
 8003fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8003fc6:	46c0      	nop			; (mov r8, r8)
 8003fc8:	fffff0fe 	.word	0xfffff0fe
 8003fcc:	080044c5 	.word	0x080044c5
 8003fd0:	0800458d 	.word	0x0800458d
 8003fd4:	080045ab 	.word	0x080045ab

08003fd8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003fe0:	46c0      	nop			; (mov r8, r8)
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	b002      	add	sp, #8
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ff0:	46c0      	nop			; (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	b002      	add	sp, #8
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004000:	46c0      	nop			; (mov r8, r8)
 8004002:	46bd      	mov	sp, r7
 8004004:	b002      	add	sp, #8
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004012:	2317      	movs	r3, #23
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2200      	movs	r2, #0
 8004018:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2254      	movs	r2, #84	; 0x54
 8004022:	5c9b      	ldrb	r3, [r3, r2]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_ADC_ConfigChannel+0x24>
 8004028:	2302      	movs	r3, #2
 800402a:	e1c0      	b.n	80043ae <HAL_ADC_ConfigChannel+0x3a6>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2254      	movs	r2, #84	; 0x54
 8004030:	2101      	movs	r1, #1
 8004032:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	0018      	movs	r0, r3
 800403a:	f7ff fd85 	bl	8003b48 <LL_ADC_REG_IsConversionOngoing>
 800403e:	1e03      	subs	r3, r0, #0
 8004040:	d000      	beq.n	8004044 <HAL_ADC_ConfigChannel+0x3c>
 8004042:	e1a3      	b.n	800438c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b02      	cmp	r3, #2
 800404a:	d100      	bne.n	800404e <HAL_ADC_ConfigChannel+0x46>
 800404c:	e143      	b.n	80042d6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	2380      	movs	r3, #128	; 0x80
 8004054:	061b      	lsls	r3, r3, #24
 8004056:	429a      	cmp	r2, r3
 8004058:	d004      	beq.n	8004064 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800405e:	4ac1      	ldr	r2, [pc, #772]	; (8004364 <HAL_ADC_ConfigChannel+0x35c>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d108      	bne.n	8004076 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	0019      	movs	r1, r3
 800406e:	0010      	movs	r0, r2
 8004070:	f7ff fcba 	bl	80039e8 <LL_ADC_REG_SetSequencerChAdd>
 8004074:	e0c9      	b.n	800420a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	211f      	movs	r1, #31
 8004080:	400b      	ands	r3, r1
 8004082:	210f      	movs	r1, #15
 8004084:	4099      	lsls	r1, r3
 8004086:	000b      	movs	r3, r1
 8004088:	43db      	mvns	r3, r3
 800408a:	4013      	ands	r3, r2
 800408c:	0019      	movs	r1, r3
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	035b      	lsls	r3, r3, #13
 8004094:	0b5b      	lsrs	r3, r3, #13
 8004096:	d105      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x9c>
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	0e9b      	lsrs	r3, r3, #26
 800409e:	221f      	movs	r2, #31
 80040a0:	4013      	ands	r3, r2
 80040a2:	e098      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2201      	movs	r2, #1
 80040aa:	4013      	ands	r3, r2
 80040ac:	d000      	beq.n	80040b0 <HAL_ADC_ConfigChannel+0xa8>
 80040ae:	e091      	b.n	80041d4 <HAL_ADC_ConfigChannel+0x1cc>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2202      	movs	r2, #2
 80040b6:	4013      	ands	r3, r2
 80040b8:	d000      	beq.n	80040bc <HAL_ADC_ConfigChannel+0xb4>
 80040ba:	e089      	b.n	80041d0 <HAL_ADC_ConfigChannel+0x1c8>
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2204      	movs	r2, #4
 80040c2:	4013      	ands	r3, r2
 80040c4:	d000      	beq.n	80040c8 <HAL_ADC_ConfigChannel+0xc0>
 80040c6:	e081      	b.n	80041cc <HAL_ADC_ConfigChannel+0x1c4>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2208      	movs	r2, #8
 80040ce:	4013      	ands	r3, r2
 80040d0:	d000      	beq.n	80040d4 <HAL_ADC_ConfigChannel+0xcc>
 80040d2:	e079      	b.n	80041c8 <HAL_ADC_ConfigChannel+0x1c0>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2210      	movs	r2, #16
 80040da:	4013      	ands	r3, r2
 80040dc:	d000      	beq.n	80040e0 <HAL_ADC_ConfigChannel+0xd8>
 80040de:	e071      	b.n	80041c4 <HAL_ADC_ConfigChannel+0x1bc>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2220      	movs	r2, #32
 80040e6:	4013      	ands	r3, r2
 80040e8:	d000      	beq.n	80040ec <HAL_ADC_ConfigChannel+0xe4>
 80040ea:	e069      	b.n	80041c0 <HAL_ADC_ConfigChannel+0x1b8>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2240      	movs	r2, #64	; 0x40
 80040f2:	4013      	ands	r3, r2
 80040f4:	d000      	beq.n	80040f8 <HAL_ADC_ConfigChannel+0xf0>
 80040f6:	e061      	b.n	80041bc <HAL_ADC_ConfigChannel+0x1b4>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2280      	movs	r2, #128	; 0x80
 80040fe:	4013      	ands	r3, r2
 8004100:	d000      	beq.n	8004104 <HAL_ADC_ConfigChannel+0xfc>
 8004102:	e059      	b.n	80041b8 <HAL_ADC_ConfigChannel+0x1b0>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	2380      	movs	r3, #128	; 0x80
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	4013      	ands	r3, r2
 800410e:	d151      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x1ac>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	2380      	movs	r3, #128	; 0x80
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4013      	ands	r3, r2
 800411a:	d149      	bne.n	80041b0 <HAL_ADC_ConfigChannel+0x1a8>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	2380      	movs	r3, #128	; 0x80
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	4013      	ands	r3, r2
 8004126:	d141      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x1a4>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	2380      	movs	r3, #128	; 0x80
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	4013      	ands	r3, r2
 8004132:	d139      	bne.n	80041a8 <HAL_ADC_ConfigChannel+0x1a0>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	2380      	movs	r3, #128	; 0x80
 800413a:	015b      	lsls	r3, r3, #5
 800413c:	4013      	ands	r3, r2
 800413e:	d131      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x19c>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	2380      	movs	r3, #128	; 0x80
 8004146:	019b      	lsls	r3, r3, #6
 8004148:	4013      	ands	r3, r2
 800414a:	d129      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x198>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	2380      	movs	r3, #128	; 0x80
 8004152:	01db      	lsls	r3, r3, #7
 8004154:	4013      	ands	r3, r2
 8004156:	d121      	bne.n	800419c <HAL_ADC_ConfigChannel+0x194>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	2380      	movs	r3, #128	; 0x80
 800415e:	021b      	lsls	r3, r3, #8
 8004160:	4013      	ands	r3, r2
 8004162:	d119      	bne.n	8004198 <HAL_ADC_ConfigChannel+0x190>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	2380      	movs	r3, #128	; 0x80
 800416a:	025b      	lsls	r3, r3, #9
 800416c:	4013      	ands	r3, r2
 800416e:	d111      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x18c>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	2380      	movs	r3, #128	; 0x80
 8004176:	029b      	lsls	r3, r3, #10
 8004178:	4013      	ands	r3, r2
 800417a:	d109      	bne.n	8004190 <HAL_ADC_ConfigChannel+0x188>
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	2380      	movs	r3, #128	; 0x80
 8004182:	02db      	lsls	r3, r3, #11
 8004184:	4013      	ands	r3, r2
 8004186:	d001      	beq.n	800418c <HAL_ADC_ConfigChannel+0x184>
 8004188:	2312      	movs	r3, #18
 800418a:	e024      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 800418c:	2300      	movs	r3, #0
 800418e:	e022      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 8004190:	2311      	movs	r3, #17
 8004192:	e020      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 8004194:	2310      	movs	r3, #16
 8004196:	e01e      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 8004198:	230f      	movs	r3, #15
 800419a:	e01c      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 800419c:	230e      	movs	r3, #14
 800419e:	e01a      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041a0:	230d      	movs	r3, #13
 80041a2:	e018      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041a4:	230c      	movs	r3, #12
 80041a6:	e016      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041a8:	230b      	movs	r3, #11
 80041aa:	e014      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041ac:	230a      	movs	r3, #10
 80041ae:	e012      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041b0:	2309      	movs	r3, #9
 80041b2:	e010      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041b4:	2308      	movs	r3, #8
 80041b6:	e00e      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041b8:	2307      	movs	r3, #7
 80041ba:	e00c      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041bc:	2306      	movs	r3, #6
 80041be:	e00a      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041c0:	2305      	movs	r3, #5
 80041c2:	e008      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041c4:	2304      	movs	r3, #4
 80041c6:	e006      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041c8:	2303      	movs	r3, #3
 80041ca:	e004      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041cc:	2302      	movs	r3, #2
 80041ce:	e002      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041d0:	2301      	movs	r3, #1
 80041d2:	e000      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x1ce>
 80041d4:	2300      	movs	r3, #0
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	6852      	ldr	r2, [r2, #4]
 80041da:	201f      	movs	r0, #31
 80041dc:	4002      	ands	r2, r0
 80041de:	4093      	lsls	r3, r2
 80041e0:	000a      	movs	r2, r1
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	089b      	lsrs	r3, r3, #2
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69db      	ldr	r3, [r3, #28]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d808      	bhi.n	800420a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	6859      	ldr	r1, [r3, #4]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	001a      	movs	r2, r3
 8004206:	f7ff fbcf 	bl	80039a8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6818      	ldr	r0, [r3, #0]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	6819      	ldr	r1, [r3, #0]
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	001a      	movs	r2, r3
 8004218:	f7ff fc0a 	bl	8003a30 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	db00      	blt.n	8004226 <HAL_ADC_ConfigChannel+0x21e>
 8004224:	e0bc      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004226:	4b50      	ldr	r3, [pc, #320]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 8004228:	0018      	movs	r0, r3
 800422a:	f7ff fb6b 	bl	8003904 <LL_ADC_GetCommonPathInternalCh>
 800422e:	0003      	movs	r3, r0
 8004230:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a4d      	ldr	r2, [pc, #308]	; (800436c <HAL_ADC_ConfigChannel+0x364>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d122      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	2380      	movs	r3, #128	; 0x80
 8004240:	041b      	lsls	r3, r3, #16
 8004242:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004244:	d11d      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	2280      	movs	r2, #128	; 0x80
 800424a:	0412      	lsls	r2, r2, #16
 800424c:	4313      	orrs	r3, r2
 800424e:	4a46      	ldr	r2, [pc, #280]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 8004250:	0019      	movs	r1, r3
 8004252:	0010      	movs	r0, r2
 8004254:	f7ff fb42 	bl	80038dc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004258:	4b45      	ldr	r3, [pc, #276]	; (8004370 <HAL_ADC_ConfigChannel+0x368>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4945      	ldr	r1, [pc, #276]	; (8004374 <HAL_ADC_ConfigChannel+0x36c>)
 800425e:	0018      	movs	r0, r3
 8004260:	f7fb ff6c 	bl	800013c <__udivsi3>
 8004264:	0003      	movs	r3, r0
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	0013      	movs	r3, r2
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	189b      	adds	r3, r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004272:	e002      	b.n	800427a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	3b01      	subs	r3, #1
 8004278:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1f9      	bne.n	8004274 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004280:	e08e      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a3c      	ldr	r2, [pc, #240]	; (8004378 <HAL_ADC_ConfigChannel+0x370>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d10e      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	2380      	movs	r3, #128	; 0x80
 8004290:	045b      	lsls	r3, r3, #17
 8004292:	4013      	ands	r3, r2
 8004294:	d109      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	2280      	movs	r2, #128	; 0x80
 800429a:	0452      	lsls	r2, r2, #17
 800429c:	4313      	orrs	r3, r2
 800429e:	4a32      	ldr	r2, [pc, #200]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 80042a0:	0019      	movs	r1, r3
 80042a2:	0010      	movs	r0, r2
 80042a4:	f7ff fb1a 	bl	80038dc <LL_ADC_SetCommonPathInternalCh>
 80042a8:	e07a      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a33      	ldr	r2, [pc, #204]	; (800437c <HAL_ADC_ConfigChannel+0x374>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d000      	beq.n	80042b6 <HAL_ADC_ConfigChannel+0x2ae>
 80042b4:	e074      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	2380      	movs	r3, #128	; 0x80
 80042ba:	03db      	lsls	r3, r3, #15
 80042bc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80042be:	d000      	beq.n	80042c2 <HAL_ADC_ConfigChannel+0x2ba>
 80042c0:	e06e      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	2280      	movs	r2, #128	; 0x80
 80042c6:	03d2      	lsls	r2, r2, #15
 80042c8:	4313      	orrs	r3, r2
 80042ca:	4a27      	ldr	r2, [pc, #156]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 80042cc:	0019      	movs	r1, r3
 80042ce:	0010      	movs	r0, r2
 80042d0:	f7ff fb04 	bl	80038dc <LL_ADC_SetCommonPathInternalCh>
 80042d4:	e064      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	2380      	movs	r3, #128	; 0x80
 80042dc:	061b      	lsls	r3, r3, #24
 80042de:	429a      	cmp	r2, r3
 80042e0:	d004      	beq.n	80042ec <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042e6:	4a1f      	ldr	r2, [pc, #124]	; (8004364 <HAL_ADC_ConfigChannel+0x35c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d107      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	0019      	movs	r1, r3
 80042f6:	0010      	movs	r0, r2
 80042f8:	f7ff fb87 	bl	8003a0a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	da4d      	bge.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004304:	4b18      	ldr	r3, [pc, #96]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 8004306:	0018      	movs	r0, r3
 8004308:	f7ff fafc 	bl	8003904 <LL_ADC_GetCommonPathInternalCh>
 800430c:	0003      	movs	r3, r0
 800430e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a15      	ldr	r2, [pc, #84]	; (800436c <HAL_ADC_ConfigChannel+0x364>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d108      	bne.n	800432c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	4a18      	ldr	r2, [pc, #96]	; (8004380 <HAL_ADC_ConfigChannel+0x378>)
 800431e:	4013      	ands	r3, r2
 8004320:	4a11      	ldr	r2, [pc, #68]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 8004322:	0019      	movs	r1, r3
 8004324:	0010      	movs	r0, r2
 8004326:	f7ff fad9 	bl	80038dc <LL_ADC_SetCommonPathInternalCh>
 800432a:	e039      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a11      	ldr	r2, [pc, #68]	; (8004378 <HAL_ADC_ConfigChannel+0x370>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d108      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	4a12      	ldr	r2, [pc, #72]	; (8004384 <HAL_ADC_ConfigChannel+0x37c>)
 800433a:	4013      	ands	r3, r2
 800433c:	4a0a      	ldr	r2, [pc, #40]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 800433e:	0019      	movs	r1, r3
 8004340:	0010      	movs	r0, r2
 8004342:	f7ff facb 	bl	80038dc <LL_ADC_SetCommonPathInternalCh>
 8004346:	e02b      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0b      	ldr	r2, [pc, #44]	; (800437c <HAL_ADC_ConfigChannel+0x374>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d126      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	4a0c      	ldr	r2, [pc, #48]	; (8004388 <HAL_ADC_ConfigChannel+0x380>)
 8004356:	4013      	ands	r3, r2
 8004358:	4a03      	ldr	r2, [pc, #12]	; (8004368 <HAL_ADC_ConfigChannel+0x360>)
 800435a:	0019      	movs	r1, r3
 800435c:	0010      	movs	r0, r2
 800435e:	f7ff fabd 	bl	80038dc <LL_ADC_SetCommonPathInternalCh>
 8004362:	e01d      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x398>
 8004364:	80000004 	.word	0x80000004
 8004368:	40012708 	.word	0x40012708
 800436c:	b0001000 	.word	0xb0001000
 8004370:	20000000 	.word	0x20000000
 8004374:	00030d40 	.word	0x00030d40
 8004378:	b8004000 	.word	0xb8004000
 800437c:	b4002000 	.word	0xb4002000
 8004380:	ff7fffff 	.word	0xff7fffff
 8004384:	feffffff 	.word	0xfeffffff
 8004388:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004390:	2220      	movs	r2, #32
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004398:	2317      	movs	r3, #23
 800439a:	18fb      	adds	r3, r7, r3
 800439c:	2201      	movs	r2, #1
 800439e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2254      	movs	r2, #84	; 0x54
 80043a4:	2100      	movs	r1, #0
 80043a6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80043a8:	2317      	movs	r3, #23
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	781b      	ldrb	r3, [r3, #0]
}
 80043ae:	0018      	movs	r0, r3
 80043b0:	46bd      	mov	sp, r7
 80043b2:	b006      	add	sp, #24
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	46c0      	nop			; (mov r8, r8)

080043b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	0018      	movs	r0, r3
 80043ca:	f7ff fb99 	bl	8003b00 <LL_ADC_IsEnabled>
 80043ce:	1e03      	subs	r3, r0, #0
 80043d0:	d000      	beq.n	80043d4 <ADC_Enable+0x1c>
 80043d2:	e069      	b.n	80044a8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	4a36      	ldr	r2, [pc, #216]	; (80044b4 <ADC_Enable+0xfc>)
 80043dc:	4013      	ands	r3, r2
 80043de:	d00d      	beq.n	80043fc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e4:	2210      	movs	r2, #16
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f0:	2201      	movs	r2, #1
 80043f2:	431a      	orrs	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e056      	b.n	80044aa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	0018      	movs	r0, r3
 8004402:	f7ff fb59 	bl	8003ab8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8004406:	4b2c      	ldr	r3, [pc, #176]	; (80044b8 <ADC_Enable+0x100>)
 8004408:	0018      	movs	r0, r3
 800440a:	f7ff fa7b 	bl	8003904 <LL_ADC_GetCommonPathInternalCh>
 800440e:	0002      	movs	r2, r0
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	041b      	lsls	r3, r3, #16
 8004414:	4013      	ands	r3, r2
 8004416:	d00f      	beq.n	8004438 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004418:	4b28      	ldr	r3, [pc, #160]	; (80044bc <ADC_Enable+0x104>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4928      	ldr	r1, [pc, #160]	; (80044c0 <ADC_Enable+0x108>)
 800441e:	0018      	movs	r0, r3
 8004420:	f7fb fe8c 	bl	800013c <__udivsi3>
 8004424:	0003      	movs	r3, r0
 8004426:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004428:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800442a:	e002      	b.n	8004432 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	3b01      	subs	r3, #1
 8004430:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1f9      	bne.n	800442c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	7e5b      	ldrb	r3, [r3, #25]
 800443c:	2b01      	cmp	r3, #1
 800443e:	d033      	beq.n	80044a8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004440:	f7ff fa1e 	bl	8003880 <HAL_GetTick>
 8004444:	0003      	movs	r3, r0
 8004446:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004448:	e027      	b.n	800449a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	0018      	movs	r0, r3
 8004450:	f7ff fb56 	bl	8003b00 <LL_ADC_IsEnabled>
 8004454:	1e03      	subs	r3, r0, #0
 8004456:	d104      	bne.n	8004462 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	0018      	movs	r0, r3
 800445e:	f7ff fb2b 	bl	8003ab8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004462:	f7ff fa0d 	bl	8003880 <HAL_GetTick>
 8004466:	0002      	movs	r2, r0
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d914      	bls.n	800449a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2201      	movs	r2, #1
 8004478:	4013      	ands	r3, r2
 800447a:	2b01      	cmp	r3, #1
 800447c:	d00d      	beq.n	800449a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004482:	2210      	movs	r2, #16
 8004484:	431a      	orrs	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448e:	2201      	movs	r2, #1
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e007      	b.n	80044aa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2201      	movs	r2, #1
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d1d0      	bne.n	800444a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	0018      	movs	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	b004      	add	sp, #16
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	80000017 	.word	0x80000017
 80044b8:	40012708 	.word	0x40012708
 80044bc:	20000000 	.word	0x20000000
 80044c0:	00030d40 	.word	0x00030d40

080044c4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d6:	2250      	movs	r2, #80	; 0x50
 80044d8:	4013      	ands	r3, r2
 80044da:	d141      	bne.n	8004560 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044e0:	2280      	movs	r2, #128	; 0x80
 80044e2:	0092      	lsls	r2, r2, #2
 80044e4:	431a      	orrs	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	0018      	movs	r0, r3
 80044f0:	f7ff fa49 	bl	8003986 <LL_ADC_REG_IsTriggerSourceSWStart>
 80044f4:	1e03      	subs	r3, r0, #0
 80044f6:	d02e      	beq.n	8004556 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	7e9b      	ldrb	r3, [r3, #26]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d12a      	bne.n	8004556 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2208      	movs	r2, #8
 8004508:	4013      	ands	r3, r2
 800450a:	2b08      	cmp	r3, #8
 800450c:	d123      	bne.n	8004556 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	0018      	movs	r0, r3
 8004514:	f7ff fb18 	bl	8003b48 <LL_ADC_REG_IsConversionOngoing>
 8004518:	1e03      	subs	r3, r0, #0
 800451a:	d110      	bne.n	800453e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	210c      	movs	r1, #12
 8004528:	438a      	bics	r2, r1
 800452a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	4a15      	ldr	r2, [pc, #84]	; (8004588 <ADC_DMAConvCplt+0xc4>)
 8004532:	4013      	ands	r3, r2
 8004534:	2201      	movs	r2, #1
 8004536:	431a      	orrs	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	659a      	str	r2, [r3, #88]	; 0x58
 800453c:	e00b      	b.n	8004556 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004542:	2220      	movs	r2, #32
 8004544:	431a      	orrs	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800454e:	2201      	movs	r2, #1
 8004550:	431a      	orrs	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	0018      	movs	r0, r3
 800455a:	f7ff fd3d 	bl	8003fd8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800455e:	e00f      	b.n	8004580 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004564:	2210      	movs	r2, #16
 8004566:	4013      	ands	r3, r2
 8004568:	d004      	beq.n	8004574 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	0018      	movs	r0, r3
 800456e:	f7ff fd43 	bl	8003ff8 <HAL_ADC_ErrorCallback>
}
 8004572:	e005      	b.n	8004580 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	0010      	movs	r0, r2
 800457e:	4798      	blx	r3
}
 8004580:	46c0      	nop			; (mov r8, r8)
 8004582:	46bd      	mov	sp, r7
 8004584:	b004      	add	sp, #16
 8004586:	bd80      	pop	{r7, pc}
 8004588:	fffffefe 	.word	0xfffffefe

0800458c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004598:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	0018      	movs	r0, r3
 800459e:	f7ff fd23 	bl	8003fe8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	46bd      	mov	sp, r7
 80045a6:	b004      	add	sp, #16
 80045a8:	bd80      	pop	{r7, pc}

080045aa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b084      	sub	sp, #16
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045bc:	2240      	movs	r2, #64	; 0x40
 80045be:	431a      	orrs	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c8:	2204      	movs	r2, #4
 80045ca:	431a      	orrs	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	0018      	movs	r0, r3
 80045d4:	f7ff fd10 	bl	8003ff8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045d8:	46c0      	nop			; (mov r8, r8)
 80045da:	46bd      	mov	sp, r7
 80045dc:	b004      	add	sp, #16
 80045de:	bd80      	pop	{r7, pc}

080045e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	0002      	movs	r2, r0
 80045e8:	1dfb      	adds	r3, r7, #7
 80045ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80045ec:	1dfb      	adds	r3, r7, #7
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b7f      	cmp	r3, #127	; 0x7f
 80045f2:	d809      	bhi.n	8004608 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045f4:	1dfb      	adds	r3, r7, #7
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	001a      	movs	r2, r3
 80045fa:	231f      	movs	r3, #31
 80045fc:	401a      	ands	r2, r3
 80045fe:	4b04      	ldr	r3, [pc, #16]	; (8004610 <__NVIC_EnableIRQ+0x30>)
 8004600:	2101      	movs	r1, #1
 8004602:	4091      	lsls	r1, r2
 8004604:	000a      	movs	r2, r1
 8004606:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004608:	46c0      	nop			; (mov r8, r8)
 800460a:	46bd      	mov	sp, r7
 800460c:	b002      	add	sp, #8
 800460e:	bd80      	pop	{r7, pc}
 8004610:	e000e100 	.word	0xe000e100

08004614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004614:	b590      	push	{r4, r7, lr}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	0002      	movs	r2, r0
 800461c:	6039      	str	r1, [r7, #0]
 800461e:	1dfb      	adds	r3, r7, #7
 8004620:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004622:	1dfb      	adds	r3, r7, #7
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	2b7f      	cmp	r3, #127	; 0x7f
 8004628:	d828      	bhi.n	800467c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800462a:	4a2f      	ldr	r2, [pc, #188]	; (80046e8 <__NVIC_SetPriority+0xd4>)
 800462c:	1dfb      	adds	r3, r7, #7
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	b25b      	sxtb	r3, r3
 8004632:	089b      	lsrs	r3, r3, #2
 8004634:	33c0      	adds	r3, #192	; 0xc0
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	589b      	ldr	r3, [r3, r2]
 800463a:	1dfa      	adds	r2, r7, #7
 800463c:	7812      	ldrb	r2, [r2, #0]
 800463e:	0011      	movs	r1, r2
 8004640:	2203      	movs	r2, #3
 8004642:	400a      	ands	r2, r1
 8004644:	00d2      	lsls	r2, r2, #3
 8004646:	21ff      	movs	r1, #255	; 0xff
 8004648:	4091      	lsls	r1, r2
 800464a:	000a      	movs	r2, r1
 800464c:	43d2      	mvns	r2, r2
 800464e:	401a      	ands	r2, r3
 8004650:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	019b      	lsls	r3, r3, #6
 8004656:	22ff      	movs	r2, #255	; 0xff
 8004658:	401a      	ands	r2, r3
 800465a:	1dfb      	adds	r3, r7, #7
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	0018      	movs	r0, r3
 8004660:	2303      	movs	r3, #3
 8004662:	4003      	ands	r3, r0
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004668:	481f      	ldr	r0, [pc, #124]	; (80046e8 <__NVIC_SetPriority+0xd4>)
 800466a:	1dfb      	adds	r3, r7, #7
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	b25b      	sxtb	r3, r3
 8004670:	089b      	lsrs	r3, r3, #2
 8004672:	430a      	orrs	r2, r1
 8004674:	33c0      	adds	r3, #192	; 0xc0
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800467a:	e031      	b.n	80046e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800467c:	4a1b      	ldr	r2, [pc, #108]	; (80046ec <__NVIC_SetPriority+0xd8>)
 800467e:	1dfb      	adds	r3, r7, #7
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	0019      	movs	r1, r3
 8004684:	230f      	movs	r3, #15
 8004686:	400b      	ands	r3, r1
 8004688:	3b08      	subs	r3, #8
 800468a:	089b      	lsrs	r3, r3, #2
 800468c:	3306      	adds	r3, #6
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	18d3      	adds	r3, r2, r3
 8004692:	3304      	adds	r3, #4
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	1dfa      	adds	r2, r7, #7
 8004698:	7812      	ldrb	r2, [r2, #0]
 800469a:	0011      	movs	r1, r2
 800469c:	2203      	movs	r2, #3
 800469e:	400a      	ands	r2, r1
 80046a0:	00d2      	lsls	r2, r2, #3
 80046a2:	21ff      	movs	r1, #255	; 0xff
 80046a4:	4091      	lsls	r1, r2
 80046a6:	000a      	movs	r2, r1
 80046a8:	43d2      	mvns	r2, r2
 80046aa:	401a      	ands	r2, r3
 80046ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	019b      	lsls	r3, r3, #6
 80046b2:	22ff      	movs	r2, #255	; 0xff
 80046b4:	401a      	ands	r2, r3
 80046b6:	1dfb      	adds	r3, r7, #7
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	0018      	movs	r0, r3
 80046bc:	2303      	movs	r3, #3
 80046be:	4003      	ands	r3, r0
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046c4:	4809      	ldr	r0, [pc, #36]	; (80046ec <__NVIC_SetPriority+0xd8>)
 80046c6:	1dfb      	adds	r3, r7, #7
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	001c      	movs	r4, r3
 80046cc:	230f      	movs	r3, #15
 80046ce:	4023      	ands	r3, r4
 80046d0:	3b08      	subs	r3, #8
 80046d2:	089b      	lsrs	r3, r3, #2
 80046d4:	430a      	orrs	r2, r1
 80046d6:	3306      	adds	r3, #6
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	18c3      	adds	r3, r0, r3
 80046dc:	3304      	adds	r3, #4
 80046de:	601a      	str	r2, [r3, #0]
}
 80046e0:	46c0      	nop			; (mov r8, r8)
 80046e2:	46bd      	mov	sp, r7
 80046e4:	b003      	add	sp, #12
 80046e6:	bd90      	pop	{r4, r7, pc}
 80046e8:	e000e100 	.word	0xe000e100
 80046ec:	e000ed00 	.word	0xe000ed00

080046f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	1e5a      	subs	r2, r3, #1
 80046fc:	2380      	movs	r3, #128	; 0x80
 80046fe:	045b      	lsls	r3, r3, #17
 8004700:	429a      	cmp	r2, r3
 8004702:	d301      	bcc.n	8004708 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004704:	2301      	movs	r3, #1
 8004706:	e010      	b.n	800472a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004708:	4b0a      	ldr	r3, [pc, #40]	; (8004734 <SysTick_Config+0x44>)
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	3a01      	subs	r2, #1
 800470e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004710:	2301      	movs	r3, #1
 8004712:	425b      	negs	r3, r3
 8004714:	2103      	movs	r1, #3
 8004716:	0018      	movs	r0, r3
 8004718:	f7ff ff7c 	bl	8004614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800471c:	4b05      	ldr	r3, [pc, #20]	; (8004734 <SysTick_Config+0x44>)
 800471e:	2200      	movs	r2, #0
 8004720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004722:	4b04      	ldr	r3, [pc, #16]	; (8004734 <SysTick_Config+0x44>)
 8004724:	2207      	movs	r2, #7
 8004726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004728:	2300      	movs	r3, #0
}
 800472a:	0018      	movs	r0, r3
 800472c:	46bd      	mov	sp, r7
 800472e:	b002      	add	sp, #8
 8004730:	bd80      	pop	{r7, pc}
 8004732:	46c0      	nop			; (mov r8, r8)
 8004734:	e000e010 	.word	0xe000e010

08004738 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	607a      	str	r2, [r7, #4]
 8004742:	210f      	movs	r1, #15
 8004744:	187b      	adds	r3, r7, r1
 8004746:	1c02      	adds	r2, r0, #0
 8004748:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	187b      	adds	r3, r7, r1
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	b25b      	sxtb	r3, r3
 8004752:	0011      	movs	r1, r2
 8004754:	0018      	movs	r0, r3
 8004756:	f7ff ff5d 	bl	8004614 <__NVIC_SetPriority>
}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	b004      	add	sp, #16
 8004760:	bd80      	pop	{r7, pc}

08004762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b082      	sub	sp, #8
 8004766:	af00      	add	r7, sp, #0
 8004768:	0002      	movs	r2, r0
 800476a:	1dfb      	adds	r3, r7, #7
 800476c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800476e:	1dfb      	adds	r3, r7, #7
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	b25b      	sxtb	r3, r3
 8004774:	0018      	movs	r0, r3
 8004776:	f7ff ff33 	bl	80045e0 <__NVIC_EnableIRQ>
}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	46bd      	mov	sp, r7
 800477e:	b002      	add	sp, #8
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b082      	sub	sp, #8
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	0018      	movs	r0, r3
 800478e:	f7ff ffaf 	bl	80046f0 <SysTick_Config>
 8004792:	0003      	movs	r3, r0
}
 8004794:	0018      	movs	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	b002      	add	sp, #8
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e077      	b.n	800489e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a3d      	ldr	r2, [pc, #244]	; (80048a8 <HAL_DMA_Init+0x10c>)
 80047b4:	4694      	mov	ip, r2
 80047b6:	4463      	add	r3, ip
 80047b8:	2114      	movs	r1, #20
 80047ba:	0018      	movs	r0, r3
 80047bc:	f7fb fcbe 	bl	800013c <__udivsi3>
 80047c0:	0003      	movs	r3, r0
 80047c2:	009a      	lsls	r2, r3, #2
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2225      	movs	r2, #37	; 0x25
 80047cc:	2102      	movs	r1, #2
 80047ce:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4934      	ldr	r1, [pc, #208]	; (80048ac <HAL_DMA_Init+0x110>)
 80047dc:	400a      	ands	r2, r1
 80047de:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6819      	ldr	r1, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689a      	ldr	r2, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	431a      	orrs	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	69db      	ldr	r3, [r3, #28]
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a1b      	ldr	r3, [r3, #32]
 800480c:	431a      	orrs	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	0018      	movs	r0, r3
 800481a:	f000 f9c1 	bl	8004ba0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	2380      	movs	r3, #128	; 0x80
 8004824:	01db      	lsls	r3, r3, #7
 8004826:	429a      	cmp	r2, r3
 8004828:	d102      	bne.n	8004830 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004838:	213f      	movs	r1, #63	; 0x3f
 800483a:	400a      	ands	r2, r1
 800483c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004846:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d011      	beq.n	8004874 <HAL_DMA_Init+0xd8>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2b04      	cmp	r3, #4
 8004856:	d80d      	bhi.n	8004874 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	0018      	movs	r0, r3
 800485c:	f000 f9cc 	bl	8004bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004870:	605a      	str	r2, [r3, #4]
 8004872:	e008      	b.n	8004886 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2225      	movs	r2, #37	; 0x25
 8004890:	2101      	movs	r1, #1
 8004892:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2224      	movs	r2, #36	; 0x24
 8004898:	2100      	movs	r1, #0
 800489a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	0018      	movs	r0, r3
 80048a0:	46bd      	mov	sp, r7
 80048a2:	b002      	add	sp, #8
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	bffdfff8 	.word	0xbffdfff8
 80048ac:	ffff800f 	.word	0xffff800f

080048b0 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048be:	2317      	movs	r3, #23
 80048c0:	18fb      	adds	r3, r7, r3
 80048c2:	2200      	movs	r2, #0
 80048c4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2224      	movs	r2, #36	; 0x24
 80048ca:	5c9b      	ldrb	r3, [r3, r2]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_DMA_Start_IT+0x24>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e06f      	b.n	80049b4 <HAL_DMA_Start_IT+0x104>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2224      	movs	r2, #36	; 0x24
 80048d8:	2101      	movs	r1, #1
 80048da:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2225      	movs	r2, #37	; 0x25
 80048e0:	5c9b      	ldrb	r3, [r3, r2]
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d157      	bne.n	8004998 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2225      	movs	r2, #37	; 0x25
 80048ec:	2102      	movs	r1, #2
 80048ee:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2101      	movs	r1, #1
 8004902:	438a      	bics	r2, r1
 8004904:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	68b9      	ldr	r1, [r7, #8]
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 f907 	bl	8004b20 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004916:	2b00      	cmp	r3, #0
 8004918:	d008      	beq.n	800492c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	210e      	movs	r1, #14
 8004926:	430a      	orrs	r2, r1
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	e00f      	b.n	800494c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2104      	movs	r1, #4
 8004938:	438a      	bics	r2, r1
 800493a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	210a      	movs	r1, #10
 8004948:	430a      	orrs	r2, r1
 800494a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	2380      	movs	r3, #128	; 0x80
 8004954:	025b      	lsls	r3, r3, #9
 8004956:	4013      	ands	r3, r2
 8004958:	d008      	beq.n	800496c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004964:	2180      	movs	r1, #128	; 0x80
 8004966:	0049      	lsls	r1, r1, #1
 8004968:	430a      	orrs	r2, r1
 800496a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004970:	2b00      	cmp	r3, #0
 8004972:	d008      	beq.n	8004986 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800497e:	2180      	movs	r1, #128	; 0x80
 8004980:	0049      	lsls	r1, r1, #1
 8004982:	430a      	orrs	r2, r1
 8004984:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2101      	movs	r1, #1
 8004992:	430a      	orrs	r2, r1
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	e00a      	b.n	80049ae <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2280      	movs	r2, #128	; 0x80
 800499c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2224      	movs	r2, #36	; 0x24
 80049a2:	2100      	movs	r1, #0
 80049a4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80049a6:	2317      	movs	r3, #23
 80049a8:	18fb      	adds	r3, r7, r3
 80049aa:	2201      	movs	r2, #1
 80049ac:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80049ae:	2317      	movs	r3, #23
 80049b0:	18fb      	adds	r3, r7, r3
 80049b2:	781b      	ldrb	r3, [r3, #0]
}
 80049b4:	0018      	movs	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b006      	add	sp, #24
 80049ba:	bd80      	pop	{r7, pc}

080049bc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80049c4:	4b55      	ldr	r3, [pc, #340]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	221c      	movs	r2, #28
 80049d8:	4013      	ands	r3, r2
 80049da:	2204      	movs	r2, #4
 80049dc:	409a      	lsls	r2, r3
 80049de:	0013      	movs	r3, r2
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	4013      	ands	r3, r2
 80049e4:	d027      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x7a>
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2204      	movs	r2, #4
 80049ea:	4013      	ands	r3, r2
 80049ec:	d023      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2220      	movs	r2, #32
 80049f6:	4013      	ands	r3, r2
 80049f8:	d107      	bne.n	8004a0a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2104      	movs	r1, #4
 8004a06:	438a      	bics	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004a0a:	4b44      	ldr	r3, [pc, #272]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 8004a0c:	6859      	ldr	r1, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a12:	221c      	movs	r2, #28
 8004a14:	4013      	ands	r3, r2
 8004a16:	2204      	movs	r2, #4
 8004a18:	409a      	lsls	r2, r3
 8004a1a:	4b40      	ldr	r3, [pc, #256]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d100      	bne.n	8004a2a <HAL_DMA_IRQHandler+0x6e>
 8004a28:	e073      	b.n	8004b12 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	0010      	movs	r0, r2
 8004a32:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004a34:	e06d      	b.n	8004b12 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	221c      	movs	r2, #28
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	2202      	movs	r2, #2
 8004a40:	409a      	lsls	r2, r3
 8004a42:	0013      	movs	r3, r2
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	4013      	ands	r3, r2
 8004a48:	d02e      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0xec>
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	4013      	ands	r3, r2
 8004a50:	d02a      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2220      	movs	r2, #32
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	d10b      	bne.n	8004a76 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	210a      	movs	r1, #10
 8004a6a:	438a      	bics	r2, r1
 8004a6c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2225      	movs	r2, #37	; 0x25
 8004a72:	2101      	movs	r1, #1
 8004a74:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004a76:	4b29      	ldr	r3, [pc, #164]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 8004a78:	6859      	ldr	r1, [r3, #4]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	221c      	movs	r2, #28
 8004a80:	4013      	ands	r3, r2
 8004a82:	2202      	movs	r2, #2
 8004a84:	409a      	lsls	r2, r3
 8004a86:	4b25      	ldr	r3, [pc, #148]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2224      	movs	r2, #36	; 0x24
 8004a90:	2100      	movs	r1, #0
 8004a92:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d03a      	beq.n	8004b12 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	0010      	movs	r0, r2
 8004aa4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004aa6:	e034      	b.n	8004b12 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aac:	221c      	movs	r2, #28
 8004aae:	4013      	ands	r3, r2
 8004ab0:	2208      	movs	r2, #8
 8004ab2:	409a      	lsls	r2, r3
 8004ab4:	0013      	movs	r3, r2
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	d02b      	beq.n	8004b14 <HAL_DMA_IRQHandler+0x158>
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2208      	movs	r2, #8
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d027      	beq.n	8004b14 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	210e      	movs	r1, #14
 8004ad0:	438a      	bics	r2, r1
 8004ad2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004ad4:	4b11      	ldr	r3, [pc, #68]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 8004ad6:	6859      	ldr	r1, [r3, #4]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004adc:	221c      	movs	r2, #28
 8004ade:	4013      	ands	r3, r2
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	409a      	lsls	r2, r3
 8004ae4:	4b0d      	ldr	r3, [pc, #52]	; (8004b1c <HAL_DMA_IRQHandler+0x160>)
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2225      	movs	r2, #37	; 0x25
 8004af4:	2101      	movs	r1, #1
 8004af6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2224      	movs	r2, #36	; 0x24
 8004afc:	2100      	movs	r1, #0
 8004afe:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d005      	beq.n	8004b14 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	0010      	movs	r0, r2
 8004b10:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b12:	46c0      	nop			; (mov r8, r8)
 8004b14:	46c0      	nop			; (mov r8, r8)
}
 8004b16:	46bd      	mov	sp, r7
 8004b18:	b004      	add	sp, #16
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	40020000 	.word	0x40020000

08004b20 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
 8004b2c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b36:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d004      	beq.n	8004b4a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004b48:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004b4a:	4b14      	ldr	r3, [pc, #80]	; (8004b9c <DMA_SetConfig+0x7c>)
 8004b4c:	6859      	ldr	r1, [r3, #4]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	221c      	movs	r2, #28
 8004b54:	4013      	ands	r3, r2
 8004b56:	2201      	movs	r2, #1
 8004b58:	409a      	lsls	r2, r3
 8004b5a:	4b10      	ldr	r3, [pc, #64]	; (8004b9c <DMA_SetConfig+0x7c>)
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	2b10      	cmp	r3, #16
 8004b6e:	d108      	bne.n	8004b82 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b80:	e007      	b.n	8004b92 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	60da      	str	r2, [r3, #12]
}
 8004b92:	46c0      	nop			; (mov r8, r8)
 8004b94:	46bd      	mov	sp, r7
 8004b96:	b004      	add	sp, #16
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	46c0      	nop			; (mov r8, r8)
 8004b9c:	40020000 	.word	0x40020000

08004ba0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bac:	089b      	lsrs	r3, r3, #2
 8004bae:	4a10      	ldr	r2, [pc, #64]	; (8004bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004bb0:	4694      	mov	ip, r2
 8004bb2:	4463      	add	r3, ip
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	001a      	movs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	001a      	movs	r2, r3
 8004bc2:	23ff      	movs	r3, #255	; 0xff
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	3b08      	subs	r3, #8
 8004bc8:	2114      	movs	r1, #20
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f7fb fab6 	bl	800013c <__udivsi3>
 8004bd0:	0003      	movs	r3, r0
 8004bd2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a07      	ldr	r2, [pc, #28]	; (8004bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004bd8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	221f      	movs	r2, #31
 8004bde:	4013      	ands	r3, r2
 8004be0:	2201      	movs	r2, #1
 8004be2:	409a      	lsls	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004be8:	46c0      	nop			; (mov r8, r8)
 8004bea:	46bd      	mov	sp, r7
 8004bec:	b004      	add	sp, #16
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	10008200 	.word	0x10008200
 8004bf4:	40020880 	.word	0x40020880

08004bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	223f      	movs	r2, #63	; 0x3f
 8004c06:	4013      	ands	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4a0a      	ldr	r2, [pc, #40]	; (8004c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c0e:	4694      	mov	ip, r2
 8004c10:	4463      	add	r3, ip
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	001a      	movs	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a07      	ldr	r2, [pc, #28]	; (8004c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	2203      	movs	r2, #3
 8004c26:	4013      	ands	r3, r2
 8004c28:	2201      	movs	r2, #1
 8004c2a:	409a      	lsls	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004c30:	46c0      	nop			; (mov r8, r8)
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b004      	add	sp, #16
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	1000823f 	.word	0x1000823f
 8004c3c:	40020940 	.word	0x40020940

08004c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c4e:	e147      	b.n	8004ee0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2101      	movs	r1, #1
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4091      	lsls	r1, r2
 8004c5a:	000a      	movs	r2, r1
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d100      	bne.n	8004c68 <HAL_GPIO_Init+0x28>
 8004c66:	e138      	b.n	8004eda <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d005      	beq.n	8004c80 <HAL_GPIO_Init+0x40>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	2203      	movs	r2, #3
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d130      	bne.n	8004ce2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	2203      	movs	r2, #3
 8004c8c:	409a      	lsls	r2, r3
 8004c8e:	0013      	movs	r3, r2
 8004c90:	43da      	mvns	r2, r3
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	4013      	ands	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	68da      	ldr	r2, [r3, #12]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	409a      	lsls	r2, r3
 8004ca2:	0013      	movs	r3, r2
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	409a      	lsls	r2, r3
 8004cbc:	0013      	movs	r3, r2
 8004cbe:	43da      	mvns	r2, r3
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	091b      	lsrs	r3, r3, #4
 8004ccc:	2201      	movs	r2, #1
 8004cce:	401a      	ands	r2, r3
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	409a      	lsls	r2, r3
 8004cd4:	0013      	movs	r3, r2
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2203      	movs	r2, #3
 8004ce8:	4013      	ands	r3, r2
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	d017      	beq.n	8004d1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	2203      	movs	r2, #3
 8004cfa:	409a      	lsls	r2, r3
 8004cfc:	0013      	movs	r3, r2
 8004cfe:	43da      	mvns	r2, r3
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	4013      	ands	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	409a      	lsls	r2, r3
 8004d10:	0013      	movs	r3, r2
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2203      	movs	r2, #3
 8004d24:	4013      	ands	r3, r2
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d123      	bne.n	8004d72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	08da      	lsrs	r2, r3, #3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	3208      	adds	r2, #8
 8004d32:	0092      	lsls	r2, r2, #2
 8004d34:	58d3      	ldr	r3, [r2, r3]
 8004d36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	2207      	movs	r2, #7
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	220f      	movs	r2, #15
 8004d42:	409a      	lsls	r2, r3
 8004d44:	0013      	movs	r3, r2
 8004d46:	43da      	mvns	r2, r3
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2107      	movs	r1, #7
 8004d56:	400b      	ands	r3, r1
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	409a      	lsls	r2, r3
 8004d5c:	0013      	movs	r3, r2
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	08da      	lsrs	r2, r3, #3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3208      	adds	r2, #8
 8004d6c:	0092      	lsls	r2, r2, #2
 8004d6e:	6939      	ldr	r1, [r7, #16]
 8004d70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	409a      	lsls	r2, r3
 8004d80:	0013      	movs	r3, r2
 8004d82:	43da      	mvns	r2, r3
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	4013      	ands	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2203      	movs	r2, #3
 8004d90:	401a      	ands	r2, r3
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	409a      	lsls	r2, r3
 8004d98:	0013      	movs	r3, r2
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	23c0      	movs	r3, #192	; 0xc0
 8004dac:	029b      	lsls	r3, r3, #10
 8004dae:	4013      	ands	r3, r2
 8004db0:	d100      	bne.n	8004db4 <HAL_GPIO_Init+0x174>
 8004db2:	e092      	b.n	8004eda <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004db4:	4a50      	ldr	r2, [pc, #320]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	089b      	lsrs	r3, r3, #2
 8004dba:	3318      	adds	r3, #24
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	589b      	ldr	r3, [r3, r2]
 8004dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2203      	movs	r2, #3
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	220f      	movs	r2, #15
 8004dcc:	409a      	lsls	r2, r3
 8004dce:	0013      	movs	r3, r2
 8004dd0:	43da      	mvns	r2, r3
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	23a0      	movs	r3, #160	; 0xa0
 8004ddc:	05db      	lsls	r3, r3, #23
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d013      	beq.n	8004e0a <HAL_GPIO_Init+0x1ca>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a45      	ldr	r2, [pc, #276]	; (8004efc <HAL_GPIO_Init+0x2bc>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d00d      	beq.n	8004e06 <HAL_GPIO_Init+0x1c6>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a44      	ldr	r2, [pc, #272]	; (8004f00 <HAL_GPIO_Init+0x2c0>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d007      	beq.n	8004e02 <HAL_GPIO_Init+0x1c2>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a43      	ldr	r2, [pc, #268]	; (8004f04 <HAL_GPIO_Init+0x2c4>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d101      	bne.n	8004dfe <HAL_GPIO_Init+0x1be>
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e006      	b.n	8004e0c <HAL_GPIO_Init+0x1cc>
 8004dfe:	2305      	movs	r3, #5
 8004e00:	e004      	b.n	8004e0c <HAL_GPIO_Init+0x1cc>
 8004e02:	2302      	movs	r3, #2
 8004e04:	e002      	b.n	8004e0c <HAL_GPIO_Init+0x1cc>
 8004e06:	2301      	movs	r3, #1
 8004e08:	e000      	b.n	8004e0c <HAL_GPIO_Init+0x1cc>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	2103      	movs	r1, #3
 8004e10:	400a      	ands	r2, r1
 8004e12:	00d2      	lsls	r2, r2, #3
 8004e14:	4093      	lsls	r3, r2
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004e1c:	4936      	ldr	r1, [pc, #216]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	089b      	lsrs	r3, r3, #2
 8004e22:	3318      	adds	r3, #24
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	693a      	ldr	r2, [r7, #16]
 8004e28:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e2a:	4b33      	ldr	r3, [pc, #204]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	43da      	mvns	r2, r3
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	4013      	ands	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	2380      	movs	r3, #128	; 0x80
 8004e40:	035b      	lsls	r3, r3, #13
 8004e42:	4013      	ands	r3, r2
 8004e44:	d003      	beq.n	8004e4e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e4e:	4b2a      	ldr	r3, [pc, #168]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004e54:	4b28      	ldr	r3, [pc, #160]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	43da      	mvns	r2, r3
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	4013      	ands	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	2380      	movs	r3, #128	; 0x80
 8004e6a:	039b      	lsls	r3, r3, #14
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e78:	4b1f      	ldr	r3, [pc, #124]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004e7e:	4a1e      	ldr	r2, [pc, #120]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004e80:	2384      	movs	r3, #132	; 0x84
 8004e82:	58d3      	ldr	r3, [r2, r3]
 8004e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	43da      	mvns	r2, r3
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	2380      	movs	r3, #128	; 0x80
 8004e96:	029b      	lsls	r3, r3, #10
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d003      	beq.n	8004ea4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ea4:	4914      	ldr	r1, [pc, #80]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004ea6:	2284      	movs	r2, #132	; 0x84
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004eac:	4a12      	ldr	r2, [pc, #72]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004eae:	2380      	movs	r3, #128	; 0x80
 8004eb0:	58d3      	ldr	r3, [r2, r3]
 8004eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	43da      	mvns	r2, r3
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	2380      	movs	r3, #128	; 0x80
 8004ec4:	025b      	lsls	r3, r3, #9
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	d003      	beq.n	8004ed2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004ed2:	4909      	ldr	r1, [pc, #36]	; (8004ef8 <HAL_GPIO_Init+0x2b8>)
 8004ed4:	2280      	movs	r2, #128	; 0x80
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	3301      	adds	r3, #1
 8004ede:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	40da      	lsrs	r2, r3
 8004ee8:	1e13      	subs	r3, r2, #0
 8004eea:	d000      	beq.n	8004eee <HAL_GPIO_Init+0x2ae>
 8004eec:	e6b0      	b.n	8004c50 <HAL_GPIO_Init+0x10>
  }
}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	46c0      	nop			; (mov r8, r8)
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b006      	add	sp, #24
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	40021800 	.word	0x40021800
 8004efc:	50000400 	.word	0x50000400
 8004f00:	50000800 	.word	0x50000800
 8004f04:	50000c00 	.word	0x50000c00

08004f08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	0008      	movs	r0, r1
 8004f12:	0011      	movs	r1, r2
 8004f14:	1cbb      	adds	r3, r7, #2
 8004f16:	1c02      	adds	r2, r0, #0
 8004f18:	801a      	strh	r2, [r3, #0]
 8004f1a:	1c7b      	adds	r3, r7, #1
 8004f1c:	1c0a      	adds	r2, r1, #0
 8004f1e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f20:	1c7b      	adds	r3, r7, #1
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d004      	beq.n	8004f32 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f28:	1cbb      	adds	r3, r7, #2
 8004f2a:	881a      	ldrh	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f30:	e003      	b.n	8004f3a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f32:	1cbb      	adds	r3, r7, #2
 8004f34:	881a      	ldrh	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f3a:	46c0      	nop			; (mov r8, r8)
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	b002      	add	sp, #8
 8004f40:	bd80      	pop	{r7, pc}
	...

08004f44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004f4c:	4b19      	ldr	r3, [pc, #100]	; (8004fb4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a19      	ldr	r2, [pc, #100]	; (8004fb8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	0019      	movs	r1, r3
 8004f56:	4b17      	ldr	r3, [pc, #92]	; (8004fb4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	2380      	movs	r3, #128	; 0x80
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d11f      	bne.n	8004fa8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004f68:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	0013      	movs	r3, r2
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	189b      	adds	r3, r3, r2
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	4912      	ldr	r1, [pc, #72]	; (8004fc0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004f76:	0018      	movs	r0, r3
 8004f78:	f7fb f8e0 	bl	800013c <__udivsi3>
 8004f7c:	0003      	movs	r3, r0
 8004f7e:	3301      	adds	r3, #1
 8004f80:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f82:	e008      	b.n	8004f96 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	e001      	b.n	8004f96 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e009      	b.n	8004faa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f96:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f98:	695a      	ldr	r2, [r3, #20]
 8004f9a:	2380      	movs	r3, #128	; 0x80
 8004f9c:	00db      	lsls	r3, r3, #3
 8004f9e:	401a      	ands	r2, r3
 8004fa0:	2380      	movs	r3, #128	; 0x80
 8004fa2:	00db      	lsls	r3, r3, #3
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d0ed      	beq.n	8004f84 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	0018      	movs	r0, r3
 8004fac:	46bd      	mov	sp, r7
 8004fae:	b004      	add	sp, #16
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	46c0      	nop			; (mov r8, r8)
 8004fb4:	40007000 	.word	0x40007000
 8004fb8:	fffff9ff 	.word	0xfffff9ff
 8004fbc:	20000000 	.word	0x20000000
 8004fc0:	000f4240 	.word	0x000f4240

08004fc4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004fc8:	4b03      	ldr	r3, [pc, #12]	; (8004fd8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004fca:	689a      	ldr	r2, [r3, #8]
 8004fcc:	23e0      	movs	r3, #224	; 0xe0
 8004fce:	01db      	lsls	r3, r3, #7
 8004fd0:	4013      	ands	r3, r2
}
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40021000 	.word	0x40021000

08004fdc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b088      	sub	sp, #32
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e2fe      	b.n	80055ec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	d100      	bne.n	8004ffa <HAL_RCC_OscConfig+0x1e>
 8004ff8:	e07c      	b.n	80050f4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ffa:	4bc3      	ldr	r3, [pc, #780]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	2238      	movs	r2, #56	; 0x38
 8005000:	4013      	ands	r3, r2
 8005002:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005004:	4bc0      	ldr	r3, [pc, #768]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	2203      	movs	r2, #3
 800500a:	4013      	ands	r3, r2
 800500c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	2b10      	cmp	r3, #16
 8005012:	d102      	bne.n	800501a <HAL_RCC_OscConfig+0x3e>
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2b03      	cmp	r3, #3
 8005018:	d002      	beq.n	8005020 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	2b08      	cmp	r3, #8
 800501e:	d10b      	bne.n	8005038 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005020:	4bb9      	ldr	r3, [pc, #740]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	2380      	movs	r3, #128	; 0x80
 8005026:	029b      	lsls	r3, r3, #10
 8005028:	4013      	ands	r3, r2
 800502a:	d062      	beq.n	80050f2 <HAL_RCC_OscConfig+0x116>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d15e      	bne.n	80050f2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e2d9      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	2380      	movs	r3, #128	; 0x80
 800503e:	025b      	lsls	r3, r3, #9
 8005040:	429a      	cmp	r2, r3
 8005042:	d107      	bne.n	8005054 <HAL_RCC_OscConfig+0x78>
 8005044:	4bb0      	ldr	r3, [pc, #704]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	4baf      	ldr	r3, [pc, #700]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800504a:	2180      	movs	r1, #128	; 0x80
 800504c:	0249      	lsls	r1, r1, #9
 800504e:	430a      	orrs	r2, r1
 8005050:	601a      	str	r2, [r3, #0]
 8005052:	e020      	b.n	8005096 <HAL_RCC_OscConfig+0xba>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	23a0      	movs	r3, #160	; 0xa0
 800505a:	02db      	lsls	r3, r3, #11
 800505c:	429a      	cmp	r2, r3
 800505e:	d10e      	bne.n	800507e <HAL_RCC_OscConfig+0xa2>
 8005060:	4ba9      	ldr	r3, [pc, #676]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	4ba8      	ldr	r3, [pc, #672]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005066:	2180      	movs	r1, #128	; 0x80
 8005068:	02c9      	lsls	r1, r1, #11
 800506a:	430a      	orrs	r2, r1
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	4ba6      	ldr	r3, [pc, #664]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	4ba5      	ldr	r3, [pc, #660]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005074:	2180      	movs	r1, #128	; 0x80
 8005076:	0249      	lsls	r1, r1, #9
 8005078:	430a      	orrs	r2, r1
 800507a:	601a      	str	r2, [r3, #0]
 800507c:	e00b      	b.n	8005096 <HAL_RCC_OscConfig+0xba>
 800507e:	4ba2      	ldr	r3, [pc, #648]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	4ba1      	ldr	r3, [pc, #644]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005084:	49a1      	ldr	r1, [pc, #644]	; (800530c <HAL_RCC_OscConfig+0x330>)
 8005086:	400a      	ands	r2, r1
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	4b9f      	ldr	r3, [pc, #636]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b9e      	ldr	r3, [pc, #632]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005090:	499f      	ldr	r1, [pc, #636]	; (8005310 <HAL_RCC_OscConfig+0x334>)
 8005092:	400a      	ands	r2, r1
 8005094:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d014      	beq.n	80050c8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509e:	f7fe fbef 	bl	8003880 <HAL_GetTick>
 80050a2:	0003      	movs	r3, r0
 80050a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a8:	f7fe fbea 	bl	8003880 <HAL_GetTick>
 80050ac:	0002      	movs	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b64      	cmp	r3, #100	; 0x64
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e298      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050ba:	4b93      	ldr	r3, [pc, #588]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	2380      	movs	r3, #128	; 0x80
 80050c0:	029b      	lsls	r3, r3, #10
 80050c2:	4013      	ands	r3, r2
 80050c4:	d0f0      	beq.n	80050a8 <HAL_RCC_OscConfig+0xcc>
 80050c6:	e015      	b.n	80050f4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c8:	f7fe fbda 	bl	8003880 <HAL_GetTick>
 80050cc:	0003      	movs	r3, r0
 80050ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050d0:	e008      	b.n	80050e4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050d2:	f7fe fbd5 	bl	8003880 <HAL_GetTick>
 80050d6:	0002      	movs	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b64      	cmp	r3, #100	; 0x64
 80050de:	d901      	bls.n	80050e4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e283      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050e4:	4b88      	ldr	r3, [pc, #544]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	029b      	lsls	r3, r3, #10
 80050ec:	4013      	ands	r3, r2
 80050ee:	d1f0      	bne.n	80050d2 <HAL_RCC_OscConfig+0xf6>
 80050f0:	e000      	b.n	80050f4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050f2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2202      	movs	r2, #2
 80050fa:	4013      	ands	r3, r2
 80050fc:	d100      	bne.n	8005100 <HAL_RCC_OscConfig+0x124>
 80050fe:	e099      	b.n	8005234 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005100:	4b81      	ldr	r3, [pc, #516]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	2238      	movs	r2, #56	; 0x38
 8005106:	4013      	ands	r3, r2
 8005108:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800510a:	4b7f      	ldr	r3, [pc, #508]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	2203      	movs	r2, #3
 8005110:	4013      	ands	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	2b10      	cmp	r3, #16
 8005118:	d102      	bne.n	8005120 <HAL_RCC_OscConfig+0x144>
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2b02      	cmp	r3, #2
 800511e:	d002      	beq.n	8005126 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d135      	bne.n	8005192 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005126:	4b78      	ldr	r3, [pc, #480]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	2380      	movs	r3, #128	; 0x80
 800512c:	00db      	lsls	r3, r3, #3
 800512e:	4013      	ands	r3, r2
 8005130:	d005      	beq.n	800513e <HAL_RCC_OscConfig+0x162>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e256      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800513e:	4b72      	ldr	r3, [pc, #456]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	4a74      	ldr	r2, [pc, #464]	; (8005314 <HAL_RCC_OscConfig+0x338>)
 8005144:	4013      	ands	r3, r2
 8005146:	0019      	movs	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	695b      	ldr	r3, [r3, #20]
 800514c:	021a      	lsls	r2, r3, #8
 800514e:	4b6e      	ldr	r3, [pc, #440]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005150:	430a      	orrs	r2, r1
 8005152:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d112      	bne.n	8005180 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800515a:	4b6b      	ldr	r3, [pc, #428]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a6e      	ldr	r2, [pc, #440]	; (8005318 <HAL_RCC_OscConfig+0x33c>)
 8005160:	4013      	ands	r3, r2
 8005162:	0019      	movs	r1, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	4b67      	ldr	r3, [pc, #412]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800516a:	430a      	orrs	r2, r1
 800516c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800516e:	4b66      	ldr	r3, [pc, #408]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	0adb      	lsrs	r3, r3, #11
 8005174:	2207      	movs	r2, #7
 8005176:	4013      	ands	r3, r2
 8005178:	4a68      	ldr	r2, [pc, #416]	; (800531c <HAL_RCC_OscConfig+0x340>)
 800517a:	40da      	lsrs	r2, r3
 800517c:	4b68      	ldr	r3, [pc, #416]	; (8005320 <HAL_RCC_OscConfig+0x344>)
 800517e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005180:	4b68      	ldr	r3, [pc, #416]	; (8005324 <HAL_RCC_OscConfig+0x348>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	0018      	movs	r0, r3
 8005186:	f7fe fb1f 	bl	80037c8 <HAL_InitTick>
 800518a:	1e03      	subs	r3, r0, #0
 800518c:	d051      	beq.n	8005232 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e22c      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d030      	beq.n	80051fc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800519a:	4b5b      	ldr	r3, [pc, #364]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a5e      	ldr	r2, [pc, #376]	; (8005318 <HAL_RCC_OscConfig+0x33c>)
 80051a0:	4013      	ands	r3, r2
 80051a2:	0019      	movs	r1, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691a      	ldr	r2, [r3, #16]
 80051a8:	4b57      	ldr	r3, [pc, #348]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051aa:	430a      	orrs	r2, r1
 80051ac:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80051ae:	4b56      	ldr	r3, [pc, #344]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	4b55      	ldr	r3, [pc, #340]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051b4:	2180      	movs	r1, #128	; 0x80
 80051b6:	0049      	lsls	r1, r1, #1
 80051b8:	430a      	orrs	r2, r1
 80051ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051bc:	f7fe fb60 	bl	8003880 <HAL_GetTick>
 80051c0:	0003      	movs	r3, r0
 80051c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051c4:	e008      	b.n	80051d8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c6:	f7fe fb5b 	bl	8003880 <HAL_GetTick>
 80051ca:	0002      	movs	r2, r0
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d901      	bls.n	80051d8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e209      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051d8:	4b4b      	ldr	r3, [pc, #300]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	2380      	movs	r3, #128	; 0x80
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	4013      	ands	r3, r2
 80051e2:	d0f0      	beq.n	80051c6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051e4:	4b48      	ldr	r3, [pc, #288]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	4a4a      	ldr	r2, [pc, #296]	; (8005314 <HAL_RCC_OscConfig+0x338>)
 80051ea:	4013      	ands	r3, r2
 80051ec:	0019      	movs	r1, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	021a      	lsls	r2, r3, #8
 80051f4:	4b44      	ldr	r3, [pc, #272]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051f6:	430a      	orrs	r2, r1
 80051f8:	605a      	str	r2, [r3, #4]
 80051fa:	e01b      	b.n	8005234 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80051fc:	4b42      	ldr	r3, [pc, #264]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	4b41      	ldr	r3, [pc, #260]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005202:	4949      	ldr	r1, [pc, #292]	; (8005328 <HAL_RCC_OscConfig+0x34c>)
 8005204:	400a      	ands	r2, r1
 8005206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005208:	f7fe fb3a 	bl	8003880 <HAL_GetTick>
 800520c:	0003      	movs	r3, r0
 800520e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005210:	e008      	b.n	8005224 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005212:	f7fe fb35 	bl	8003880 <HAL_GetTick>
 8005216:	0002      	movs	r2, r0
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b02      	cmp	r3, #2
 800521e:	d901      	bls.n	8005224 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e1e3      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005224:	4b38      	ldr	r3, [pc, #224]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	2380      	movs	r3, #128	; 0x80
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	4013      	ands	r3, r2
 800522e:	d1f0      	bne.n	8005212 <HAL_RCC_OscConfig+0x236>
 8005230:	e000      	b.n	8005234 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005232:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2208      	movs	r2, #8
 800523a:	4013      	ands	r3, r2
 800523c:	d047      	beq.n	80052ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800523e:	4b32      	ldr	r3, [pc, #200]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	2238      	movs	r2, #56	; 0x38
 8005244:	4013      	ands	r3, r2
 8005246:	2b18      	cmp	r3, #24
 8005248:	d10a      	bne.n	8005260 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800524a:	4b2f      	ldr	r3, [pc, #188]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800524c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800524e:	2202      	movs	r2, #2
 8005250:	4013      	ands	r3, r2
 8005252:	d03c      	beq.n	80052ce <HAL_RCC_OscConfig+0x2f2>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d138      	bne.n	80052ce <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e1c5      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d019      	beq.n	800529c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005268:	4b27      	ldr	r3, [pc, #156]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800526a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800526c:	4b26      	ldr	r3, [pc, #152]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800526e:	2101      	movs	r1, #1
 8005270:	430a      	orrs	r2, r1
 8005272:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005274:	f7fe fb04 	bl	8003880 <HAL_GetTick>
 8005278:	0003      	movs	r3, r0
 800527a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800527c:	e008      	b.n	8005290 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800527e:	f7fe faff 	bl	8003880 <HAL_GetTick>
 8005282:	0002      	movs	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d901      	bls.n	8005290 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e1ad      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005290:	4b1d      	ldr	r3, [pc, #116]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 8005292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005294:	2202      	movs	r2, #2
 8005296:	4013      	ands	r3, r2
 8005298:	d0f1      	beq.n	800527e <HAL_RCC_OscConfig+0x2a2>
 800529a:	e018      	b.n	80052ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800529c:	4b1a      	ldr	r3, [pc, #104]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 800529e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052a0:	4b19      	ldr	r3, [pc, #100]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80052a2:	2101      	movs	r1, #1
 80052a4:	438a      	bics	r2, r1
 80052a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a8:	f7fe faea 	bl	8003880 <HAL_GetTick>
 80052ac:	0003      	movs	r3, r0
 80052ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052b2:	f7fe fae5 	bl	8003880 <HAL_GetTick>
 80052b6:	0002      	movs	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e193      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052c4:	4b10      	ldr	r3, [pc, #64]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80052c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052c8:	2202      	movs	r2, #2
 80052ca:	4013      	ands	r3, r2
 80052cc:	d1f1      	bne.n	80052b2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2204      	movs	r2, #4
 80052d4:	4013      	ands	r3, r2
 80052d6:	d100      	bne.n	80052da <HAL_RCC_OscConfig+0x2fe>
 80052d8:	e0c6      	b.n	8005468 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052da:	231f      	movs	r3, #31
 80052dc:	18fb      	adds	r3, r7, r3
 80052de:	2200      	movs	r2, #0
 80052e0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80052e2:	4b09      	ldr	r3, [pc, #36]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2238      	movs	r2, #56	; 0x38
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b20      	cmp	r3, #32
 80052ec:	d11e      	bne.n	800532c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80052ee:	4b06      	ldr	r3, [pc, #24]	; (8005308 <HAL_RCC_OscConfig+0x32c>)
 80052f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f2:	2202      	movs	r2, #2
 80052f4:	4013      	ands	r3, r2
 80052f6:	d100      	bne.n	80052fa <HAL_RCC_OscConfig+0x31e>
 80052f8:	e0b6      	b.n	8005468 <HAL_RCC_OscConfig+0x48c>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d000      	beq.n	8005304 <HAL_RCC_OscConfig+0x328>
 8005302:	e0b1      	b.n	8005468 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e171      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
 8005308:	40021000 	.word	0x40021000
 800530c:	fffeffff 	.word	0xfffeffff
 8005310:	fffbffff 	.word	0xfffbffff
 8005314:	ffff80ff 	.word	0xffff80ff
 8005318:	ffffc7ff 	.word	0xffffc7ff
 800531c:	00f42400 	.word	0x00f42400
 8005320:	20000000 	.word	0x20000000
 8005324:	20000004 	.word	0x20000004
 8005328:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800532c:	4bb1      	ldr	r3, [pc, #708]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800532e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005330:	2380      	movs	r3, #128	; 0x80
 8005332:	055b      	lsls	r3, r3, #21
 8005334:	4013      	ands	r3, r2
 8005336:	d101      	bne.n	800533c <HAL_RCC_OscConfig+0x360>
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <HAL_RCC_OscConfig+0x362>
 800533c:	2300      	movs	r3, #0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d011      	beq.n	8005366 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005342:	4bac      	ldr	r3, [pc, #688]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005344:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005346:	4bab      	ldr	r3, [pc, #684]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005348:	2180      	movs	r1, #128	; 0x80
 800534a:	0549      	lsls	r1, r1, #21
 800534c:	430a      	orrs	r2, r1
 800534e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005350:	4ba8      	ldr	r3, [pc, #672]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005352:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005354:	2380      	movs	r3, #128	; 0x80
 8005356:	055b      	lsls	r3, r3, #21
 8005358:	4013      	ands	r3, r2
 800535a:	60fb      	str	r3, [r7, #12]
 800535c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800535e:	231f      	movs	r3, #31
 8005360:	18fb      	adds	r3, r7, r3
 8005362:	2201      	movs	r2, #1
 8005364:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005366:	4ba4      	ldr	r3, [pc, #656]	; (80055f8 <HAL_RCC_OscConfig+0x61c>)
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	2380      	movs	r3, #128	; 0x80
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	4013      	ands	r3, r2
 8005370:	d11a      	bne.n	80053a8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005372:	4ba1      	ldr	r3, [pc, #644]	; (80055f8 <HAL_RCC_OscConfig+0x61c>)
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	4ba0      	ldr	r3, [pc, #640]	; (80055f8 <HAL_RCC_OscConfig+0x61c>)
 8005378:	2180      	movs	r1, #128	; 0x80
 800537a:	0049      	lsls	r1, r1, #1
 800537c:	430a      	orrs	r2, r1
 800537e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005380:	f7fe fa7e 	bl	8003880 <HAL_GetTick>
 8005384:	0003      	movs	r3, r0
 8005386:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800538a:	f7fe fa79 	bl	8003880 <HAL_GetTick>
 800538e:	0002      	movs	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e127      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800539c:	4b96      	ldr	r3, [pc, #600]	; (80055f8 <HAL_RCC_OscConfig+0x61c>)
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	2380      	movs	r3, #128	; 0x80
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	4013      	ands	r3, r2
 80053a6:	d0f0      	beq.n	800538a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d106      	bne.n	80053be <HAL_RCC_OscConfig+0x3e2>
 80053b0:	4b90      	ldr	r3, [pc, #576]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053b4:	4b8f      	ldr	r3, [pc, #572]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053b6:	2101      	movs	r1, #1
 80053b8:	430a      	orrs	r2, r1
 80053ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80053bc:	e01c      	b.n	80053f8 <HAL_RCC_OscConfig+0x41c>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	2b05      	cmp	r3, #5
 80053c4:	d10c      	bne.n	80053e0 <HAL_RCC_OscConfig+0x404>
 80053c6:	4b8b      	ldr	r3, [pc, #556]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053ca:	4b8a      	ldr	r3, [pc, #552]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053cc:	2104      	movs	r1, #4
 80053ce:	430a      	orrs	r2, r1
 80053d0:	65da      	str	r2, [r3, #92]	; 0x5c
 80053d2:	4b88      	ldr	r3, [pc, #544]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053d6:	4b87      	ldr	r3, [pc, #540]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053d8:	2101      	movs	r1, #1
 80053da:	430a      	orrs	r2, r1
 80053dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80053de:	e00b      	b.n	80053f8 <HAL_RCC_OscConfig+0x41c>
 80053e0:	4b84      	ldr	r3, [pc, #528]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053e4:	4b83      	ldr	r3, [pc, #524]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053e6:	2101      	movs	r1, #1
 80053e8:	438a      	bics	r2, r1
 80053ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80053ec:	4b81      	ldr	r3, [pc, #516]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053f0:	4b80      	ldr	r3, [pc, #512]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80053f2:	2104      	movs	r1, #4
 80053f4:	438a      	bics	r2, r1
 80053f6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d014      	beq.n	800542a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005400:	f7fe fa3e 	bl	8003880 <HAL_GetTick>
 8005404:	0003      	movs	r3, r0
 8005406:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005408:	e009      	b.n	800541e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800540a:	f7fe fa39 	bl	8003880 <HAL_GetTick>
 800540e:	0002      	movs	r2, r0
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	4a79      	ldr	r2, [pc, #484]	; (80055fc <HAL_RCC_OscConfig+0x620>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d901      	bls.n	800541e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e0e6      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800541e:	4b75      	ldr	r3, [pc, #468]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005422:	2202      	movs	r2, #2
 8005424:	4013      	ands	r3, r2
 8005426:	d0f0      	beq.n	800540a <HAL_RCC_OscConfig+0x42e>
 8005428:	e013      	b.n	8005452 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542a:	f7fe fa29 	bl	8003880 <HAL_GetTick>
 800542e:	0003      	movs	r3, r0
 8005430:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005432:	e009      	b.n	8005448 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005434:	f7fe fa24 	bl	8003880 <HAL_GetTick>
 8005438:	0002      	movs	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	4a6f      	ldr	r2, [pc, #444]	; (80055fc <HAL_RCC_OscConfig+0x620>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e0d1      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005448:	4b6a      	ldr	r3, [pc, #424]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800544a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800544c:	2202      	movs	r2, #2
 800544e:	4013      	ands	r3, r2
 8005450:	d1f0      	bne.n	8005434 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005452:	231f      	movs	r3, #31
 8005454:	18fb      	adds	r3, r7, r3
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d105      	bne.n	8005468 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800545c:	4b65      	ldr	r3, [pc, #404]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800545e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005460:	4b64      	ldr	r3, [pc, #400]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005462:	4967      	ldr	r1, [pc, #412]	; (8005600 <HAL_RCC_OscConfig+0x624>)
 8005464:	400a      	ands	r2, r1
 8005466:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d100      	bne.n	8005472 <HAL_RCC_OscConfig+0x496>
 8005470:	e0bb      	b.n	80055ea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005472:	4b60      	ldr	r3, [pc, #384]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2238      	movs	r2, #56	; 0x38
 8005478:	4013      	ands	r3, r2
 800547a:	2b10      	cmp	r3, #16
 800547c:	d100      	bne.n	8005480 <HAL_RCC_OscConfig+0x4a4>
 800547e:	e07b      	b.n	8005578 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	69db      	ldr	r3, [r3, #28]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d156      	bne.n	8005536 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005488:	4b5a      	ldr	r3, [pc, #360]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	4b59      	ldr	r3, [pc, #356]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800548e:	495d      	ldr	r1, [pc, #372]	; (8005604 <HAL_RCC_OscConfig+0x628>)
 8005490:	400a      	ands	r2, r1
 8005492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005494:	f7fe f9f4 	bl	8003880 <HAL_GetTick>
 8005498:	0003      	movs	r3, r0
 800549a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800549c:	e008      	b.n	80054b0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800549e:	f7fe f9ef 	bl	8003880 <HAL_GetTick>
 80054a2:	0002      	movs	r2, r0
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e09d      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054b0:	4b50      	ldr	r3, [pc, #320]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	2380      	movs	r3, #128	; 0x80
 80054b6:	049b      	lsls	r3, r3, #18
 80054b8:	4013      	ands	r3, r2
 80054ba:	d1f0      	bne.n	800549e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054bc:	4b4d      	ldr	r3, [pc, #308]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	4a51      	ldr	r2, [pc, #324]	; (8005608 <HAL_RCC_OscConfig+0x62c>)
 80054c2:	4013      	ands	r3, r2
 80054c4:	0019      	movs	r1, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1a      	ldr	r2, [r3, #32]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	431a      	orrs	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	431a      	orrs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054dc:	431a      	orrs	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	431a      	orrs	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e8:	431a      	orrs	r2, r3
 80054ea:	4b42      	ldr	r3, [pc, #264]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80054ec:	430a      	orrs	r2, r1
 80054ee:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054f0:	4b40      	ldr	r3, [pc, #256]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	4b3f      	ldr	r3, [pc, #252]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 80054f6:	2180      	movs	r1, #128	; 0x80
 80054f8:	0449      	lsls	r1, r1, #17
 80054fa:	430a      	orrs	r2, r1
 80054fc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80054fe:	4b3d      	ldr	r3, [pc, #244]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	4b3c      	ldr	r3, [pc, #240]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005504:	2180      	movs	r1, #128	; 0x80
 8005506:	0549      	lsls	r1, r1, #21
 8005508:	430a      	orrs	r2, r1
 800550a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550c:	f7fe f9b8 	bl	8003880 <HAL_GetTick>
 8005510:	0003      	movs	r3, r0
 8005512:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005516:	f7fe f9b3 	bl	8003880 <HAL_GetTick>
 800551a:	0002      	movs	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e061      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005528:	4b32      	ldr	r3, [pc, #200]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	2380      	movs	r3, #128	; 0x80
 800552e:	049b      	lsls	r3, r3, #18
 8005530:	4013      	ands	r3, r2
 8005532:	d0f0      	beq.n	8005516 <HAL_RCC_OscConfig+0x53a>
 8005534:	e059      	b.n	80055ea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005536:	4b2f      	ldr	r3, [pc, #188]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	4b2e      	ldr	r3, [pc, #184]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800553c:	4931      	ldr	r1, [pc, #196]	; (8005604 <HAL_RCC_OscConfig+0x628>)
 800553e:	400a      	ands	r2, r1
 8005540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005542:	f7fe f99d 	bl	8003880 <HAL_GetTick>
 8005546:	0003      	movs	r3, r0
 8005548:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800554a:	e008      	b.n	800555e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800554c:	f7fe f998 	bl	8003880 <HAL_GetTick>
 8005550:	0002      	movs	r2, r0
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	2b02      	cmp	r3, #2
 8005558:	d901      	bls.n	800555e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e046      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800555e:	4b25      	ldr	r3, [pc, #148]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	2380      	movs	r3, #128	; 0x80
 8005564:	049b      	lsls	r3, r3, #18
 8005566:	4013      	ands	r3, r2
 8005568:	d1f0      	bne.n	800554c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800556a:	4b22      	ldr	r3, [pc, #136]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	4b21      	ldr	r3, [pc, #132]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005570:	4926      	ldr	r1, [pc, #152]	; (800560c <HAL_RCC_OscConfig+0x630>)
 8005572:	400a      	ands	r2, r1
 8005574:	60da      	str	r2, [r3, #12]
 8005576:	e038      	b.n	80055ea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e033      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005584:	4b1b      	ldr	r3, [pc, #108]	; (80055f4 <HAL_RCC_OscConfig+0x618>)
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2203      	movs	r2, #3
 800558e:	401a      	ands	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	429a      	cmp	r2, r3
 8005596:	d126      	bne.n	80055e6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	2270      	movs	r2, #112	; 0x70
 800559c:	401a      	ands	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d11f      	bne.n	80055e6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	23fe      	movs	r3, #254	; 0xfe
 80055aa:	01db      	lsls	r3, r3, #7
 80055ac:	401a      	ands	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d116      	bne.n	80055e6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055b8:	697a      	ldr	r2, [r7, #20]
 80055ba:	23f8      	movs	r3, #248	; 0xf8
 80055bc:	039b      	lsls	r3, r3, #14
 80055be:	401a      	ands	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d10e      	bne.n	80055e6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	23e0      	movs	r3, #224	; 0xe0
 80055cc:	051b      	lsls	r3, r3, #20
 80055ce:	401a      	ands	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d106      	bne.n	80055e6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	0f5b      	lsrs	r3, r3, #29
 80055dc:	075a      	lsls	r2, r3, #29
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d001      	beq.n	80055ea <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e000      	b.n	80055ec <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	0018      	movs	r0, r3
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b008      	add	sp, #32
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40021000 	.word	0x40021000
 80055f8:	40007000 	.word	0x40007000
 80055fc:	00001388 	.word	0x00001388
 8005600:	efffffff 	.word	0xefffffff
 8005604:	feffffff 	.word	0xfeffffff
 8005608:	11c1808c 	.word	0x11c1808c
 800560c:	eefefffc 	.word	0xeefefffc

08005610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e0e9      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005624:	4b76      	ldr	r3, [pc, #472]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2207      	movs	r2, #7
 800562a:	4013      	ands	r3, r2
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d91e      	bls.n	8005670 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005632:	4b73      	ldr	r3, [pc, #460]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2207      	movs	r2, #7
 8005638:	4393      	bics	r3, r2
 800563a:	0019      	movs	r1, r3
 800563c:	4b70      	ldr	r3, [pc, #448]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	430a      	orrs	r2, r1
 8005642:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005644:	f7fe f91c 	bl	8003880 <HAL_GetTick>
 8005648:	0003      	movs	r3, r0
 800564a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800564c:	e009      	b.n	8005662 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800564e:	f7fe f917 	bl	8003880 <HAL_GetTick>
 8005652:	0002      	movs	r2, r0
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	4a6a      	ldr	r2, [pc, #424]	; (8005804 <HAL_RCC_ClockConfig+0x1f4>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e0ca      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005662:	4b67      	ldr	r3, [pc, #412]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2207      	movs	r2, #7
 8005668:	4013      	ands	r3, r2
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d1ee      	bne.n	800564e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2202      	movs	r2, #2
 8005676:	4013      	ands	r3, r2
 8005678:	d015      	beq.n	80056a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2204      	movs	r2, #4
 8005680:	4013      	ands	r3, r2
 8005682:	d006      	beq.n	8005692 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005684:	4b60      	ldr	r3, [pc, #384]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 8005686:	689a      	ldr	r2, [r3, #8]
 8005688:	4b5f      	ldr	r3, [pc, #380]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 800568a:	21e0      	movs	r1, #224	; 0xe0
 800568c:	01c9      	lsls	r1, r1, #7
 800568e:	430a      	orrs	r2, r1
 8005690:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005692:	4b5d      	ldr	r3, [pc, #372]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	4a5d      	ldr	r2, [pc, #372]	; (800580c <HAL_RCC_ClockConfig+0x1fc>)
 8005698:	4013      	ands	r3, r2
 800569a:	0019      	movs	r1, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	689a      	ldr	r2, [r3, #8]
 80056a0:	4b59      	ldr	r3, [pc, #356]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80056a2:	430a      	orrs	r2, r1
 80056a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2201      	movs	r2, #1
 80056ac:	4013      	ands	r3, r2
 80056ae:	d057      	beq.n	8005760 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d107      	bne.n	80056c8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056b8:	4b53      	ldr	r3, [pc, #332]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	2380      	movs	r3, #128	; 0x80
 80056be:	029b      	lsls	r3, r3, #10
 80056c0:	4013      	ands	r3, r2
 80056c2:	d12b      	bne.n	800571c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e097      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d107      	bne.n	80056e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056d0:	4b4d      	ldr	r3, [pc, #308]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	2380      	movs	r3, #128	; 0x80
 80056d6:	049b      	lsls	r3, r3, #18
 80056d8:	4013      	ands	r3, r2
 80056da:	d11f      	bne.n	800571c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e08b      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d107      	bne.n	80056f8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056e8:	4b47      	ldr	r3, [pc, #284]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	2380      	movs	r3, #128	; 0x80
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	4013      	ands	r3, r2
 80056f2:	d113      	bne.n	800571c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e07f      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2b03      	cmp	r3, #3
 80056fe:	d106      	bne.n	800570e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005700:	4b41      	ldr	r3, [pc, #260]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 8005702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005704:	2202      	movs	r2, #2
 8005706:	4013      	ands	r3, r2
 8005708:	d108      	bne.n	800571c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e074      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800570e:	4b3e      	ldr	r3, [pc, #248]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 8005710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005712:	2202      	movs	r2, #2
 8005714:	4013      	ands	r3, r2
 8005716:	d101      	bne.n	800571c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e06d      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800571c:	4b3a      	ldr	r3, [pc, #232]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	2207      	movs	r2, #7
 8005722:	4393      	bics	r3, r2
 8005724:	0019      	movs	r1, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	4b37      	ldr	r3, [pc, #220]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 800572c:	430a      	orrs	r2, r1
 800572e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005730:	f7fe f8a6 	bl	8003880 <HAL_GetTick>
 8005734:	0003      	movs	r3, r0
 8005736:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005738:	e009      	b.n	800574e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800573a:	f7fe f8a1 	bl	8003880 <HAL_GetTick>
 800573e:	0002      	movs	r2, r0
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <HAL_RCC_ClockConfig+0x1f4>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d901      	bls.n	800574e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e054      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800574e:	4b2e      	ldr	r3, [pc, #184]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	2238      	movs	r2, #56	; 0x38
 8005754:	401a      	ands	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	00db      	lsls	r3, r3, #3
 800575c:	429a      	cmp	r2, r3
 800575e:	d1ec      	bne.n	800573a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005760:	4b27      	ldr	r3, [pc, #156]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2207      	movs	r2, #7
 8005766:	4013      	ands	r3, r2
 8005768:	683a      	ldr	r2, [r7, #0]
 800576a:	429a      	cmp	r2, r3
 800576c:	d21e      	bcs.n	80057ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800576e:	4b24      	ldr	r3, [pc, #144]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2207      	movs	r2, #7
 8005774:	4393      	bics	r3, r2
 8005776:	0019      	movs	r1, r3
 8005778:	4b21      	ldr	r3, [pc, #132]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	430a      	orrs	r2, r1
 800577e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005780:	f7fe f87e 	bl	8003880 <HAL_GetTick>
 8005784:	0003      	movs	r3, r0
 8005786:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005788:	e009      	b.n	800579e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800578a:	f7fe f879 	bl	8003880 <HAL_GetTick>
 800578e:	0002      	movs	r2, r0
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	4a1b      	ldr	r2, [pc, #108]	; (8005804 <HAL_RCC_ClockConfig+0x1f4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d901      	bls.n	800579e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e02c      	b.n	80057f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800579e:	4b18      	ldr	r3, [pc, #96]	; (8005800 <HAL_RCC_ClockConfig+0x1f0>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2207      	movs	r2, #7
 80057a4:	4013      	ands	r3, r2
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d1ee      	bne.n	800578a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2204      	movs	r2, #4
 80057b2:	4013      	ands	r3, r2
 80057b4:	d009      	beq.n	80057ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80057b6:	4b14      	ldr	r3, [pc, #80]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	4a15      	ldr	r2, [pc, #84]	; (8005810 <HAL_RCC_ClockConfig+0x200>)
 80057bc:	4013      	ands	r3, r2
 80057be:	0019      	movs	r1, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	68da      	ldr	r2, [r3, #12]
 80057c4:	4b10      	ldr	r3, [pc, #64]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80057c6:	430a      	orrs	r2, r1
 80057c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80057ca:	f000 f829 	bl	8005820 <HAL_RCC_GetSysClockFreq>
 80057ce:	0001      	movs	r1, r0
 80057d0:	4b0d      	ldr	r3, [pc, #52]	; (8005808 <HAL_RCC_ClockConfig+0x1f8>)
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	0a1b      	lsrs	r3, r3, #8
 80057d6:	220f      	movs	r2, #15
 80057d8:	401a      	ands	r2, r3
 80057da:	4b0e      	ldr	r3, [pc, #56]	; (8005814 <HAL_RCC_ClockConfig+0x204>)
 80057dc:	0092      	lsls	r2, r2, #2
 80057de:	58d3      	ldr	r3, [r2, r3]
 80057e0:	221f      	movs	r2, #31
 80057e2:	4013      	ands	r3, r2
 80057e4:	000a      	movs	r2, r1
 80057e6:	40da      	lsrs	r2, r3
 80057e8:	4b0b      	ldr	r3, [pc, #44]	; (8005818 <HAL_RCC_ClockConfig+0x208>)
 80057ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80057ec:	4b0b      	ldr	r3, [pc, #44]	; (800581c <HAL_RCC_ClockConfig+0x20c>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7fd ffe9 	bl	80037c8 <HAL_InitTick>
 80057f6:	0003      	movs	r3, r0
}
 80057f8:	0018      	movs	r0, r3
 80057fa:	46bd      	mov	sp, r7
 80057fc:	b004      	add	sp, #16
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	40022000 	.word	0x40022000
 8005804:	00001388 	.word	0x00001388
 8005808:	40021000 	.word	0x40021000
 800580c:	fffff0ff 	.word	0xfffff0ff
 8005810:	ffff8fff 	.word	0xffff8fff
 8005814:	0800bf0c 	.word	0x0800bf0c
 8005818:	20000000 	.word	0x20000000
 800581c:	20000004 	.word	0x20000004

08005820 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005826:	4b3c      	ldr	r3, [pc, #240]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	2238      	movs	r2, #56	; 0x38
 800582c:	4013      	ands	r3, r2
 800582e:	d10f      	bne.n	8005850 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005830:	4b39      	ldr	r3, [pc, #228]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	0adb      	lsrs	r3, r3, #11
 8005836:	2207      	movs	r2, #7
 8005838:	4013      	ands	r3, r2
 800583a:	2201      	movs	r2, #1
 800583c:	409a      	lsls	r2, r3
 800583e:	0013      	movs	r3, r2
 8005840:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005842:	6839      	ldr	r1, [r7, #0]
 8005844:	4835      	ldr	r0, [pc, #212]	; (800591c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005846:	f7fa fc79 	bl	800013c <__udivsi3>
 800584a:	0003      	movs	r3, r0
 800584c:	613b      	str	r3, [r7, #16]
 800584e:	e05d      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005850:	4b31      	ldr	r3, [pc, #196]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	2238      	movs	r2, #56	; 0x38
 8005856:	4013      	ands	r3, r2
 8005858:	2b08      	cmp	r3, #8
 800585a:	d102      	bne.n	8005862 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800585c:	4b30      	ldr	r3, [pc, #192]	; (8005920 <HAL_RCC_GetSysClockFreq+0x100>)
 800585e:	613b      	str	r3, [r7, #16]
 8005860:	e054      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005862:	4b2d      	ldr	r3, [pc, #180]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	2238      	movs	r2, #56	; 0x38
 8005868:	4013      	ands	r3, r2
 800586a:	2b10      	cmp	r3, #16
 800586c:	d138      	bne.n	80058e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800586e:	4b2a      	ldr	r3, [pc, #168]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	2203      	movs	r2, #3
 8005874:	4013      	ands	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005878:	4b27      	ldr	r3, [pc, #156]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	091b      	lsrs	r3, r3, #4
 800587e:	2207      	movs	r2, #7
 8005880:	4013      	ands	r3, r2
 8005882:	3301      	adds	r3, #1
 8005884:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2b03      	cmp	r3, #3
 800588a:	d10d      	bne.n	80058a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800588c:	68b9      	ldr	r1, [r7, #8]
 800588e:	4824      	ldr	r0, [pc, #144]	; (8005920 <HAL_RCC_GetSysClockFreq+0x100>)
 8005890:	f7fa fc54 	bl	800013c <__udivsi3>
 8005894:	0003      	movs	r3, r0
 8005896:	0019      	movs	r1, r3
 8005898:	4b1f      	ldr	r3, [pc, #124]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	0a1b      	lsrs	r3, r3, #8
 800589e:	227f      	movs	r2, #127	; 0x7f
 80058a0:	4013      	ands	r3, r2
 80058a2:	434b      	muls	r3, r1
 80058a4:	617b      	str	r3, [r7, #20]
        break;
 80058a6:	e00d      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80058a8:	68b9      	ldr	r1, [r7, #8]
 80058aa:	481c      	ldr	r0, [pc, #112]	; (800591c <HAL_RCC_GetSysClockFreq+0xfc>)
 80058ac:	f7fa fc46 	bl	800013c <__udivsi3>
 80058b0:	0003      	movs	r3, r0
 80058b2:	0019      	movs	r1, r3
 80058b4:	4b18      	ldr	r3, [pc, #96]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	0a1b      	lsrs	r3, r3, #8
 80058ba:	227f      	movs	r2, #127	; 0x7f
 80058bc:	4013      	ands	r3, r2
 80058be:	434b      	muls	r3, r1
 80058c0:	617b      	str	r3, [r7, #20]
        break;
 80058c2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80058c4:	4b14      	ldr	r3, [pc, #80]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	0f5b      	lsrs	r3, r3, #29
 80058ca:	2207      	movs	r2, #7
 80058cc:	4013      	ands	r3, r2
 80058ce:	3301      	adds	r3, #1
 80058d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	6978      	ldr	r0, [r7, #20]
 80058d6:	f7fa fc31 	bl	800013c <__udivsi3>
 80058da:	0003      	movs	r3, r0
 80058dc:	613b      	str	r3, [r7, #16]
 80058de:	e015      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80058e0:	4b0d      	ldr	r3, [pc, #52]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	2238      	movs	r2, #56	; 0x38
 80058e6:	4013      	ands	r3, r2
 80058e8:	2b20      	cmp	r3, #32
 80058ea:	d103      	bne.n	80058f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80058ec:	2380      	movs	r3, #128	; 0x80
 80058ee:	021b      	lsls	r3, r3, #8
 80058f0:	613b      	str	r3, [r7, #16]
 80058f2:	e00b      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80058f4:	4b08      	ldr	r3, [pc, #32]	; (8005918 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	2238      	movs	r2, #56	; 0x38
 80058fa:	4013      	ands	r3, r2
 80058fc:	2b18      	cmp	r3, #24
 80058fe:	d103      	bne.n	8005908 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005900:	23fa      	movs	r3, #250	; 0xfa
 8005902:	01db      	lsls	r3, r3, #7
 8005904:	613b      	str	r3, [r7, #16]
 8005906:	e001      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800590c:	693b      	ldr	r3, [r7, #16]
}
 800590e:	0018      	movs	r0, r3
 8005910:	46bd      	mov	sp, r7
 8005912:	b006      	add	sp, #24
 8005914:	bd80      	pop	{r7, pc}
 8005916:	46c0      	nop			; (mov r8, r8)
 8005918:	40021000 	.word	0x40021000
 800591c:	00f42400 	.word	0x00f42400
 8005920:	007a1200 	.word	0x007a1200

08005924 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005928:	4b02      	ldr	r3, [pc, #8]	; (8005934 <HAL_RCC_GetHCLKFreq+0x10>)
 800592a:	681b      	ldr	r3, [r3, #0]
}
 800592c:	0018      	movs	r0, r3
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	46c0      	nop			; (mov r8, r8)
 8005934:	20000000 	.word	0x20000000

08005938 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005938:	b5b0      	push	{r4, r5, r7, lr}
 800593a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800593c:	f7ff fff2 	bl	8005924 <HAL_RCC_GetHCLKFreq>
 8005940:	0004      	movs	r4, r0
 8005942:	f7ff fb3f 	bl	8004fc4 <LL_RCC_GetAPB1Prescaler>
 8005946:	0003      	movs	r3, r0
 8005948:	0b1a      	lsrs	r2, r3, #12
 800594a:	4b05      	ldr	r3, [pc, #20]	; (8005960 <HAL_RCC_GetPCLK1Freq+0x28>)
 800594c:	0092      	lsls	r2, r2, #2
 800594e:	58d3      	ldr	r3, [r2, r3]
 8005950:	221f      	movs	r2, #31
 8005952:	4013      	ands	r3, r2
 8005954:	40dc      	lsrs	r4, r3
 8005956:	0023      	movs	r3, r4
}
 8005958:	0018      	movs	r0, r3
 800595a:	46bd      	mov	sp, r7
 800595c:	bdb0      	pop	{r4, r5, r7, pc}
 800595e:	46c0      	nop			; (mov r8, r8)
 8005960:	0800bf4c 	.word	0x0800bf4c

08005964 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800596c:	2313      	movs	r3, #19
 800596e:	18fb      	adds	r3, r7, r3
 8005970:	2200      	movs	r2, #0
 8005972:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005974:	2312      	movs	r3, #18
 8005976:	18fb      	adds	r3, r7, r3
 8005978:	2200      	movs	r2, #0
 800597a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	2380      	movs	r3, #128	; 0x80
 8005982:	029b      	lsls	r3, r3, #10
 8005984:	4013      	ands	r3, r2
 8005986:	d100      	bne.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005988:	e0a3      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800598a:	2011      	movs	r0, #17
 800598c:	183b      	adds	r3, r7, r0
 800598e:	2200      	movs	r2, #0
 8005990:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005992:	4ba5      	ldr	r3, [pc, #660]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005994:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005996:	2380      	movs	r3, #128	; 0x80
 8005998:	055b      	lsls	r3, r3, #21
 800599a:	4013      	ands	r3, r2
 800599c:	d110      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800599e:	4ba2      	ldr	r3, [pc, #648]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059a2:	4ba1      	ldr	r3, [pc, #644]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059a4:	2180      	movs	r1, #128	; 0x80
 80059a6:	0549      	lsls	r1, r1, #21
 80059a8:	430a      	orrs	r2, r1
 80059aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80059ac:	4b9e      	ldr	r3, [pc, #632]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059b0:	2380      	movs	r3, #128	; 0x80
 80059b2:	055b      	lsls	r3, r3, #21
 80059b4:	4013      	ands	r3, r2
 80059b6:	60bb      	str	r3, [r7, #8]
 80059b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ba:	183b      	adds	r3, r7, r0
 80059bc:	2201      	movs	r2, #1
 80059be:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059c0:	4b9a      	ldr	r3, [pc, #616]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	4b99      	ldr	r3, [pc, #612]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80059c6:	2180      	movs	r1, #128	; 0x80
 80059c8:	0049      	lsls	r1, r1, #1
 80059ca:	430a      	orrs	r2, r1
 80059cc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059ce:	f7fd ff57 	bl	8003880 <HAL_GetTick>
 80059d2:	0003      	movs	r3, r0
 80059d4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059d6:	e00b      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059d8:	f7fd ff52 	bl	8003880 <HAL_GetTick>
 80059dc:	0002      	movs	r2, r0
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d904      	bls.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80059e6:	2313      	movs	r3, #19
 80059e8:	18fb      	adds	r3, r7, r3
 80059ea:	2203      	movs	r2, #3
 80059ec:	701a      	strb	r2, [r3, #0]
        break;
 80059ee:	e005      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059f0:	4b8e      	ldr	r3, [pc, #568]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	2380      	movs	r3, #128	; 0x80
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	4013      	ands	r3, r2
 80059fa:	d0ed      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80059fc:	2313      	movs	r3, #19
 80059fe:	18fb      	adds	r3, r7, r3
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d154      	bne.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a06:	4b88      	ldr	r3, [pc, #544]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a0a:	23c0      	movs	r3, #192	; 0xc0
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4013      	ands	r3, r2
 8005a10:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d019      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d014      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a22:	4b81      	ldr	r3, [pc, #516]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a26:	4a82      	ldr	r2, [pc, #520]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a2c:	4b7e      	ldr	r3, [pc, #504]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a30:	4b7d      	ldr	r3, [pc, #500]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a32:	2180      	movs	r1, #128	; 0x80
 8005a34:	0249      	lsls	r1, r1, #9
 8005a36:	430a      	orrs	r2, r1
 8005a38:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a3a:	4b7b      	ldr	r3, [pc, #492]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a3e:	4b7a      	ldr	r3, [pc, #488]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a40:	497c      	ldr	r1, [pc, #496]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8005a42:	400a      	ands	r2, r1
 8005a44:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a46:	4b78      	ldr	r3, [pc, #480]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	4013      	ands	r3, r2
 8005a52:	d016      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a54:	f7fd ff14 	bl	8003880 <HAL_GetTick>
 8005a58:	0003      	movs	r3, r0
 8005a5a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a5c:	e00c      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5e:	f7fd ff0f 	bl	8003880 <HAL_GetTick>
 8005a62:	0002      	movs	r2, r0
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	4a73      	ldr	r2, [pc, #460]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d904      	bls.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005a6e:	2313      	movs	r3, #19
 8005a70:	18fb      	adds	r3, r7, r3
 8005a72:	2203      	movs	r2, #3
 8005a74:	701a      	strb	r2, [r3, #0]
            break;
 8005a76:	e004      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a78:	4b6b      	ldr	r3, [pc, #428]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	4013      	ands	r3, r2
 8005a80:	d0ed      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005a82:	2313      	movs	r3, #19
 8005a84:	18fb      	adds	r3, r7, r3
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10a      	bne.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a8c:	4b66      	ldr	r3, [pc, #408]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a90:	4a67      	ldr	r2, [pc, #412]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005a92:	4013      	ands	r3, r2
 8005a94:	0019      	movs	r1, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a9a:	4b63      	ldr	r3, [pc, #396]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005aa0:	e00c      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005aa2:	2312      	movs	r3, #18
 8005aa4:	18fb      	adds	r3, r7, r3
 8005aa6:	2213      	movs	r2, #19
 8005aa8:	18ba      	adds	r2, r7, r2
 8005aaa:	7812      	ldrb	r2, [r2, #0]
 8005aac:	701a      	strb	r2, [r3, #0]
 8005aae:	e005      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab0:	2312      	movs	r3, #18
 8005ab2:	18fb      	adds	r3, r7, r3
 8005ab4:	2213      	movs	r2, #19
 8005ab6:	18ba      	adds	r2, r7, r2
 8005ab8:	7812      	ldrb	r2, [r2, #0]
 8005aba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005abc:	2311      	movs	r3, #17
 8005abe:	18fb      	adds	r3, r7, r3
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d105      	bne.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ac6:	4b58      	ldr	r3, [pc, #352]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ac8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005aca:	4b57      	ldr	r3, [pc, #348]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005acc:	495b      	ldr	r1, [pc, #364]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005ace:	400a      	ands	r2, r1
 8005ad0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d009      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005adc:	4b52      	ldr	r3, [pc, #328]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae0:	2203      	movs	r2, #3
 8005ae2:	4393      	bics	r3, r2
 8005ae4:	0019      	movs	r1, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	4b4f      	ldr	r3, [pc, #316]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005aec:	430a      	orrs	r2, r1
 8005aee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2210      	movs	r2, #16
 8005af6:	4013      	ands	r3, r2
 8005af8:	d009      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005afa:	4b4b      	ldr	r3, [pc, #300]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afe:	4a50      	ldr	r2, [pc, #320]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005b00:	4013      	ands	r3, r2
 8005b02:	0019      	movs	r1, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	4b47      	ldr	r3, [pc, #284]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	2380      	movs	r3, #128	; 0x80
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4013      	ands	r3, r2
 8005b18:	d009      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b1a:	4b43      	ldr	r3, [pc, #268]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1e:	4a49      	ldr	r2, [pc, #292]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	0019      	movs	r1, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	695a      	ldr	r2, [r3, #20]
 8005b28:	4b3f      	ldr	r3, [pc, #252]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	2380      	movs	r3, #128	; 0x80
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	4013      	ands	r3, r2
 8005b38:	d009      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b3a:	4b3b      	ldr	r3, [pc, #236]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b3e:	4a42      	ldr	r2, [pc, #264]	; (8005c48 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	0019      	movs	r1, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	699a      	ldr	r2, [r3, #24]
 8005b48:	4b37      	ldr	r3, [pc, #220]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2220      	movs	r2, #32
 8005b54:	4013      	ands	r3, r2
 8005b56:	d009      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b58:	4b33      	ldr	r3, [pc, #204]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5c:	4a3b      	ldr	r2, [pc, #236]	; (8005c4c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005b5e:	4013      	ands	r3, r2
 8005b60:	0019      	movs	r1, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	4b30      	ldr	r3, [pc, #192]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	2380      	movs	r3, #128	; 0x80
 8005b72:	01db      	lsls	r3, r3, #7
 8005b74:	4013      	ands	r3, r2
 8005b76:	d015      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b78:	4b2b      	ldr	r3, [pc, #172]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	0899      	lsrs	r1, r3, #2
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	69da      	ldr	r2, [r3, #28]
 8005b84:	4b28      	ldr	r3, [pc, #160]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b86:	430a      	orrs	r2, r1
 8005b88:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69da      	ldr	r2, [r3, #28]
 8005b8e:	2380      	movs	r3, #128	; 0x80
 8005b90:	05db      	lsls	r3, r3, #23
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d106      	bne.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b96:	4b24      	ldr	r3, [pc, #144]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	4b23      	ldr	r3, [pc, #140]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b9c:	2180      	movs	r1, #128	; 0x80
 8005b9e:	0249      	lsls	r1, r1, #9
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	2380      	movs	r3, #128	; 0x80
 8005baa:	039b      	lsls	r3, r3, #14
 8005bac:	4013      	ands	r3, r2
 8005bae:	d016      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005bb0:	4b1d      	ldr	r3, [pc, #116]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bb4:	4a26      	ldr	r2, [pc, #152]	; (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	0019      	movs	r1, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1a      	ldr	r2, [r3, #32]
 8005bbe:	4b1a      	ldr	r3, [pc, #104]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1a      	ldr	r2, [r3, #32]
 8005bc8:	2380      	movs	r3, #128	; 0x80
 8005bca:	03db      	lsls	r3, r3, #15
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d106      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005bd0:	4b15      	ldr	r3, [pc, #84]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	4b14      	ldr	r3, [pc, #80]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bd6:	2180      	movs	r1, #128	; 0x80
 8005bd8:	0449      	lsls	r1, r1, #17
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	2380      	movs	r3, #128	; 0x80
 8005be4:	011b      	lsls	r3, r3, #4
 8005be6:	4013      	ands	r3, r2
 8005be8:	d016      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005bea:	4b0f      	ldr	r3, [pc, #60]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bee:	4a19      	ldr	r2, [pc, #100]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	0019      	movs	r1, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	691a      	ldr	r2, [r3, #16]
 8005bf8:	4b0b      	ldr	r3, [pc, #44]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691a      	ldr	r2, [r3, #16]
 8005c02:	2380      	movs	r3, #128	; 0x80
 8005c04:	01db      	lsls	r3, r3, #7
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d106      	bne.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c0a:	4b07      	ldr	r3, [pc, #28]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c0c:	68da      	ldr	r2, [r3, #12]
 8005c0e:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c10:	2180      	movs	r1, #128	; 0x80
 8005c12:	0249      	lsls	r1, r1, #9
 8005c14:	430a      	orrs	r2, r1
 8005c16:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005c18:	2312      	movs	r3, #18
 8005c1a:	18fb      	adds	r3, r7, r3
 8005c1c:	781b      	ldrb	r3, [r3, #0]
}
 8005c1e:	0018      	movs	r0, r3
 8005c20:	46bd      	mov	sp, r7
 8005c22:	b006      	add	sp, #24
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	46c0      	nop			; (mov r8, r8)
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	40007000 	.word	0x40007000
 8005c30:	fffffcff 	.word	0xfffffcff
 8005c34:	fffeffff 	.word	0xfffeffff
 8005c38:	00001388 	.word	0x00001388
 8005c3c:	efffffff 	.word	0xefffffff
 8005c40:	fffff3ff 	.word	0xfffff3ff
 8005c44:	fff3ffff 	.word	0xfff3ffff
 8005c48:	ffcfffff 	.word	0xffcfffff
 8005c4c:	ffffcfff 	.word	0xffffcfff
 8005c50:	ffbfffff 	.word	0xffbfffff
 8005c54:	ffff3fff 	.word	0xffff3fff

08005c58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e04a      	b.n	8005d00 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	223d      	movs	r2, #61	; 0x3d
 8005c6e:	5c9b      	ldrb	r3, [r3, r2]
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d107      	bne.n	8005c86 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	223c      	movs	r2, #60	; 0x3c
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	0018      	movs	r0, r3
 8005c82:	f7fd fb43 	bl	800330c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	223d      	movs	r2, #61	; 0x3d
 8005c8a:	2102      	movs	r1, #2
 8005c8c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	3304      	adds	r3, #4
 8005c96:	0019      	movs	r1, r3
 8005c98:	0010      	movs	r0, r2
 8005c9a:	f000 f9db 	bl	8006054 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2248      	movs	r2, #72	; 0x48
 8005ca2:	2101      	movs	r1, #1
 8005ca4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	223e      	movs	r2, #62	; 0x3e
 8005caa:	2101      	movs	r1, #1
 8005cac:	5499      	strb	r1, [r3, r2]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	223f      	movs	r2, #63	; 0x3f
 8005cb2:	2101      	movs	r1, #1
 8005cb4:	5499      	strb	r1, [r3, r2]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2240      	movs	r2, #64	; 0x40
 8005cba:	2101      	movs	r1, #1
 8005cbc:	5499      	strb	r1, [r3, r2]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2241      	movs	r2, #65	; 0x41
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	5499      	strb	r1, [r3, r2]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2242      	movs	r2, #66	; 0x42
 8005cca:	2101      	movs	r1, #1
 8005ccc:	5499      	strb	r1, [r3, r2]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2243      	movs	r2, #67	; 0x43
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2244      	movs	r2, #68	; 0x44
 8005cda:	2101      	movs	r1, #1
 8005cdc:	5499      	strb	r1, [r3, r2]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2245      	movs	r2, #69	; 0x45
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	5499      	strb	r1, [r3, r2]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2246      	movs	r2, #70	; 0x46
 8005cea:	2101      	movs	r1, #1
 8005cec:	5499      	strb	r1, [r3, r2]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2247      	movs	r2, #71	; 0x47
 8005cf2:	2101      	movs	r1, #1
 8005cf4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	223d      	movs	r2, #61	; 0x3d
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	0018      	movs	r0, r3
 8005d02:	46bd      	mov	sp, r7
 8005d04:	b002      	add	sp, #8
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	223d      	movs	r2, #61	; 0x3d
 8005d14:	5c9b      	ldrb	r3, [r3, r2]
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d001      	beq.n	8005d20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e03d      	b.n	8005d9c <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	223d      	movs	r2, #61	; 0x3d
 8005d24:	2102      	movs	r1, #2
 8005d26:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68da      	ldr	r2, [r3, #12]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2101      	movs	r1, #1
 8005d34:	430a      	orrs	r2, r1
 8005d36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a19      	ldr	r2, [pc, #100]	; (8005da4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d00a      	beq.n	8005d58 <HAL_TIM_Base_Start_IT+0x50>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	2380      	movs	r3, #128	; 0x80
 8005d48:	05db      	lsls	r3, r3, #23
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d004      	beq.n	8005d58 <HAL_TIM_Base_Start_IT+0x50>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a15      	ldr	r2, [pc, #84]	; (8005da8 <HAL_TIM_Base_Start_IT+0xa0>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d116      	bne.n	8005d86 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	4a13      	ldr	r2, [pc, #76]	; (8005dac <HAL_TIM_Base_Start_IT+0xa4>)
 8005d60:	4013      	ands	r3, r2
 8005d62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2b06      	cmp	r3, #6
 8005d68:	d016      	beq.n	8005d98 <HAL_TIM_Base_Start_IT+0x90>
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	2380      	movs	r3, #128	; 0x80
 8005d6e:	025b      	lsls	r3, r3, #9
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d011      	beq.n	8005d98 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2101      	movs	r1, #1
 8005d80:	430a      	orrs	r2, r1
 8005d82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d84:	e008      	b.n	8005d98 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2101      	movs	r1, #1
 8005d92:	430a      	orrs	r2, r1
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	e000      	b.n	8005d9a <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d98:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	b004      	add	sp, #16
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	40012c00 	.word	0x40012c00
 8005da8:	40000400 	.word	0x40000400
 8005dac:	00010007 	.word	0x00010007

08005db0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	2202      	movs	r2, #2
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d124      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	2202      	movs	r2, #2
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d11d      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2203      	movs	r2, #3
 8005dda:	4252      	negs	r2, r2
 8005ddc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	2203      	movs	r2, #3
 8005dec:	4013      	ands	r3, r2
 8005dee:	d004      	beq.n	8005dfa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	0018      	movs	r0, r3
 8005df4:	f000 f916 	bl	8006024 <HAL_TIM_IC_CaptureCallback>
 8005df8:	e007      	b.n	8005e0a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	0018      	movs	r0, r3
 8005dfe:	f000 f909 	bl	8006014 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	0018      	movs	r0, r3
 8005e06:	f000 f915 	bl	8006034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2204      	movs	r2, #4
 8005e18:	4013      	ands	r3, r2
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d125      	bne.n	8005e6a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	2204      	movs	r2, #4
 8005e26:	4013      	ands	r3, r2
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	d11e      	bne.n	8005e6a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2205      	movs	r2, #5
 8005e32:	4252      	negs	r2, r2
 8005e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2202      	movs	r2, #2
 8005e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699a      	ldr	r2, [r3, #24]
 8005e42:	23c0      	movs	r3, #192	; 0xc0
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	4013      	ands	r3, r2
 8005e48:	d004      	beq.n	8005e54 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	0018      	movs	r0, r3
 8005e4e:	f000 f8e9 	bl	8006024 <HAL_TIM_IC_CaptureCallback>
 8005e52:	e007      	b.n	8005e64 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	0018      	movs	r0, r3
 8005e58:	f000 f8dc 	bl	8006014 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	0018      	movs	r0, r3
 8005e60:	f000 f8e8 	bl	8006034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	2208      	movs	r2, #8
 8005e72:	4013      	ands	r3, r2
 8005e74:	2b08      	cmp	r3, #8
 8005e76:	d124      	bne.n	8005ec2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	2208      	movs	r2, #8
 8005e80:	4013      	ands	r3, r2
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d11d      	bne.n	8005ec2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2209      	movs	r2, #9
 8005e8c:	4252      	negs	r2, r2
 8005e8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2204      	movs	r2, #4
 8005e94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69db      	ldr	r3, [r3, #28]
 8005e9c:	2203      	movs	r2, #3
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	d004      	beq.n	8005eac <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f000 f8bd 	bl	8006024 <HAL_TIM_IC_CaptureCallback>
 8005eaa:	e007      	b.n	8005ebc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	0018      	movs	r0, r3
 8005eb0:	f000 f8b0 	bl	8006014 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	0018      	movs	r0, r3
 8005eb8:	f000 f8bc 	bl	8006034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	2210      	movs	r2, #16
 8005eca:	4013      	ands	r3, r2
 8005ecc:	2b10      	cmp	r3, #16
 8005ece:	d125      	bne.n	8005f1c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	2210      	movs	r2, #16
 8005ed8:	4013      	ands	r3, r2
 8005eda:	2b10      	cmp	r3, #16
 8005edc:	d11e      	bne.n	8005f1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2211      	movs	r2, #17
 8005ee4:	4252      	negs	r2, r2
 8005ee6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2208      	movs	r2, #8
 8005eec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	69da      	ldr	r2, [r3, #28]
 8005ef4:	23c0      	movs	r3, #192	; 0xc0
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	4013      	ands	r3, r2
 8005efa:	d004      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	0018      	movs	r0, r3
 8005f00:	f000 f890 	bl	8006024 <HAL_TIM_IC_CaptureCallback>
 8005f04:	e007      	b.n	8005f16 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	0018      	movs	r0, r3
 8005f0a:	f000 f883 	bl	8006014 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f000 f88f 	bl	8006034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	2201      	movs	r2, #1
 8005f24:	4013      	ands	r3, r2
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d10f      	bne.n	8005f4a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	2201      	movs	r2, #1
 8005f32:	4013      	ands	r3, r2
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d108      	bne.n	8005f4a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	4252      	negs	r2, r2
 8005f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	0018      	movs	r0, r3
 8005f46:	f7fc fd7b 	bl	8002a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	2280      	movs	r2, #128	; 0x80
 8005f52:	4013      	ands	r3, r2
 8005f54:	2b80      	cmp	r3, #128	; 0x80
 8005f56:	d10f      	bne.n	8005f78 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	2280      	movs	r2, #128	; 0x80
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b80      	cmp	r3, #128	; 0x80
 8005f64:	d108      	bne.n	8005f78 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2281      	movs	r2, #129	; 0x81
 8005f6c:	4252      	negs	r2, r2
 8005f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	0018      	movs	r0, r3
 8005f74:	f000 f8ec 	bl	8006150 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	691a      	ldr	r2, [r3, #16]
 8005f7e:	2380      	movs	r3, #128	; 0x80
 8005f80:	005b      	lsls	r3, r3, #1
 8005f82:	401a      	ands	r2, r3
 8005f84:	2380      	movs	r3, #128	; 0x80
 8005f86:	005b      	lsls	r3, r3, #1
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d10e      	bne.n	8005faa <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	2280      	movs	r2, #128	; 0x80
 8005f94:	4013      	ands	r3, r2
 8005f96:	2b80      	cmp	r3, #128	; 0x80
 8005f98:	d107      	bne.n	8005faa <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a1c      	ldr	r2, [pc, #112]	; (8006010 <HAL_TIM_IRQHandler+0x260>)
 8005fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	0018      	movs	r0, r3
 8005fa6:	f000 f8db 	bl	8006160 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	2240      	movs	r2, #64	; 0x40
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	2b40      	cmp	r3, #64	; 0x40
 8005fb6:	d10f      	bne.n	8005fd8 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	2240      	movs	r2, #64	; 0x40
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	2b40      	cmp	r3, #64	; 0x40
 8005fc4:	d108      	bne.n	8005fd8 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2241      	movs	r2, #65	; 0x41
 8005fcc:	4252      	negs	r2, r2
 8005fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	0018      	movs	r0, r3
 8005fd4:	f000 f836 	bl	8006044 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	2220      	movs	r2, #32
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d10f      	bne.n	8006006 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	2220      	movs	r2, #32
 8005fee:	4013      	ands	r3, r2
 8005ff0:	2b20      	cmp	r3, #32
 8005ff2:	d108      	bne.n	8006006 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2221      	movs	r2, #33	; 0x21
 8005ffa:	4252      	negs	r2, r2
 8005ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	0018      	movs	r0, r3
 8006002:	f000 f89d 	bl	8006140 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006006:	46c0      	nop			; (mov r8, r8)
 8006008:	46bd      	mov	sp, r7
 800600a:	b002      	add	sp, #8
 800600c:	bd80      	pop	{r7, pc}
 800600e:	46c0      	nop			; (mov r8, r8)
 8006010:	fffffeff 	.word	0xfffffeff

08006014 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800601c:	46c0      	nop			; (mov r8, r8)
 800601e:	46bd      	mov	sp, r7
 8006020:	b002      	add	sp, #8
 8006022:	bd80      	pop	{r7, pc}

08006024 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800602c:	46c0      	nop			; (mov r8, r8)
 800602e:	46bd      	mov	sp, r7
 8006030:	b002      	add	sp, #8
 8006032:	bd80      	pop	{r7, pc}

08006034 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800603c:	46c0      	nop			; (mov r8, r8)
 800603e:	46bd      	mov	sp, r7
 8006040:	b002      	add	sp, #8
 8006042:	bd80      	pop	{r7, pc}

08006044 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800604c:	46c0      	nop			; (mov r8, r8)
 800604e:	46bd      	mov	sp, r7
 8006050:	b002      	add	sp, #8
 8006052:	bd80      	pop	{r7, pc}

08006054 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a30      	ldr	r2, [pc, #192]	; (8006128 <TIM_Base_SetConfig+0xd4>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d008      	beq.n	800607e <TIM_Base_SetConfig+0x2a>
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	2380      	movs	r3, #128	; 0x80
 8006070:	05db      	lsls	r3, r3, #23
 8006072:	429a      	cmp	r2, r3
 8006074:	d003      	beq.n	800607e <TIM_Base_SetConfig+0x2a>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a2c      	ldr	r2, [pc, #176]	; (800612c <TIM_Base_SetConfig+0xd8>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d108      	bne.n	8006090 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2270      	movs	r2, #112	; 0x70
 8006082:	4393      	bics	r3, r2
 8006084:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	4313      	orrs	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a25      	ldr	r2, [pc, #148]	; (8006128 <TIM_Base_SetConfig+0xd4>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d014      	beq.n	80060c2 <TIM_Base_SetConfig+0x6e>
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	2380      	movs	r3, #128	; 0x80
 800609c:	05db      	lsls	r3, r3, #23
 800609e:	429a      	cmp	r2, r3
 80060a0:	d00f      	beq.n	80060c2 <TIM_Base_SetConfig+0x6e>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a21      	ldr	r2, [pc, #132]	; (800612c <TIM_Base_SetConfig+0xd8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d00b      	beq.n	80060c2 <TIM_Base_SetConfig+0x6e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a20      	ldr	r2, [pc, #128]	; (8006130 <TIM_Base_SetConfig+0xdc>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d007      	beq.n	80060c2 <TIM_Base_SetConfig+0x6e>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a1f      	ldr	r2, [pc, #124]	; (8006134 <TIM_Base_SetConfig+0xe0>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d003      	beq.n	80060c2 <TIM_Base_SetConfig+0x6e>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a1e      	ldr	r2, [pc, #120]	; (8006138 <TIM_Base_SetConfig+0xe4>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d108      	bne.n	80060d4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	4a1d      	ldr	r2, [pc, #116]	; (800613c <TIM_Base_SetConfig+0xe8>)
 80060c6:	4013      	ands	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2280      	movs	r2, #128	; 0x80
 80060d8:	4393      	bics	r3, r2
 80060da:	001a      	movs	r2, r3
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	689a      	ldr	r2, [r3, #8]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a0a      	ldr	r2, [pc, #40]	; (8006128 <TIM_Base_SetConfig+0xd4>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d007      	beq.n	8006112 <TIM_Base_SetConfig+0xbe>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a0b      	ldr	r2, [pc, #44]	; (8006134 <TIM_Base_SetConfig+0xe0>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d003      	beq.n	8006112 <TIM_Base_SetConfig+0xbe>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a0a      	ldr	r2, [pc, #40]	; (8006138 <TIM_Base_SetConfig+0xe4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d103      	bne.n	800611a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	691a      	ldr	r2, [r3, #16]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	615a      	str	r2, [r3, #20]
}
 8006120:	46c0      	nop			; (mov r8, r8)
 8006122:	46bd      	mov	sp, r7
 8006124:	b004      	add	sp, #16
 8006126:	bd80      	pop	{r7, pc}
 8006128:	40012c00 	.word	0x40012c00
 800612c:	40000400 	.word	0x40000400
 8006130:	40002000 	.word	0x40002000
 8006134:	40014400 	.word	0x40014400
 8006138:	40014800 	.word	0x40014800
 800613c:	fffffcff 	.word	0xfffffcff

08006140 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006148:	46c0      	nop			; (mov r8, r8)
 800614a:	46bd      	mov	sp, r7
 800614c:	b002      	add	sp, #8
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006158:	46c0      	nop			; (mov r8, r8)
 800615a:	46bd      	mov	sp, r7
 800615c:	b002      	add	sp, #8
 800615e:	bd80      	pop	{r7, pc}

08006160 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006168:	46c0      	nop			; (mov r8, r8)
 800616a:	46bd      	mov	sp, r7
 800616c:	b002      	add	sp, #8
 800616e:	bd80      	pop	{r7, pc}

08006170 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e046      	b.n	8006210 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2288      	movs	r2, #136	; 0x88
 8006186:	589b      	ldr	r3, [r3, r2]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d107      	bne.n	800619c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2284      	movs	r2, #132	; 0x84
 8006190:	2100      	movs	r1, #0
 8006192:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	0018      	movs	r0, r3
 8006198:	f7fd f8fe 	bl	8003398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2288      	movs	r2, #136	; 0x88
 80061a0:	2124      	movs	r1, #36	; 0x24
 80061a2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2101      	movs	r1, #1
 80061b0:	438a      	bics	r2, r1
 80061b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	0018      	movs	r0, r3
 80061b8:	f000 f946 	bl	8006448 <UART_SetConfig>
 80061bc:	0003      	movs	r3, r0
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e024      	b.n	8006210 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	0018      	movs	r0, r3
 80061d2:	f000 fbb1 	bl	8006938 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	490d      	ldr	r1, [pc, #52]	; (8006218 <HAL_UART_Init+0xa8>)
 80061e2:	400a      	ands	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	212a      	movs	r1, #42	; 0x2a
 80061f2:	438a      	bics	r2, r1
 80061f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2101      	movs	r1, #1
 8006202:	430a      	orrs	r2, r1
 8006204:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	0018      	movs	r0, r3
 800620a:	f000 fc49 	bl	8006aa0 <UART_CheckIdleState>
 800620e:	0003      	movs	r3, r0
}
 8006210:	0018      	movs	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	b002      	add	sp, #8
 8006216:	bd80      	pop	{r7, pc}
 8006218:	ffffb7ff 	.word	0xffffb7ff

0800621c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b08a      	sub	sp, #40	; 0x28
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	603b      	str	r3, [r7, #0]
 8006228:	1dbb      	adds	r3, r7, #6
 800622a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2288      	movs	r2, #136	; 0x88
 8006230:	589b      	ldr	r3, [r3, r2]
 8006232:	2b20      	cmp	r3, #32
 8006234:	d000      	beq.n	8006238 <HAL_UART_Transmit+0x1c>
 8006236:	e088      	b.n	800634a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <HAL_UART_Transmit+0x2a>
 800623e:	1dbb      	adds	r3, r7, #6
 8006240:	881b      	ldrh	r3, [r3, #0]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e080      	b.n	800634c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	689a      	ldr	r2, [r3, #8]
 800624e:	2380      	movs	r3, #128	; 0x80
 8006250:	015b      	lsls	r3, r3, #5
 8006252:	429a      	cmp	r2, r3
 8006254:	d109      	bne.n	800626a <HAL_UART_Transmit+0x4e>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d105      	bne.n	800626a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	2201      	movs	r2, #1
 8006262:	4013      	ands	r3, r2
 8006264:	d001      	beq.n	800626a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e070      	b.n	800634c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2290      	movs	r2, #144	; 0x90
 800626e:	2100      	movs	r1, #0
 8006270:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2288      	movs	r2, #136	; 0x88
 8006276:	2121      	movs	r1, #33	; 0x21
 8006278:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800627a:	f7fd fb01 	bl	8003880 <HAL_GetTick>
 800627e:	0003      	movs	r3, r0
 8006280:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	1dba      	adds	r2, r7, #6
 8006286:	2154      	movs	r1, #84	; 0x54
 8006288:	8812      	ldrh	r2, [r2, #0]
 800628a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	1dba      	adds	r2, r7, #6
 8006290:	2156      	movs	r1, #86	; 0x56
 8006292:	8812      	ldrh	r2, [r2, #0]
 8006294:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	689a      	ldr	r2, [r3, #8]
 800629a:	2380      	movs	r3, #128	; 0x80
 800629c:	015b      	lsls	r3, r3, #5
 800629e:	429a      	cmp	r2, r3
 80062a0:	d108      	bne.n	80062b4 <HAL_UART_Transmit+0x98>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d104      	bne.n	80062b4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	e003      	b.n	80062bc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062b8:	2300      	movs	r3, #0
 80062ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062bc:	e02c      	b.n	8006318 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	0013      	movs	r3, r2
 80062c8:	2200      	movs	r2, #0
 80062ca:	2180      	movs	r1, #128	; 0x80
 80062cc:	f000 fc36 	bl	8006b3c <UART_WaitOnFlagUntilTimeout>
 80062d0:	1e03      	subs	r3, r0, #0
 80062d2:	d001      	beq.n	80062d8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e039      	b.n	800634c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d10b      	bne.n	80062f6 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	881b      	ldrh	r3, [r3, #0]
 80062e2:	001a      	movs	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	05d2      	lsls	r2, r2, #23
 80062ea:	0dd2      	lsrs	r2, r2, #23
 80062ec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	3302      	adds	r3, #2
 80062f2:	61bb      	str	r3, [r7, #24]
 80062f4:	e007      	b.n	8006306 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	781a      	ldrb	r2, [r3, #0]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	3301      	adds	r3, #1
 8006304:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2256      	movs	r2, #86	; 0x56
 800630a:	5a9b      	ldrh	r3, [r3, r2]
 800630c:	b29b      	uxth	r3, r3
 800630e:	3b01      	subs	r3, #1
 8006310:	b299      	uxth	r1, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2256      	movs	r2, #86	; 0x56
 8006316:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2256      	movs	r2, #86	; 0x56
 800631c:	5a9b      	ldrh	r3, [r3, r2]
 800631e:	b29b      	uxth	r3, r3
 8006320:	2b00      	cmp	r3, #0
 8006322:	d1cc      	bne.n	80062be <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	0013      	movs	r3, r2
 800632e:	2200      	movs	r2, #0
 8006330:	2140      	movs	r1, #64	; 0x40
 8006332:	f000 fc03 	bl	8006b3c <UART_WaitOnFlagUntilTimeout>
 8006336:	1e03      	subs	r3, r0, #0
 8006338:	d001      	beq.n	800633e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e006      	b.n	800634c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2288      	movs	r2, #136	; 0x88
 8006342:	2120      	movs	r1, #32
 8006344:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	e000      	b.n	800634c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800634a:	2302      	movs	r3, #2
  }
}
 800634c:	0018      	movs	r0, r3
 800634e:	46bd      	mov	sp, r7
 8006350:	b008      	add	sp, #32
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b088      	sub	sp, #32
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	1dbb      	adds	r3, r7, #6
 8006360:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	228c      	movs	r2, #140	; 0x8c
 8006366:	589b      	ldr	r3, [r3, r2]
 8006368:	2b20      	cmp	r3, #32
 800636a:	d14a      	bne.n	8006402 <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <HAL_UART_Receive_DMA+0x26>
 8006372:	1dbb      	adds	r3, r7, #6
 8006374:	881b      	ldrh	r3, [r3, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e042      	b.n	8006404 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	689a      	ldr	r2, [r3, #8]
 8006382:	2380      	movs	r3, #128	; 0x80
 8006384:	015b      	lsls	r3, r3, #5
 8006386:	429a      	cmp	r2, r3
 8006388:	d109      	bne.n	800639e <HAL_UART_Receive_DMA+0x4a>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d105      	bne.n	800639e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	2201      	movs	r2, #1
 8006396:	4013      	ands	r3, r2
 8006398:	d001      	beq.n	800639e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e032      	b.n	8006404 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a18      	ldr	r2, [pc, #96]	; (800640c <HAL_UART_Receive_DMA+0xb8>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d020      	beq.n	80063f0 <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	2380      	movs	r3, #128	; 0x80
 80063b6:	041b      	lsls	r3, r3, #16
 80063b8:	4013      	ands	r3, r2
 80063ba:	d019      	beq.n	80063f0 <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063bc:	f3ef 8310 	mrs	r3, PRIMASK
 80063c0:	613b      	str	r3, [r7, #16]
  return(result);
 80063c2:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063c4:	61fb      	str	r3, [r7, #28]
 80063c6:	2301      	movs	r3, #1
 80063c8:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f383 8810 	msr	PRIMASK, r3
}
 80063d0:	46c0      	nop			; (mov r8, r8)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2180      	movs	r1, #128	; 0x80
 80063de:	04c9      	lsls	r1, r1, #19
 80063e0:	430a      	orrs	r2, r1
 80063e2:	601a      	str	r2, [r3, #0]
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	f383 8810 	msr	PRIMASK, r3
}
 80063ee:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80063f0:	1dbb      	adds	r3, r7, #6
 80063f2:	881a      	ldrh	r2, [r3, #0]
 80063f4:	68b9      	ldr	r1, [r7, #8]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	0018      	movs	r0, r3
 80063fa:	f000 fc67 	bl	8006ccc <UART_Start_Receive_DMA>
 80063fe:	0003      	movs	r3, r0
 8006400:	e000      	b.n	8006404 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8006402:	2302      	movs	r3, #2
  }
}
 8006404:	0018      	movs	r0, r3
 8006406:	46bd      	mov	sp, r7
 8006408:	b008      	add	sp, #32
 800640a:	bd80      	pop	{r7, pc}
 800640c:	40008000 	.word	0x40008000

08006410 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006418:	46c0      	nop			; (mov r8, r8)
 800641a:	46bd      	mov	sp, r7
 800641c:	b002      	add	sp, #8
 800641e:	bd80      	pop	{r7, pc}

08006420 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006428:	46c0      	nop			; (mov r8, r8)
 800642a:	46bd      	mov	sp, r7
 800642c:	b002      	add	sp, #8
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	000a      	movs	r2, r1
 800643a:	1cbb      	adds	r3, r7, #2
 800643c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800643e:	46c0      	nop			; (mov r8, r8)
 8006440:	46bd      	mov	sp, r7
 8006442:	b002      	add	sp, #8
 8006444:	bd80      	pop	{r7, pc}
	...

08006448 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006448:	b5b0      	push	{r4, r5, r7, lr}
 800644a:	b090      	sub	sp, #64	; 0x40
 800644c:	af00      	add	r7, sp, #0
 800644e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006450:	231a      	movs	r3, #26
 8006452:	2220      	movs	r2, #32
 8006454:	189b      	adds	r3, r3, r2
 8006456:	19db      	adds	r3, r3, r7
 8006458:	2200      	movs	r2, #0
 800645a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800645c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645e:	689a      	ldr	r2, [r3, #8]
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	431a      	orrs	r2, r3
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	431a      	orrs	r2, r3
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	4313      	orrs	r3, r2
 8006472:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4ac4      	ldr	r2, [pc, #784]	; (800678c <UART_SetConfig+0x344>)
 800647c:	4013      	ands	r3, r2
 800647e:	0019      	movs	r1, r3
 8006480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006486:	430b      	orrs	r3, r1
 8006488:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800648a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	4abf      	ldr	r2, [pc, #764]	; (8006790 <UART_SetConfig+0x348>)
 8006492:	4013      	ands	r3, r2
 8006494:	0018      	movs	r0, r3
 8006496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006498:	68d9      	ldr	r1, [r3, #12]
 800649a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	0003      	movs	r3, r0
 80064a0:	430b      	orrs	r3, r1
 80064a2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4ab9      	ldr	r2, [pc, #740]	; (8006794 <UART_SetConfig+0x34c>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d004      	beq.n	80064be <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80064b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064ba:	4313      	orrs	r3, r2
 80064bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	4ab4      	ldr	r2, [pc, #720]	; (8006798 <UART_SetConfig+0x350>)
 80064c6:	4013      	ands	r3, r2
 80064c8:	0019      	movs	r1, r3
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064d0:	430b      	orrs	r3, r1
 80064d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064da:	220f      	movs	r2, #15
 80064dc:	4393      	bics	r3, r2
 80064de:	0018      	movs	r0, r3
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80064e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	0003      	movs	r3, r0
 80064ea:	430b      	orrs	r3, r1
 80064ec:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4aaa      	ldr	r2, [pc, #680]	; (800679c <UART_SetConfig+0x354>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d131      	bne.n	800655c <UART_SetConfig+0x114>
 80064f8:	4ba9      	ldr	r3, [pc, #676]	; (80067a0 <UART_SetConfig+0x358>)
 80064fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064fc:	2203      	movs	r2, #3
 80064fe:	4013      	ands	r3, r2
 8006500:	2b03      	cmp	r3, #3
 8006502:	d01d      	beq.n	8006540 <UART_SetConfig+0xf8>
 8006504:	d823      	bhi.n	800654e <UART_SetConfig+0x106>
 8006506:	2b02      	cmp	r3, #2
 8006508:	d00c      	beq.n	8006524 <UART_SetConfig+0xdc>
 800650a:	d820      	bhi.n	800654e <UART_SetConfig+0x106>
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <UART_SetConfig+0xce>
 8006510:	2b01      	cmp	r3, #1
 8006512:	d00e      	beq.n	8006532 <UART_SetConfig+0xea>
 8006514:	e01b      	b.n	800654e <UART_SetConfig+0x106>
 8006516:	231b      	movs	r3, #27
 8006518:	2220      	movs	r2, #32
 800651a:	189b      	adds	r3, r3, r2
 800651c:	19db      	adds	r3, r3, r7
 800651e:	2200      	movs	r2, #0
 8006520:	701a      	strb	r2, [r3, #0]
 8006522:	e071      	b.n	8006608 <UART_SetConfig+0x1c0>
 8006524:	231b      	movs	r3, #27
 8006526:	2220      	movs	r2, #32
 8006528:	189b      	adds	r3, r3, r2
 800652a:	19db      	adds	r3, r3, r7
 800652c:	2202      	movs	r2, #2
 800652e:	701a      	strb	r2, [r3, #0]
 8006530:	e06a      	b.n	8006608 <UART_SetConfig+0x1c0>
 8006532:	231b      	movs	r3, #27
 8006534:	2220      	movs	r2, #32
 8006536:	189b      	adds	r3, r3, r2
 8006538:	19db      	adds	r3, r3, r7
 800653a:	2204      	movs	r2, #4
 800653c:	701a      	strb	r2, [r3, #0]
 800653e:	e063      	b.n	8006608 <UART_SetConfig+0x1c0>
 8006540:	231b      	movs	r3, #27
 8006542:	2220      	movs	r2, #32
 8006544:	189b      	adds	r3, r3, r2
 8006546:	19db      	adds	r3, r3, r7
 8006548:	2208      	movs	r2, #8
 800654a:	701a      	strb	r2, [r3, #0]
 800654c:	e05c      	b.n	8006608 <UART_SetConfig+0x1c0>
 800654e:	231b      	movs	r3, #27
 8006550:	2220      	movs	r2, #32
 8006552:	189b      	adds	r3, r3, r2
 8006554:	19db      	adds	r3, r3, r7
 8006556:	2210      	movs	r2, #16
 8006558:	701a      	strb	r2, [r3, #0]
 800655a:	e055      	b.n	8006608 <UART_SetConfig+0x1c0>
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a90      	ldr	r2, [pc, #576]	; (80067a4 <UART_SetConfig+0x35c>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d106      	bne.n	8006574 <UART_SetConfig+0x12c>
 8006566:	231b      	movs	r3, #27
 8006568:	2220      	movs	r2, #32
 800656a:	189b      	adds	r3, r3, r2
 800656c:	19db      	adds	r3, r3, r7
 800656e:	2200      	movs	r2, #0
 8006570:	701a      	strb	r2, [r3, #0]
 8006572:	e049      	b.n	8006608 <UART_SetConfig+0x1c0>
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a86      	ldr	r2, [pc, #536]	; (8006794 <UART_SetConfig+0x34c>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d13e      	bne.n	80065fc <UART_SetConfig+0x1b4>
 800657e:	4b88      	ldr	r3, [pc, #544]	; (80067a0 <UART_SetConfig+0x358>)
 8006580:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006582:	23c0      	movs	r3, #192	; 0xc0
 8006584:	011b      	lsls	r3, r3, #4
 8006586:	4013      	ands	r3, r2
 8006588:	22c0      	movs	r2, #192	; 0xc0
 800658a:	0112      	lsls	r2, r2, #4
 800658c:	4293      	cmp	r3, r2
 800658e:	d027      	beq.n	80065e0 <UART_SetConfig+0x198>
 8006590:	22c0      	movs	r2, #192	; 0xc0
 8006592:	0112      	lsls	r2, r2, #4
 8006594:	4293      	cmp	r3, r2
 8006596:	d82a      	bhi.n	80065ee <UART_SetConfig+0x1a6>
 8006598:	2280      	movs	r2, #128	; 0x80
 800659a:	0112      	lsls	r2, r2, #4
 800659c:	4293      	cmp	r3, r2
 800659e:	d011      	beq.n	80065c4 <UART_SetConfig+0x17c>
 80065a0:	2280      	movs	r2, #128	; 0x80
 80065a2:	0112      	lsls	r2, r2, #4
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d822      	bhi.n	80065ee <UART_SetConfig+0x1a6>
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d004      	beq.n	80065b6 <UART_SetConfig+0x16e>
 80065ac:	2280      	movs	r2, #128	; 0x80
 80065ae:	00d2      	lsls	r2, r2, #3
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d00e      	beq.n	80065d2 <UART_SetConfig+0x18a>
 80065b4:	e01b      	b.n	80065ee <UART_SetConfig+0x1a6>
 80065b6:	231b      	movs	r3, #27
 80065b8:	2220      	movs	r2, #32
 80065ba:	189b      	adds	r3, r3, r2
 80065bc:	19db      	adds	r3, r3, r7
 80065be:	2200      	movs	r2, #0
 80065c0:	701a      	strb	r2, [r3, #0]
 80065c2:	e021      	b.n	8006608 <UART_SetConfig+0x1c0>
 80065c4:	231b      	movs	r3, #27
 80065c6:	2220      	movs	r2, #32
 80065c8:	189b      	adds	r3, r3, r2
 80065ca:	19db      	adds	r3, r3, r7
 80065cc:	2202      	movs	r2, #2
 80065ce:	701a      	strb	r2, [r3, #0]
 80065d0:	e01a      	b.n	8006608 <UART_SetConfig+0x1c0>
 80065d2:	231b      	movs	r3, #27
 80065d4:	2220      	movs	r2, #32
 80065d6:	189b      	adds	r3, r3, r2
 80065d8:	19db      	adds	r3, r3, r7
 80065da:	2204      	movs	r2, #4
 80065dc:	701a      	strb	r2, [r3, #0]
 80065de:	e013      	b.n	8006608 <UART_SetConfig+0x1c0>
 80065e0:	231b      	movs	r3, #27
 80065e2:	2220      	movs	r2, #32
 80065e4:	189b      	adds	r3, r3, r2
 80065e6:	19db      	adds	r3, r3, r7
 80065e8:	2208      	movs	r2, #8
 80065ea:	701a      	strb	r2, [r3, #0]
 80065ec:	e00c      	b.n	8006608 <UART_SetConfig+0x1c0>
 80065ee:	231b      	movs	r3, #27
 80065f0:	2220      	movs	r2, #32
 80065f2:	189b      	adds	r3, r3, r2
 80065f4:	19db      	adds	r3, r3, r7
 80065f6:	2210      	movs	r2, #16
 80065f8:	701a      	strb	r2, [r3, #0]
 80065fa:	e005      	b.n	8006608 <UART_SetConfig+0x1c0>
 80065fc:	231b      	movs	r3, #27
 80065fe:	2220      	movs	r2, #32
 8006600:	189b      	adds	r3, r3, r2
 8006602:	19db      	adds	r3, r3, r7
 8006604:	2210      	movs	r2, #16
 8006606:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a61      	ldr	r2, [pc, #388]	; (8006794 <UART_SetConfig+0x34c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d000      	beq.n	8006614 <UART_SetConfig+0x1cc>
 8006612:	e092      	b.n	800673a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006614:	231b      	movs	r3, #27
 8006616:	2220      	movs	r2, #32
 8006618:	189b      	adds	r3, r3, r2
 800661a:	19db      	adds	r3, r3, r7
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	2b08      	cmp	r3, #8
 8006620:	d015      	beq.n	800664e <UART_SetConfig+0x206>
 8006622:	dc18      	bgt.n	8006656 <UART_SetConfig+0x20e>
 8006624:	2b04      	cmp	r3, #4
 8006626:	d00d      	beq.n	8006644 <UART_SetConfig+0x1fc>
 8006628:	dc15      	bgt.n	8006656 <UART_SetConfig+0x20e>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d002      	beq.n	8006634 <UART_SetConfig+0x1ec>
 800662e:	2b02      	cmp	r3, #2
 8006630:	d005      	beq.n	800663e <UART_SetConfig+0x1f6>
 8006632:	e010      	b.n	8006656 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006634:	f7ff f980 	bl	8005938 <HAL_RCC_GetPCLK1Freq>
 8006638:	0003      	movs	r3, r0
 800663a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800663c:	e014      	b.n	8006668 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800663e:	4b5a      	ldr	r3, [pc, #360]	; (80067a8 <UART_SetConfig+0x360>)
 8006640:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006642:	e011      	b.n	8006668 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006644:	f7ff f8ec 	bl	8005820 <HAL_RCC_GetSysClockFreq>
 8006648:	0003      	movs	r3, r0
 800664a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800664c:	e00c      	b.n	8006668 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800664e:	2380      	movs	r3, #128	; 0x80
 8006650:	021b      	lsls	r3, r3, #8
 8006652:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006654:	e008      	b.n	8006668 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8006656:	2300      	movs	r3, #0
 8006658:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800665a:	231a      	movs	r3, #26
 800665c:	2220      	movs	r2, #32
 800665e:	189b      	adds	r3, r3, r2
 8006660:	19db      	adds	r3, r3, r7
 8006662:	2201      	movs	r2, #1
 8006664:	701a      	strb	r2, [r3, #0]
        break;
 8006666:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800666a:	2b00      	cmp	r3, #0
 800666c:	d100      	bne.n	8006670 <UART_SetConfig+0x228>
 800666e:	e147      	b.n	8006900 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006674:	4b4d      	ldr	r3, [pc, #308]	; (80067ac <UART_SetConfig+0x364>)
 8006676:	0052      	lsls	r2, r2, #1
 8006678:	5ad3      	ldrh	r3, [r2, r3]
 800667a:	0019      	movs	r1, r3
 800667c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800667e:	f7f9 fd5d 	bl	800013c <__udivsi3>
 8006682:	0003      	movs	r3, r0
 8006684:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	0013      	movs	r3, r2
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	189b      	adds	r3, r3, r2
 8006690:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006692:	429a      	cmp	r2, r3
 8006694:	d305      	bcc.n	80066a2 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800669c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800669e:	429a      	cmp	r2, r3
 80066a0:	d906      	bls.n	80066b0 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80066a2:	231a      	movs	r3, #26
 80066a4:	2220      	movs	r2, #32
 80066a6:	189b      	adds	r3, r3, r2
 80066a8:	19db      	adds	r3, r3, r7
 80066aa:	2201      	movs	r2, #1
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	e127      	b.n	8006900 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b2:	61bb      	str	r3, [r7, #24]
 80066b4:	2300      	movs	r3, #0
 80066b6:	61fb      	str	r3, [r7, #28]
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066bc:	4b3b      	ldr	r3, [pc, #236]	; (80067ac <UART_SetConfig+0x364>)
 80066be:	0052      	lsls	r2, r2, #1
 80066c0:	5ad3      	ldrh	r3, [r2, r3]
 80066c2:	613b      	str	r3, [r7, #16]
 80066c4:	2300      	movs	r3, #0
 80066c6:	617b      	str	r3, [r7, #20]
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	69b8      	ldr	r0, [r7, #24]
 80066ce:	69f9      	ldr	r1, [r7, #28]
 80066d0:	f7f9 fee8 	bl	80004a4 <__aeabi_uldivmod>
 80066d4:	0002      	movs	r2, r0
 80066d6:	000b      	movs	r3, r1
 80066d8:	0e11      	lsrs	r1, r2, #24
 80066da:	021d      	lsls	r5, r3, #8
 80066dc:	430d      	orrs	r5, r1
 80066de:	0214      	lsls	r4, r2, #8
 80066e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	085b      	lsrs	r3, r3, #1
 80066e6:	60bb      	str	r3, [r7, #8]
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	68b8      	ldr	r0, [r7, #8]
 80066ee:	68f9      	ldr	r1, [r7, #12]
 80066f0:	1900      	adds	r0, r0, r4
 80066f2:	4169      	adcs	r1, r5
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	603b      	str	r3, [r7, #0]
 80066fa:	2300      	movs	r3, #0
 80066fc:	607b      	str	r3, [r7, #4]
 80066fe:	683a      	ldr	r2, [r7, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f7f9 fecf 	bl	80004a4 <__aeabi_uldivmod>
 8006706:	0002      	movs	r2, r0
 8006708:	000b      	movs	r3, r1
 800670a:	0013      	movs	r3, r2
 800670c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800670e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006710:	23c0      	movs	r3, #192	; 0xc0
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	429a      	cmp	r2, r3
 8006716:	d309      	bcc.n	800672c <UART_SetConfig+0x2e4>
 8006718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800671a:	2380      	movs	r3, #128	; 0x80
 800671c:	035b      	lsls	r3, r3, #13
 800671e:	429a      	cmp	r2, r3
 8006720:	d204      	bcs.n	800672c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006728:	60da      	str	r2, [r3, #12]
 800672a:	e0e9      	b.n	8006900 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 800672c:	231a      	movs	r3, #26
 800672e:	2220      	movs	r2, #32
 8006730:	189b      	adds	r3, r3, r2
 8006732:	19db      	adds	r3, r3, r7
 8006734:	2201      	movs	r2, #1
 8006736:	701a      	strb	r2, [r3, #0]
 8006738:	e0e2      	b.n	8006900 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673c:	69da      	ldr	r2, [r3, #28]
 800673e:	2380      	movs	r3, #128	; 0x80
 8006740:	021b      	lsls	r3, r3, #8
 8006742:	429a      	cmp	r2, r3
 8006744:	d000      	beq.n	8006748 <UART_SetConfig+0x300>
 8006746:	e083      	b.n	8006850 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006748:	231b      	movs	r3, #27
 800674a:	2220      	movs	r2, #32
 800674c:	189b      	adds	r3, r3, r2
 800674e:	19db      	adds	r3, r3, r7
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	2b08      	cmp	r3, #8
 8006754:	d015      	beq.n	8006782 <UART_SetConfig+0x33a>
 8006756:	dc2b      	bgt.n	80067b0 <UART_SetConfig+0x368>
 8006758:	2b04      	cmp	r3, #4
 800675a:	d00d      	beq.n	8006778 <UART_SetConfig+0x330>
 800675c:	dc28      	bgt.n	80067b0 <UART_SetConfig+0x368>
 800675e:	2b00      	cmp	r3, #0
 8006760:	d002      	beq.n	8006768 <UART_SetConfig+0x320>
 8006762:	2b02      	cmp	r3, #2
 8006764:	d005      	beq.n	8006772 <UART_SetConfig+0x32a>
 8006766:	e023      	b.n	80067b0 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006768:	f7ff f8e6 	bl	8005938 <HAL_RCC_GetPCLK1Freq>
 800676c:	0003      	movs	r3, r0
 800676e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006770:	e027      	b.n	80067c2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006772:	4b0d      	ldr	r3, [pc, #52]	; (80067a8 <UART_SetConfig+0x360>)
 8006774:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006776:	e024      	b.n	80067c2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006778:	f7ff f852 	bl	8005820 <HAL_RCC_GetSysClockFreq>
 800677c:	0003      	movs	r3, r0
 800677e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006780:	e01f      	b.n	80067c2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006782:	2380      	movs	r3, #128	; 0x80
 8006784:	021b      	lsls	r3, r3, #8
 8006786:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006788:	e01b      	b.n	80067c2 <UART_SetConfig+0x37a>
 800678a:	46c0      	nop			; (mov r8, r8)
 800678c:	cfff69f3 	.word	0xcfff69f3
 8006790:	ffffcfff 	.word	0xffffcfff
 8006794:	40008000 	.word	0x40008000
 8006798:	11fff4ff 	.word	0x11fff4ff
 800679c:	40013800 	.word	0x40013800
 80067a0:	40021000 	.word	0x40021000
 80067a4:	40004400 	.word	0x40004400
 80067a8:	00f42400 	.word	0x00f42400
 80067ac:	0800bf6c 	.word	0x0800bf6c
      default:
        pclk = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80067b4:	231a      	movs	r3, #26
 80067b6:	2220      	movs	r2, #32
 80067b8:	189b      	adds	r3, r3, r2
 80067ba:	19db      	adds	r3, r3, r7
 80067bc:	2201      	movs	r2, #1
 80067be:	701a      	strb	r2, [r3, #0]
        break;
 80067c0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d100      	bne.n	80067ca <UART_SetConfig+0x382>
 80067c8:	e09a      	b.n	8006900 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067ce:	4b58      	ldr	r3, [pc, #352]	; (8006930 <UART_SetConfig+0x4e8>)
 80067d0:	0052      	lsls	r2, r2, #1
 80067d2:	5ad3      	ldrh	r3, [r2, r3]
 80067d4:	0019      	movs	r1, r3
 80067d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80067d8:	f7f9 fcb0 	bl	800013c <__udivsi3>
 80067dc:	0003      	movs	r3, r0
 80067de:	005a      	lsls	r2, r3, #1
 80067e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	085b      	lsrs	r3, r3, #1
 80067e6:	18d2      	adds	r2, r2, r3
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	0019      	movs	r1, r3
 80067ee:	0010      	movs	r0, r2
 80067f0:	f7f9 fca4 	bl	800013c <__udivsi3>
 80067f4:	0003      	movs	r3, r0
 80067f6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fa:	2b0f      	cmp	r3, #15
 80067fc:	d921      	bls.n	8006842 <UART_SetConfig+0x3fa>
 80067fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006800:	2380      	movs	r3, #128	; 0x80
 8006802:	025b      	lsls	r3, r3, #9
 8006804:	429a      	cmp	r2, r3
 8006806:	d21c      	bcs.n	8006842 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680a:	b29a      	uxth	r2, r3
 800680c:	200e      	movs	r0, #14
 800680e:	2420      	movs	r4, #32
 8006810:	1903      	adds	r3, r0, r4
 8006812:	19db      	adds	r3, r3, r7
 8006814:	210f      	movs	r1, #15
 8006816:	438a      	bics	r2, r1
 8006818:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681c:	085b      	lsrs	r3, r3, #1
 800681e:	b29b      	uxth	r3, r3
 8006820:	2207      	movs	r2, #7
 8006822:	4013      	ands	r3, r2
 8006824:	b299      	uxth	r1, r3
 8006826:	1903      	adds	r3, r0, r4
 8006828:	19db      	adds	r3, r3, r7
 800682a:	1902      	adds	r2, r0, r4
 800682c:	19d2      	adds	r2, r2, r7
 800682e:	8812      	ldrh	r2, [r2, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	1902      	adds	r2, r0, r4
 800683a:	19d2      	adds	r2, r2, r7
 800683c:	8812      	ldrh	r2, [r2, #0]
 800683e:	60da      	str	r2, [r3, #12]
 8006840:	e05e      	b.n	8006900 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8006842:	231a      	movs	r3, #26
 8006844:	2220      	movs	r2, #32
 8006846:	189b      	adds	r3, r3, r2
 8006848:	19db      	adds	r3, r3, r7
 800684a:	2201      	movs	r2, #1
 800684c:	701a      	strb	r2, [r3, #0]
 800684e:	e057      	b.n	8006900 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006850:	231b      	movs	r3, #27
 8006852:	2220      	movs	r2, #32
 8006854:	189b      	adds	r3, r3, r2
 8006856:	19db      	adds	r3, r3, r7
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	2b08      	cmp	r3, #8
 800685c:	d015      	beq.n	800688a <UART_SetConfig+0x442>
 800685e:	dc18      	bgt.n	8006892 <UART_SetConfig+0x44a>
 8006860:	2b04      	cmp	r3, #4
 8006862:	d00d      	beq.n	8006880 <UART_SetConfig+0x438>
 8006864:	dc15      	bgt.n	8006892 <UART_SetConfig+0x44a>
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <UART_SetConfig+0x428>
 800686a:	2b02      	cmp	r3, #2
 800686c:	d005      	beq.n	800687a <UART_SetConfig+0x432>
 800686e:	e010      	b.n	8006892 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006870:	f7ff f862 	bl	8005938 <HAL_RCC_GetPCLK1Freq>
 8006874:	0003      	movs	r3, r0
 8006876:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006878:	e014      	b.n	80068a4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800687a:	4b2e      	ldr	r3, [pc, #184]	; (8006934 <UART_SetConfig+0x4ec>)
 800687c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800687e:	e011      	b.n	80068a4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006880:	f7fe ffce 	bl	8005820 <HAL_RCC_GetSysClockFreq>
 8006884:	0003      	movs	r3, r0
 8006886:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006888:	e00c      	b.n	80068a4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800688a:	2380      	movs	r3, #128	; 0x80
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006890:	e008      	b.n	80068a4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8006892:	2300      	movs	r3, #0
 8006894:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006896:	231a      	movs	r3, #26
 8006898:	2220      	movs	r2, #32
 800689a:	189b      	adds	r3, r3, r2
 800689c:	19db      	adds	r3, r3, r7
 800689e:	2201      	movs	r2, #1
 80068a0:	701a      	strb	r2, [r3, #0]
        break;
 80068a2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80068a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d02a      	beq.n	8006900 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068ae:	4b20      	ldr	r3, [pc, #128]	; (8006930 <UART_SetConfig+0x4e8>)
 80068b0:	0052      	lsls	r2, r2, #1
 80068b2:	5ad3      	ldrh	r3, [r2, r3]
 80068b4:	0019      	movs	r1, r3
 80068b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80068b8:	f7f9 fc40 	bl	800013c <__udivsi3>
 80068bc:	0003      	movs	r3, r0
 80068be:	001a      	movs	r2, r3
 80068c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	085b      	lsrs	r3, r3, #1
 80068c6:	18d2      	adds	r2, r2, r3
 80068c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	0019      	movs	r1, r3
 80068ce:	0010      	movs	r0, r2
 80068d0:	f7f9 fc34 	bl	800013c <__udivsi3>
 80068d4:	0003      	movs	r3, r0
 80068d6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	2b0f      	cmp	r3, #15
 80068dc:	d90a      	bls.n	80068f4 <UART_SetConfig+0x4ac>
 80068de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068e0:	2380      	movs	r3, #128	; 0x80
 80068e2:	025b      	lsls	r3, r3, #9
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d205      	bcs.n	80068f4 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	60da      	str	r2, [r3, #12]
 80068f2:	e005      	b.n	8006900 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80068f4:	231a      	movs	r3, #26
 80068f6:	2220      	movs	r2, #32
 80068f8:	189b      	adds	r3, r3, r2
 80068fa:	19db      	adds	r3, r3, r7
 80068fc:	2201      	movs	r2, #1
 80068fe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	226a      	movs	r2, #106	; 0x6a
 8006904:	2101      	movs	r1, #1
 8006906:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690a:	2268      	movs	r2, #104	; 0x68
 800690c:	2101      	movs	r1, #1
 800690e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006912:	2200      	movs	r2, #0
 8006914:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006918:	2200      	movs	r2, #0
 800691a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800691c:	231a      	movs	r3, #26
 800691e:	2220      	movs	r2, #32
 8006920:	189b      	adds	r3, r3, r2
 8006922:	19db      	adds	r3, r3, r7
 8006924:	781b      	ldrb	r3, [r3, #0]
}
 8006926:	0018      	movs	r0, r3
 8006928:	46bd      	mov	sp, r7
 800692a:	b010      	add	sp, #64	; 0x40
 800692c:	bdb0      	pop	{r4, r5, r7, pc}
 800692e:	46c0      	nop			; (mov r8, r8)
 8006930:	0800bf6c 	.word	0x0800bf6c
 8006934:	00f42400 	.word	0x00f42400

08006938 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b082      	sub	sp, #8
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006944:	2201      	movs	r2, #1
 8006946:	4013      	ands	r3, r2
 8006948:	d00b      	beq.n	8006962 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	4a4a      	ldr	r2, [pc, #296]	; (8006a7c <UART_AdvFeatureConfig+0x144>)
 8006952:	4013      	ands	r3, r2
 8006954:	0019      	movs	r1, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006966:	2202      	movs	r2, #2
 8006968:	4013      	ands	r3, r2
 800696a:	d00b      	beq.n	8006984 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	4a43      	ldr	r2, [pc, #268]	; (8006a80 <UART_AdvFeatureConfig+0x148>)
 8006974:	4013      	ands	r3, r2
 8006976:	0019      	movs	r1, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	430a      	orrs	r2, r1
 8006982:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006988:	2204      	movs	r2, #4
 800698a:	4013      	ands	r3, r2
 800698c:	d00b      	beq.n	80069a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	4a3b      	ldr	r2, [pc, #236]	; (8006a84 <UART_AdvFeatureConfig+0x14c>)
 8006996:	4013      	ands	r3, r2
 8006998:	0019      	movs	r1, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	430a      	orrs	r2, r1
 80069a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069aa:	2208      	movs	r2, #8
 80069ac:	4013      	ands	r3, r2
 80069ae:	d00b      	beq.n	80069c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	4a34      	ldr	r2, [pc, #208]	; (8006a88 <UART_AdvFeatureConfig+0x150>)
 80069b8:	4013      	ands	r3, r2
 80069ba:	0019      	movs	r1, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	430a      	orrs	r2, r1
 80069c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069cc:	2210      	movs	r2, #16
 80069ce:	4013      	ands	r3, r2
 80069d0:	d00b      	beq.n	80069ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	4a2c      	ldr	r2, [pc, #176]	; (8006a8c <UART_AdvFeatureConfig+0x154>)
 80069da:	4013      	ands	r3, r2
 80069dc:	0019      	movs	r1, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	430a      	orrs	r2, r1
 80069e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ee:	2220      	movs	r2, #32
 80069f0:	4013      	ands	r3, r2
 80069f2:	d00b      	beq.n	8006a0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	4a25      	ldr	r2, [pc, #148]	; (8006a90 <UART_AdvFeatureConfig+0x158>)
 80069fc:	4013      	ands	r3, r2
 80069fe:	0019      	movs	r1, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	430a      	orrs	r2, r1
 8006a0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a10:	2240      	movs	r2, #64	; 0x40
 8006a12:	4013      	ands	r3, r2
 8006a14:	d01d      	beq.n	8006a52 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	4a1d      	ldr	r2, [pc, #116]	; (8006a94 <UART_AdvFeatureConfig+0x15c>)
 8006a1e:	4013      	ands	r3, r2
 8006a20:	0019      	movs	r1, r3
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a32:	2380      	movs	r3, #128	; 0x80
 8006a34:	035b      	lsls	r3, r3, #13
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d10b      	bne.n	8006a52 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	4a15      	ldr	r2, [pc, #84]	; (8006a98 <UART_AdvFeatureConfig+0x160>)
 8006a42:	4013      	ands	r3, r2
 8006a44:	0019      	movs	r1, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	430a      	orrs	r2, r1
 8006a50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a56:	2280      	movs	r2, #128	; 0x80
 8006a58:	4013      	ands	r3, r2
 8006a5a:	d00b      	beq.n	8006a74 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	4a0e      	ldr	r2, [pc, #56]	; (8006a9c <UART_AdvFeatureConfig+0x164>)
 8006a64:	4013      	ands	r3, r2
 8006a66:	0019      	movs	r1, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	430a      	orrs	r2, r1
 8006a72:	605a      	str	r2, [r3, #4]
  }
}
 8006a74:	46c0      	nop			; (mov r8, r8)
 8006a76:	46bd      	mov	sp, r7
 8006a78:	b002      	add	sp, #8
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	fffdffff 	.word	0xfffdffff
 8006a80:	fffeffff 	.word	0xfffeffff
 8006a84:	fffbffff 	.word	0xfffbffff
 8006a88:	ffff7fff 	.word	0xffff7fff
 8006a8c:	ffffefff 	.word	0xffffefff
 8006a90:	ffffdfff 	.word	0xffffdfff
 8006a94:	ffefffff 	.word	0xffefffff
 8006a98:	ff9fffff 	.word	0xff9fffff
 8006a9c:	fff7ffff 	.word	0xfff7ffff

08006aa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b086      	sub	sp, #24
 8006aa4:	af02      	add	r7, sp, #8
 8006aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2290      	movs	r2, #144	; 0x90
 8006aac:	2100      	movs	r1, #0
 8006aae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ab0:	f7fc fee6 	bl	8003880 <HAL_GetTick>
 8006ab4:	0003      	movs	r3, r0
 8006ab6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2208      	movs	r2, #8
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	2b08      	cmp	r3, #8
 8006ac4:	d10c      	bne.n	8006ae0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2280      	movs	r2, #128	; 0x80
 8006aca:	0391      	lsls	r1, r2, #14
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	4a1a      	ldr	r2, [pc, #104]	; (8006b38 <UART_CheckIdleState+0x98>)
 8006ad0:	9200      	str	r2, [sp, #0]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f000 f832 	bl	8006b3c <UART_WaitOnFlagUntilTimeout>
 8006ad8:	1e03      	subs	r3, r0, #0
 8006ada:	d001      	beq.n	8006ae0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e026      	b.n	8006b2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2204      	movs	r2, #4
 8006ae8:	4013      	ands	r3, r2
 8006aea:	2b04      	cmp	r3, #4
 8006aec:	d10c      	bne.n	8006b08 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2280      	movs	r2, #128	; 0x80
 8006af2:	03d1      	lsls	r1, r2, #15
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	4a10      	ldr	r2, [pc, #64]	; (8006b38 <UART_CheckIdleState+0x98>)
 8006af8:	9200      	str	r2, [sp, #0]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f000 f81e 	bl	8006b3c <UART_WaitOnFlagUntilTimeout>
 8006b00:	1e03      	subs	r3, r0, #0
 8006b02:	d001      	beq.n	8006b08 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e012      	b.n	8006b2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2288      	movs	r2, #136	; 0x88
 8006b0c:	2120      	movs	r1, #32
 8006b0e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	228c      	movs	r2, #140	; 0x8c
 8006b14:	2120      	movs	r1, #32
 8006b16:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2284      	movs	r2, #132	; 0x84
 8006b28:	2100      	movs	r1, #0
 8006b2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	0018      	movs	r0, r3
 8006b30:	46bd      	mov	sp, r7
 8006b32:	b004      	add	sp, #16
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	46c0      	nop			; (mov r8, r8)
 8006b38:	01ffffff 	.word	0x01ffffff

08006b3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b094      	sub	sp, #80	; 0x50
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	603b      	str	r3, [r7, #0]
 8006b48:	1dfb      	adds	r3, r7, #7
 8006b4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b4c:	e0a7      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b50:	3301      	adds	r3, #1
 8006b52:	d100      	bne.n	8006b56 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006b54:	e0a3      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b56:	f7fc fe93 	bl	8003880 <HAL_GetTick>
 8006b5a:	0002      	movs	r2, r0
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d302      	bcc.n	8006b6c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d13f      	bne.n	8006bec <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b6c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b70:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006b74:	647b      	str	r3, [r7, #68]	; 0x44
 8006b76:	2301      	movs	r3, #1
 8006b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7c:	f383 8810 	msr	PRIMASK, r3
}
 8006b80:	46c0      	nop			; (mov r8, r8)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	494e      	ldr	r1, [pc, #312]	; (8006cc8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006b8e:	400a      	ands	r2, r1
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b94:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b98:	f383 8810 	msr	PRIMASK, r3
}
 8006b9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b9e:	f3ef 8310 	mrs	r3, PRIMASK
 8006ba2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba6:	643b      	str	r3, [r7, #64]	; 0x40
 8006ba8:	2301      	movs	r3, #1
 8006baa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bae:	f383 8810 	msr	PRIMASK, r3
}
 8006bb2:	46c0      	nop			; (mov r8, r8)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689a      	ldr	r2, [r3, #8]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2101      	movs	r1, #1
 8006bc0:	438a      	bics	r2, r1
 8006bc2:	609a      	str	r2, [r3, #8]
 8006bc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bca:	f383 8810 	msr	PRIMASK, r3
}
 8006bce:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2288      	movs	r2, #136	; 0x88
 8006bd4:	2120      	movs	r1, #32
 8006bd6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	228c      	movs	r2, #140	; 0x8c
 8006bdc:	2120      	movs	r1, #32
 8006bde:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2284      	movs	r2, #132	; 0x84
 8006be4:	2100      	movs	r1, #0
 8006be6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e069      	b.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2204      	movs	r2, #4
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	d052      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	69da      	ldr	r2, [r3, #28]
 8006bfe:	2380      	movs	r3, #128	; 0x80
 8006c00:	011b      	lsls	r3, r3, #4
 8006c02:	401a      	ands	r2, r3
 8006c04:	2380      	movs	r3, #128	; 0x80
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d148      	bne.n	8006c9e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2280      	movs	r2, #128	; 0x80
 8006c12:	0112      	lsls	r2, r2, #4
 8006c14:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c16:	f3ef 8310 	mrs	r3, PRIMASK
 8006c1a:	613b      	str	r3, [r7, #16]
  return(result);
 8006c1c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c20:	2301      	movs	r3, #1
 8006c22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f383 8810 	msr	PRIMASK, r3
}
 8006c2a:	46c0      	nop			; (mov r8, r8)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4924      	ldr	r1, [pc, #144]	; (8006cc8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006c38:	400a      	ands	r2, r1
 8006c3a:	601a      	str	r2, [r3, #0]
 8006c3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c3e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	f383 8810 	msr	PRIMASK, r3
}
 8006c46:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c48:	f3ef 8310 	mrs	r3, PRIMASK
 8006c4c:	61fb      	str	r3, [r7, #28]
  return(result);
 8006c4e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c50:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c52:	2301      	movs	r3, #1
 8006c54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	f383 8810 	msr	PRIMASK, r3
}
 8006c5c:	46c0      	nop			; (mov r8, r8)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	689a      	ldr	r2, [r3, #8]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2101      	movs	r1, #1
 8006c6a:	438a      	bics	r2, r1
 8006c6c:	609a      	str	r2, [r3, #8]
 8006c6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c70:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c74:	f383 8810 	msr	PRIMASK, r3
}
 8006c78:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2288      	movs	r2, #136	; 0x88
 8006c7e:	2120      	movs	r1, #32
 8006c80:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	228c      	movs	r2, #140	; 0x8c
 8006c86:	2120      	movs	r1, #32
 8006c88:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2290      	movs	r2, #144	; 0x90
 8006c8e:	2120      	movs	r1, #32
 8006c90:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2284      	movs	r2, #132	; 0x84
 8006c96:	2100      	movs	r1, #0
 8006c98:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e010      	b.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	69db      	ldr	r3, [r3, #28]
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	1ad3      	subs	r3, r2, r3
 8006cac:	425a      	negs	r2, r3
 8006cae:	4153      	adcs	r3, r2
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	001a      	movs	r2, r3
 8006cb4:	1dfb      	adds	r3, r7, #7
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d100      	bne.n	8006cbe <UART_WaitOnFlagUntilTimeout+0x182>
 8006cbc:	e747      	b.n	8006b4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	b014      	add	sp, #80	; 0x50
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	fffffe5f 	.word	0xfffffe5f

08006ccc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b090      	sub	sp, #64	; 0x40
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	1dbb      	adds	r3, r7, #6
 8006cd8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	1dba      	adds	r2, r7, #6
 8006ce4:	215c      	movs	r1, #92	; 0x5c
 8006ce6:	8812      	ldrh	r2, [r2, #0]
 8006ce8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2290      	movs	r2, #144	; 0x90
 8006cee:	2100      	movs	r1, #0
 8006cf0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	228c      	movs	r2, #140	; 0x8c
 8006cf6:	2122      	movs	r1, #34	; 0x22
 8006cf8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2280      	movs	r2, #128	; 0x80
 8006cfe:	589b      	ldr	r3, [r3, r2]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d02d      	beq.n	8006d60 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2280      	movs	r2, #128	; 0x80
 8006d08:	589b      	ldr	r3, [r3, r2]
 8006d0a:	4a40      	ldr	r2, [pc, #256]	; (8006e0c <UART_Start_Receive_DMA+0x140>)
 8006d0c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2280      	movs	r2, #128	; 0x80
 8006d12:	589b      	ldr	r3, [r3, r2]
 8006d14:	4a3e      	ldr	r2, [pc, #248]	; (8006e10 <UART_Start_Receive_DMA+0x144>)
 8006d16:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2280      	movs	r2, #128	; 0x80
 8006d1c:	589b      	ldr	r3, [r3, r2]
 8006d1e:	4a3d      	ldr	r2, [pc, #244]	; (8006e14 <UART_Start_Receive_DMA+0x148>)
 8006d20:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2280      	movs	r2, #128	; 0x80
 8006d26:	589b      	ldr	r3, [r3, r2]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2280      	movs	r2, #128	; 0x80
 8006d30:	5898      	ldr	r0, [r3, r2]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3324      	adds	r3, #36	; 0x24
 8006d38:	0019      	movs	r1, r3
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d3e:	001a      	movs	r2, r3
 8006d40:	1dbb      	adds	r3, r7, #6
 8006d42:	881b      	ldrh	r3, [r3, #0]
 8006d44:	f7fd fdb4 	bl	80048b0 <HAL_DMA_Start_IT>
 8006d48:	1e03      	subs	r3, r0, #0
 8006d4a:	d009      	beq.n	8006d60 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2290      	movs	r2, #144	; 0x90
 8006d50:	2110      	movs	r1, #16
 8006d52:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	228c      	movs	r2, #140	; 0x8c
 8006d58:	2120      	movs	r1, #32
 8006d5a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e050      	b.n	8006e02 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d019      	beq.n	8006d9c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d68:	f3ef 8310 	mrs	r3, PRIMASK
 8006d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d72:	2301      	movs	r3, #1
 8006d74:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d78:	f383 8810 	msr	PRIMASK, r3
}
 8006d7c:	46c0      	nop			; (mov r8, r8)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2180      	movs	r1, #128	; 0x80
 8006d8a:	0049      	lsls	r1, r1, #1
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d92:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d96:	f383 8810 	msr	PRIMASK, r3
}
 8006d9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d9c:	f3ef 8310 	mrs	r3, PRIMASK
 8006da0:	613b      	str	r3, [r7, #16]
  return(result);
 8006da2:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006da4:	63bb      	str	r3, [r7, #56]	; 0x38
 8006da6:	2301      	movs	r3, #1
 8006da8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	f383 8810 	msr	PRIMASK, r3
}
 8006db0:	46c0      	nop			; (mov r8, r8)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	689a      	ldr	r2, [r3, #8]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	609a      	str	r2, [r3, #8]
 8006dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	f383 8810 	msr	PRIMASK, r3
}
 8006dcc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dce:	f3ef 8310 	mrs	r3, PRIMASK
 8006dd2:	61fb      	str	r3, [r7, #28]
  return(result);
 8006dd4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dd6:	637b      	str	r3, [r7, #52]	; 0x34
 8006dd8:	2301      	movs	r3, #1
 8006dda:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ddc:	6a3b      	ldr	r3, [r7, #32]
 8006dde:	f383 8810 	msr	PRIMASK, r3
}
 8006de2:	46c0      	nop			; (mov r8, r8)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689a      	ldr	r2, [r3, #8]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2140      	movs	r1, #64	; 0x40
 8006df0:	430a      	orrs	r2, r1
 8006df2:	609a      	str	r2, [r3, #8]
 8006df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006df6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfa:	f383 8810 	msr	PRIMASK, r3
}
 8006dfe:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	0018      	movs	r0, r3
 8006e04:	46bd      	mov	sp, r7
 8006e06:	b010      	add	sp, #64	; 0x40
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	46c0      	nop			; (mov r8, r8)
 8006e0c:	08006f65 	.word	0x08006f65
 8006e10:	08007095 	.word	0x08007095
 8006e14:	080070d7 	.word	0x080070d7

08006e18 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b08a      	sub	sp, #40	; 0x28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e20:	f3ef 8310 	mrs	r3, PRIMASK
 8006e24:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e26:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006e28:	627b      	str	r3, [r7, #36]	; 0x24
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f383 8810 	msr	PRIMASK, r3
}
 8006e34:	46c0      	nop			; (mov r8, r8)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	21c0      	movs	r1, #192	; 0xc0
 8006e42:	438a      	bics	r2, r1
 8006e44:	601a      	str	r2, [r3, #0]
 8006e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f383 8810 	msr	PRIMASK, r3
}
 8006e50:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e52:	f3ef 8310 	mrs	r3, PRIMASK
 8006e56:	617b      	str	r3, [r7, #20]
  return(result);
 8006e58:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006e5a:	623b      	str	r3, [r7, #32]
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	f383 8810 	msr	PRIMASK, r3
}
 8006e66:	46c0      	nop			; (mov r8, r8)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689a      	ldr	r2, [r3, #8]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4908      	ldr	r1, [pc, #32]	; (8006e94 <UART_EndTxTransfer+0x7c>)
 8006e74:	400a      	ands	r2, r1
 8006e76:	609a      	str	r2, [r3, #8]
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	f383 8810 	msr	PRIMASK, r3
}
 8006e82:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2288      	movs	r2, #136	; 0x88
 8006e88:	2120      	movs	r1, #32
 8006e8a:	5099      	str	r1, [r3, r2]
}
 8006e8c:	46c0      	nop			; (mov r8, r8)
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	b00a      	add	sp, #40	; 0x28
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	ff7fffff 	.word	0xff7fffff

08006e98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b08e      	sub	sp, #56	; 0x38
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ea4:	617b      	str	r3, [r7, #20]
  return(result);
 8006ea6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ea8:	637b      	str	r3, [r7, #52]	; 0x34
 8006eaa:	2301      	movs	r3, #1
 8006eac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	f383 8810 	msr	PRIMASK, r3
}
 8006eb4:	46c0      	nop			; (mov r8, r8)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4926      	ldr	r1, [pc, #152]	; (8006f5c <UART_EndRxTransfer+0xc4>)
 8006ec2:	400a      	ands	r2, r1
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	f383 8810 	msr	PRIMASK, r3
}
 8006ed0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ed6:	623b      	str	r3, [r7, #32]
  return(result);
 8006ed8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006eda:	633b      	str	r3, [r7, #48]	; 0x30
 8006edc:	2301      	movs	r3, #1
 8006ede:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee2:	f383 8810 	msr	PRIMASK, r3
}
 8006ee6:	46c0      	nop			; (mov r8, r8)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689a      	ldr	r2, [r3, #8]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	491b      	ldr	r1, [pc, #108]	; (8006f60 <UART_EndRxTransfer+0xc8>)
 8006ef4:	400a      	ands	r2, r1
 8006ef6:	609a      	str	r2, [r3, #8]
 8006ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efe:	f383 8810 	msr	PRIMASK, r3
}
 8006f02:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d118      	bne.n	8006f3e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f10:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f12:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f16:	2301      	movs	r3, #1
 8006f18:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f383 8810 	msr	PRIMASK, r3
}
 8006f20:	46c0      	nop			; (mov r8, r8)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2110      	movs	r1, #16
 8006f2e:	438a      	bics	r2, r1
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f383 8810 	msr	PRIMASK, r3
}
 8006f3c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	228c      	movs	r2, #140	; 0x8c
 8006f42:	2120      	movs	r1, #32
 8006f44:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006f52:	46c0      	nop			; (mov r8, r8)
 8006f54:	46bd      	mov	sp, r7
 8006f56:	b00e      	add	sp, #56	; 0x38
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	46c0      	nop			; (mov r8, r8)
 8006f5c:	fffffedf 	.word	0xfffffedf
 8006f60:	effffffe 	.word	0xeffffffe

08006f64 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b094      	sub	sp, #80	; 0x50
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f70:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	2220      	movs	r2, #32
 8006f7a:	4013      	ands	r3, r2
 8006f7c:	d16f      	bne.n	800705e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f80:	225e      	movs	r2, #94	; 0x5e
 8006f82:	2100      	movs	r1, #0
 8006f84:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f86:	f3ef 8310 	mrs	r3, PRIMASK
 8006f8a:	61bb      	str	r3, [r7, #24]
  return(result);
 8006f8c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f90:	2301      	movs	r3, #1
 8006f92:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f383 8810 	msr	PRIMASK, r3
}
 8006f9a:	46c0      	nop			; (mov r8, r8)
 8006f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	493a      	ldr	r1, [pc, #232]	; (8007090 <UART_DMAReceiveCplt+0x12c>)
 8006fa8:	400a      	ands	r2, r1
 8006faa:	601a      	str	r2, [r3, #0]
 8006fac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb0:	6a3b      	ldr	r3, [r7, #32]
 8006fb2:	f383 8810 	msr	PRIMASK, r3
}
 8006fb6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8006fbc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc8:	f383 8810 	msr	PRIMASK, r3
}
 8006fcc:	46c0      	nop			; (mov r8, r8)
 8006fce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689a      	ldr	r2, [r3, #8]
 8006fd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2101      	movs	r1, #1
 8006fda:	438a      	bics	r2, r1
 8006fdc:	609a      	str	r2, [r3, #8]
 8006fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fe4:	f383 8810 	msr	PRIMASK, r3
}
 8006fe8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fea:	f3ef 8310 	mrs	r3, PRIMASK
 8006fee:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ff2:	643b      	str	r3, [r7, #64]	; 0x40
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ffa:	f383 8810 	msr	PRIMASK, r3
}
 8006ffe:	46c0      	nop			; (mov r8, r8)
 8007000:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689a      	ldr	r2, [r3, #8]
 8007006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	2140      	movs	r1, #64	; 0x40
 800700c:	438a      	bics	r2, r1
 800700e:	609a      	str	r2, [r3, #8]
 8007010:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007012:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007016:	f383 8810 	msr	PRIMASK, r3
}
 800701a:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800701c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800701e:	228c      	movs	r2, #140	; 0x8c
 8007020:	2120      	movs	r1, #32
 8007022:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007024:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007026:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007028:	2b01      	cmp	r3, #1
 800702a:	d118      	bne.n	800705e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800702c:	f3ef 8310 	mrs	r3, PRIMASK
 8007030:	60fb      	str	r3, [r7, #12]
  return(result);
 8007032:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007034:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007036:	2301      	movs	r3, #1
 8007038:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	f383 8810 	msr	PRIMASK, r3
}
 8007040:	46c0      	nop			; (mov r8, r8)
 8007042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2110      	movs	r1, #16
 800704e:	438a      	bics	r2, r1
 8007050:	601a      	str	r2, [r3, #0]
 8007052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007054:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f383 8810 	msr	PRIMASK, r3
}
 800705c:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800705e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007060:	2200      	movs	r2, #0
 8007062:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007066:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007068:	2b01      	cmp	r3, #1
 800706a:	d108      	bne.n	800707e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800706c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800706e:	225c      	movs	r2, #92	; 0x5c
 8007070:	5a9a      	ldrh	r2, [r3, r2]
 8007072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007074:	0011      	movs	r1, r2
 8007076:	0018      	movs	r0, r3
 8007078:	f7ff f9da 	bl	8006430 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800707c:	e003      	b.n	8007086 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800707e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007080:	0018      	movs	r0, r3
 8007082:	f7fb fcc9 	bl	8002a18 <HAL_UART_RxCpltCallback>
}
 8007086:	46c0      	nop			; (mov r8, r8)
 8007088:	46bd      	mov	sp, r7
 800708a:	b014      	add	sp, #80	; 0x50
 800708c:	bd80      	pop	{r7, pc}
 800708e:	46c0      	nop			; (mov r8, r8)
 8007090:	fffffeff 	.word	0xfffffeff

08007094 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2201      	movs	r2, #1
 80070a6:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d10a      	bne.n	80070c6 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	225c      	movs	r2, #92	; 0x5c
 80070b4:	5a9b      	ldrh	r3, [r3, r2]
 80070b6:	085b      	lsrs	r3, r3, #1
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	0011      	movs	r1, r2
 80070be:	0018      	movs	r0, r3
 80070c0:	f7ff f9b6 	bl	8006430 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070c4:	e003      	b.n	80070ce <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	0018      	movs	r0, r3
 80070ca:	f7ff f9a1 	bl	8006410 <HAL_UART_RxHalfCpltCallback>
}
 80070ce:	46c0      	nop			; (mov r8, r8)
 80070d0:	46bd      	mov	sp, r7
 80070d2:	b004      	add	sp, #16
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b086      	sub	sp, #24
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	2288      	movs	r2, #136	; 0x88
 80070e8:	589b      	ldr	r3, [r3, r2]
 80070ea:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	228c      	movs	r2, #140	; 0x8c
 80070f0:	589b      	ldr	r3, [r3, r2]
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	2280      	movs	r2, #128	; 0x80
 80070fc:	4013      	ands	r3, r2
 80070fe:	2b80      	cmp	r3, #128	; 0x80
 8007100:	d10a      	bne.n	8007118 <UART_DMAError+0x42>
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	2b21      	cmp	r3, #33	; 0x21
 8007106:	d107      	bne.n	8007118 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	2256      	movs	r2, #86	; 0x56
 800710c:	2100      	movs	r1, #0
 800710e:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	0018      	movs	r0, r3
 8007114:	f7ff fe80 	bl	8006e18 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	2240      	movs	r2, #64	; 0x40
 8007120:	4013      	ands	r3, r2
 8007122:	2b40      	cmp	r3, #64	; 0x40
 8007124:	d10a      	bne.n	800713c <UART_DMAError+0x66>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2b22      	cmp	r3, #34	; 0x22
 800712a:	d107      	bne.n	800713c <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	225e      	movs	r2, #94	; 0x5e
 8007130:	2100      	movs	r1, #0
 8007132:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	0018      	movs	r0, r3
 8007138:	f7ff feae 	bl	8006e98 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	2290      	movs	r2, #144	; 0x90
 8007140:	589b      	ldr	r3, [r3, r2]
 8007142:	2210      	movs	r2, #16
 8007144:	431a      	orrs	r2, r3
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	2190      	movs	r1, #144	; 0x90
 800714a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	0018      	movs	r0, r3
 8007150:	f7ff f966 	bl	8006420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007154:	46c0      	nop			; (mov r8, r8)
 8007156:	46bd      	mov	sp, r7
 8007158:	b006      	add	sp, #24
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2284      	movs	r2, #132	; 0x84
 8007168:	5c9b      	ldrb	r3, [r3, r2]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d101      	bne.n	8007172 <HAL_UARTEx_DisableFifoMode+0x16>
 800716e:	2302      	movs	r3, #2
 8007170:	e027      	b.n	80071c2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2284      	movs	r2, #132	; 0x84
 8007176:	2101      	movs	r1, #1
 8007178:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2288      	movs	r2, #136	; 0x88
 800717e:	2124      	movs	r1, #36	; 0x24
 8007180:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2101      	movs	r1, #1
 8007196:	438a      	bics	r2, r1
 8007198:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	4a0b      	ldr	r2, [pc, #44]	; (80071cc <HAL_UARTEx_DisableFifoMode+0x70>)
 800719e:	4013      	ands	r3, r2
 80071a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2288      	movs	r2, #136	; 0x88
 80071b4:	2120      	movs	r1, #32
 80071b6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2284      	movs	r2, #132	; 0x84
 80071bc:	2100      	movs	r1, #0
 80071be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	0018      	movs	r0, r3
 80071c4:	46bd      	mov	sp, r7
 80071c6:	b004      	add	sp, #16
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	46c0      	nop			; (mov r8, r8)
 80071cc:	dfffffff 	.word	0xdfffffff

080071d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2284      	movs	r2, #132	; 0x84
 80071de:	5c9b      	ldrb	r3, [r3, r2]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d101      	bne.n	80071e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80071e4:	2302      	movs	r3, #2
 80071e6:	e02e      	b.n	8007246 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2284      	movs	r2, #132	; 0x84
 80071ec:	2101      	movs	r1, #1
 80071ee:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2288      	movs	r2, #136	; 0x88
 80071f4:	2124      	movs	r1, #36	; 0x24
 80071f6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	2101      	movs	r1, #1
 800720c:	438a      	bics	r2, r1
 800720e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	00db      	lsls	r3, r3, #3
 8007218:	08d9      	lsrs	r1, r3, #3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	430a      	orrs	r2, r1
 8007222:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	0018      	movs	r0, r3
 8007228:	f000 f854 	bl	80072d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68fa      	ldr	r2, [r7, #12]
 8007232:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2288      	movs	r2, #136	; 0x88
 8007238:	2120      	movs	r1, #32
 800723a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2284      	movs	r2, #132	; 0x84
 8007240:	2100      	movs	r1, #0
 8007242:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	0018      	movs	r0, r3
 8007248:	46bd      	mov	sp, r7
 800724a:	b004      	add	sp, #16
 800724c:	bd80      	pop	{r7, pc}
	...

08007250 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2284      	movs	r2, #132	; 0x84
 800725e:	5c9b      	ldrb	r3, [r3, r2]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d101      	bne.n	8007268 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007264:	2302      	movs	r3, #2
 8007266:	e02f      	b.n	80072c8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2284      	movs	r2, #132	; 0x84
 800726c:	2101      	movs	r1, #1
 800726e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2288      	movs	r2, #136	; 0x88
 8007274:	2124      	movs	r1, #36	; 0x24
 8007276:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2101      	movs	r1, #1
 800728c:	438a      	bics	r2, r1
 800728e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	4a0e      	ldr	r2, [pc, #56]	; (80072d0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007298:	4013      	ands	r3, r2
 800729a:	0019      	movs	r1, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	683a      	ldr	r2, [r7, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	0018      	movs	r0, r3
 80072aa:	f000 f813 	bl	80072d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2288      	movs	r2, #136	; 0x88
 80072ba:	2120      	movs	r1, #32
 80072bc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2284      	movs	r2, #132	; 0x84
 80072c2:	2100      	movs	r1, #0
 80072c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	0018      	movs	r0, r3
 80072ca:	46bd      	mov	sp, r7
 80072cc:	b004      	add	sp, #16
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	f1ffffff 	.word	0xf1ffffff

080072d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80072d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d108      	bne.n	80072f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	226a      	movs	r2, #106	; 0x6a
 80072e8:	2101      	movs	r1, #1
 80072ea:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2268      	movs	r2, #104	; 0x68
 80072f0:	2101      	movs	r1, #1
 80072f2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072f4:	e043      	b.n	800737e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80072f6:	260f      	movs	r6, #15
 80072f8:	19bb      	adds	r3, r7, r6
 80072fa:	2208      	movs	r2, #8
 80072fc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072fe:	200e      	movs	r0, #14
 8007300:	183b      	adds	r3, r7, r0
 8007302:	2208      	movs	r2, #8
 8007304:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	0e5b      	lsrs	r3, r3, #25
 800730e:	b2da      	uxtb	r2, r3
 8007310:	240d      	movs	r4, #13
 8007312:	193b      	adds	r3, r7, r4
 8007314:	2107      	movs	r1, #7
 8007316:	400a      	ands	r2, r1
 8007318:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	0f5b      	lsrs	r3, r3, #29
 8007322:	b2da      	uxtb	r2, r3
 8007324:	250c      	movs	r5, #12
 8007326:	197b      	adds	r3, r7, r5
 8007328:	2107      	movs	r1, #7
 800732a:	400a      	ands	r2, r1
 800732c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800732e:	183b      	adds	r3, r7, r0
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	197a      	adds	r2, r7, r5
 8007334:	7812      	ldrb	r2, [r2, #0]
 8007336:	4914      	ldr	r1, [pc, #80]	; (8007388 <UARTEx_SetNbDataToProcess+0xb4>)
 8007338:	5c8a      	ldrb	r2, [r1, r2]
 800733a:	435a      	muls	r2, r3
 800733c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800733e:	197b      	adds	r3, r7, r5
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	4a12      	ldr	r2, [pc, #72]	; (800738c <UARTEx_SetNbDataToProcess+0xb8>)
 8007344:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007346:	0019      	movs	r1, r3
 8007348:	f7f8 ff82 	bl	8000250 <__divsi3>
 800734c:	0003      	movs	r3, r0
 800734e:	b299      	uxth	r1, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	226a      	movs	r2, #106	; 0x6a
 8007354:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007356:	19bb      	adds	r3, r7, r6
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	193a      	adds	r2, r7, r4
 800735c:	7812      	ldrb	r2, [r2, #0]
 800735e:	490a      	ldr	r1, [pc, #40]	; (8007388 <UARTEx_SetNbDataToProcess+0xb4>)
 8007360:	5c8a      	ldrb	r2, [r1, r2]
 8007362:	435a      	muls	r2, r3
 8007364:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007366:	193b      	adds	r3, r7, r4
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	4a08      	ldr	r2, [pc, #32]	; (800738c <UARTEx_SetNbDataToProcess+0xb8>)
 800736c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800736e:	0019      	movs	r1, r3
 8007370:	f7f8 ff6e 	bl	8000250 <__divsi3>
 8007374:	0003      	movs	r3, r0
 8007376:	b299      	uxth	r1, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2268      	movs	r2, #104	; 0x68
 800737c:	5299      	strh	r1, [r3, r2]
}
 800737e:	46c0      	nop			; (mov r8, r8)
 8007380:	46bd      	mov	sp, r7
 8007382:	b005      	add	sp, #20
 8007384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007386:	46c0      	nop			; (mov r8, r8)
 8007388:	0800bf84 	.word	0x0800bf84
 800738c:	0800bf8c 	.word	0x0800bf8c

08007390 <atoi>:
 8007390:	b510      	push	{r4, lr}
 8007392:	220a      	movs	r2, #10
 8007394:	2100      	movs	r1, #0
 8007396:	f001 fe9b 	bl	80090d0 <strtol>
 800739a:	bd10      	pop	{r4, pc}

0800739c <__errno>:
 800739c:	4b01      	ldr	r3, [pc, #4]	; (80073a4 <__errno+0x8>)
 800739e:	6818      	ldr	r0, [r3, #0]
 80073a0:	4770      	bx	lr
 80073a2:	46c0      	nop			; (mov r8, r8)
 80073a4:	2000000c 	.word	0x2000000c

080073a8 <__libc_init_array>:
 80073a8:	b570      	push	{r4, r5, r6, lr}
 80073aa:	2600      	movs	r6, #0
 80073ac:	4d0c      	ldr	r5, [pc, #48]	; (80073e0 <__libc_init_array+0x38>)
 80073ae:	4c0d      	ldr	r4, [pc, #52]	; (80073e4 <__libc_init_array+0x3c>)
 80073b0:	1b64      	subs	r4, r4, r5
 80073b2:	10a4      	asrs	r4, r4, #2
 80073b4:	42a6      	cmp	r6, r4
 80073b6:	d109      	bne.n	80073cc <__libc_init_array+0x24>
 80073b8:	2600      	movs	r6, #0
 80073ba:	f004 fd53 	bl	800be64 <_init>
 80073be:	4d0a      	ldr	r5, [pc, #40]	; (80073e8 <__libc_init_array+0x40>)
 80073c0:	4c0a      	ldr	r4, [pc, #40]	; (80073ec <__libc_init_array+0x44>)
 80073c2:	1b64      	subs	r4, r4, r5
 80073c4:	10a4      	asrs	r4, r4, #2
 80073c6:	42a6      	cmp	r6, r4
 80073c8:	d105      	bne.n	80073d6 <__libc_init_array+0x2e>
 80073ca:	bd70      	pop	{r4, r5, r6, pc}
 80073cc:	00b3      	lsls	r3, r6, #2
 80073ce:	58eb      	ldr	r3, [r5, r3]
 80073d0:	4798      	blx	r3
 80073d2:	3601      	adds	r6, #1
 80073d4:	e7ee      	b.n	80073b4 <__libc_init_array+0xc>
 80073d6:	00b3      	lsls	r3, r6, #2
 80073d8:	58eb      	ldr	r3, [r5, r3]
 80073da:	4798      	blx	r3
 80073dc:	3601      	adds	r6, #1
 80073de:	e7f2      	b.n	80073c6 <__libc_init_array+0x1e>
 80073e0:	0800c444 	.word	0x0800c444
 80073e4:	0800c444 	.word	0x0800c444
 80073e8:	0800c444 	.word	0x0800c444
 80073ec:	0800c448 	.word	0x0800c448

080073f0 <malloc>:
 80073f0:	b510      	push	{r4, lr}
 80073f2:	4b03      	ldr	r3, [pc, #12]	; (8007400 <malloc+0x10>)
 80073f4:	0001      	movs	r1, r0
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	f000 f882 	bl	8007500 <_malloc_r>
 80073fc:	bd10      	pop	{r4, pc}
 80073fe:	46c0      	nop			; (mov r8, r8)
 8007400:	2000000c 	.word	0x2000000c

08007404 <memcpy>:
 8007404:	2300      	movs	r3, #0
 8007406:	b510      	push	{r4, lr}
 8007408:	429a      	cmp	r2, r3
 800740a:	d100      	bne.n	800740e <memcpy+0xa>
 800740c:	bd10      	pop	{r4, pc}
 800740e:	5ccc      	ldrb	r4, [r1, r3]
 8007410:	54c4      	strb	r4, [r0, r3]
 8007412:	3301      	adds	r3, #1
 8007414:	e7f8      	b.n	8007408 <memcpy+0x4>

08007416 <memset>:
 8007416:	0003      	movs	r3, r0
 8007418:	1882      	adds	r2, r0, r2
 800741a:	4293      	cmp	r3, r2
 800741c:	d100      	bne.n	8007420 <memset+0xa>
 800741e:	4770      	bx	lr
 8007420:	7019      	strb	r1, [r3, #0]
 8007422:	3301      	adds	r3, #1
 8007424:	e7f9      	b.n	800741a <memset+0x4>
	...

08007428 <_free_r>:
 8007428:	b570      	push	{r4, r5, r6, lr}
 800742a:	0005      	movs	r5, r0
 800742c:	2900      	cmp	r1, #0
 800742e:	d010      	beq.n	8007452 <_free_r+0x2a>
 8007430:	1f0c      	subs	r4, r1, #4
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	da00      	bge.n	800743a <_free_r+0x12>
 8007438:	18e4      	adds	r4, r4, r3
 800743a:	0028      	movs	r0, r5
 800743c:	f003 f890 	bl	800a560 <__malloc_lock>
 8007440:	4a1d      	ldr	r2, [pc, #116]	; (80074b8 <_free_r+0x90>)
 8007442:	6813      	ldr	r3, [r2, #0]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d105      	bne.n	8007454 <_free_r+0x2c>
 8007448:	6063      	str	r3, [r4, #4]
 800744a:	6014      	str	r4, [r2, #0]
 800744c:	0028      	movs	r0, r5
 800744e:	f003 f88f 	bl	800a570 <__malloc_unlock>
 8007452:	bd70      	pop	{r4, r5, r6, pc}
 8007454:	42a3      	cmp	r3, r4
 8007456:	d908      	bls.n	800746a <_free_r+0x42>
 8007458:	6821      	ldr	r1, [r4, #0]
 800745a:	1860      	adds	r0, r4, r1
 800745c:	4283      	cmp	r3, r0
 800745e:	d1f3      	bne.n	8007448 <_free_r+0x20>
 8007460:	6818      	ldr	r0, [r3, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	1841      	adds	r1, r0, r1
 8007466:	6021      	str	r1, [r4, #0]
 8007468:	e7ee      	b.n	8007448 <_free_r+0x20>
 800746a:	001a      	movs	r2, r3
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <_free_r+0x4e>
 8007472:	42a3      	cmp	r3, r4
 8007474:	d9f9      	bls.n	800746a <_free_r+0x42>
 8007476:	6811      	ldr	r1, [r2, #0]
 8007478:	1850      	adds	r0, r2, r1
 800747a:	42a0      	cmp	r0, r4
 800747c:	d10b      	bne.n	8007496 <_free_r+0x6e>
 800747e:	6820      	ldr	r0, [r4, #0]
 8007480:	1809      	adds	r1, r1, r0
 8007482:	1850      	adds	r0, r2, r1
 8007484:	6011      	str	r1, [r2, #0]
 8007486:	4283      	cmp	r3, r0
 8007488:	d1e0      	bne.n	800744c <_free_r+0x24>
 800748a:	6818      	ldr	r0, [r3, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	1841      	adds	r1, r0, r1
 8007490:	6011      	str	r1, [r2, #0]
 8007492:	6053      	str	r3, [r2, #4]
 8007494:	e7da      	b.n	800744c <_free_r+0x24>
 8007496:	42a0      	cmp	r0, r4
 8007498:	d902      	bls.n	80074a0 <_free_r+0x78>
 800749a:	230c      	movs	r3, #12
 800749c:	602b      	str	r3, [r5, #0]
 800749e:	e7d5      	b.n	800744c <_free_r+0x24>
 80074a0:	6821      	ldr	r1, [r4, #0]
 80074a2:	1860      	adds	r0, r4, r1
 80074a4:	4283      	cmp	r3, r0
 80074a6:	d103      	bne.n	80074b0 <_free_r+0x88>
 80074a8:	6818      	ldr	r0, [r3, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	1841      	adds	r1, r0, r1
 80074ae:	6021      	str	r1, [r4, #0]
 80074b0:	6063      	str	r3, [r4, #4]
 80074b2:	6054      	str	r4, [r2, #4]
 80074b4:	e7ca      	b.n	800744c <_free_r+0x24>
 80074b6:	46c0      	nop			; (mov r8, r8)
 80074b8:	2000048c 	.word	0x2000048c

080074bc <sbrk_aligned>:
 80074bc:	b570      	push	{r4, r5, r6, lr}
 80074be:	4e0f      	ldr	r6, [pc, #60]	; (80074fc <sbrk_aligned+0x40>)
 80074c0:	000d      	movs	r5, r1
 80074c2:	6831      	ldr	r1, [r6, #0]
 80074c4:	0004      	movs	r4, r0
 80074c6:	2900      	cmp	r1, #0
 80074c8:	d102      	bne.n	80074d0 <sbrk_aligned+0x14>
 80074ca:	f000 ff05 	bl	80082d8 <_sbrk_r>
 80074ce:	6030      	str	r0, [r6, #0]
 80074d0:	0029      	movs	r1, r5
 80074d2:	0020      	movs	r0, r4
 80074d4:	f000 ff00 	bl	80082d8 <_sbrk_r>
 80074d8:	1c43      	adds	r3, r0, #1
 80074da:	d00a      	beq.n	80074f2 <sbrk_aligned+0x36>
 80074dc:	2303      	movs	r3, #3
 80074de:	1cc5      	adds	r5, r0, #3
 80074e0:	439d      	bics	r5, r3
 80074e2:	42a8      	cmp	r0, r5
 80074e4:	d007      	beq.n	80074f6 <sbrk_aligned+0x3a>
 80074e6:	1a29      	subs	r1, r5, r0
 80074e8:	0020      	movs	r0, r4
 80074ea:	f000 fef5 	bl	80082d8 <_sbrk_r>
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	d101      	bne.n	80074f6 <sbrk_aligned+0x3a>
 80074f2:	2501      	movs	r5, #1
 80074f4:	426d      	negs	r5, r5
 80074f6:	0028      	movs	r0, r5
 80074f8:	bd70      	pop	{r4, r5, r6, pc}
 80074fa:	46c0      	nop			; (mov r8, r8)
 80074fc:	20000490 	.word	0x20000490

08007500 <_malloc_r>:
 8007500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007502:	2203      	movs	r2, #3
 8007504:	1ccb      	adds	r3, r1, #3
 8007506:	4393      	bics	r3, r2
 8007508:	3308      	adds	r3, #8
 800750a:	0006      	movs	r6, r0
 800750c:	001f      	movs	r7, r3
 800750e:	2b0c      	cmp	r3, #12
 8007510:	d232      	bcs.n	8007578 <_malloc_r+0x78>
 8007512:	270c      	movs	r7, #12
 8007514:	42b9      	cmp	r1, r7
 8007516:	d831      	bhi.n	800757c <_malloc_r+0x7c>
 8007518:	0030      	movs	r0, r6
 800751a:	f003 f821 	bl	800a560 <__malloc_lock>
 800751e:	4d32      	ldr	r5, [pc, #200]	; (80075e8 <_malloc_r+0xe8>)
 8007520:	682b      	ldr	r3, [r5, #0]
 8007522:	001c      	movs	r4, r3
 8007524:	2c00      	cmp	r4, #0
 8007526:	d12e      	bne.n	8007586 <_malloc_r+0x86>
 8007528:	0039      	movs	r1, r7
 800752a:	0030      	movs	r0, r6
 800752c:	f7ff ffc6 	bl	80074bc <sbrk_aligned>
 8007530:	0004      	movs	r4, r0
 8007532:	1c43      	adds	r3, r0, #1
 8007534:	d11e      	bne.n	8007574 <_malloc_r+0x74>
 8007536:	682c      	ldr	r4, [r5, #0]
 8007538:	0025      	movs	r5, r4
 800753a:	2d00      	cmp	r5, #0
 800753c:	d14a      	bne.n	80075d4 <_malloc_r+0xd4>
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	0029      	movs	r1, r5
 8007542:	18e3      	adds	r3, r4, r3
 8007544:	0030      	movs	r0, r6
 8007546:	9301      	str	r3, [sp, #4]
 8007548:	f000 fec6 	bl	80082d8 <_sbrk_r>
 800754c:	9b01      	ldr	r3, [sp, #4]
 800754e:	4283      	cmp	r3, r0
 8007550:	d143      	bne.n	80075da <_malloc_r+0xda>
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	3703      	adds	r7, #3
 8007556:	1aff      	subs	r7, r7, r3
 8007558:	2303      	movs	r3, #3
 800755a:	439f      	bics	r7, r3
 800755c:	3708      	adds	r7, #8
 800755e:	2f0c      	cmp	r7, #12
 8007560:	d200      	bcs.n	8007564 <_malloc_r+0x64>
 8007562:	270c      	movs	r7, #12
 8007564:	0039      	movs	r1, r7
 8007566:	0030      	movs	r0, r6
 8007568:	f7ff ffa8 	bl	80074bc <sbrk_aligned>
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	d034      	beq.n	80075da <_malloc_r+0xda>
 8007570:	6823      	ldr	r3, [r4, #0]
 8007572:	19df      	adds	r7, r3, r7
 8007574:	6027      	str	r7, [r4, #0]
 8007576:	e013      	b.n	80075a0 <_malloc_r+0xa0>
 8007578:	2b00      	cmp	r3, #0
 800757a:	dacb      	bge.n	8007514 <_malloc_r+0x14>
 800757c:	230c      	movs	r3, #12
 800757e:	2500      	movs	r5, #0
 8007580:	6033      	str	r3, [r6, #0]
 8007582:	0028      	movs	r0, r5
 8007584:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007586:	6822      	ldr	r2, [r4, #0]
 8007588:	1bd1      	subs	r1, r2, r7
 800758a:	d420      	bmi.n	80075ce <_malloc_r+0xce>
 800758c:	290b      	cmp	r1, #11
 800758e:	d917      	bls.n	80075c0 <_malloc_r+0xc0>
 8007590:	19e2      	adds	r2, r4, r7
 8007592:	6027      	str	r7, [r4, #0]
 8007594:	42a3      	cmp	r3, r4
 8007596:	d111      	bne.n	80075bc <_malloc_r+0xbc>
 8007598:	602a      	str	r2, [r5, #0]
 800759a:	6863      	ldr	r3, [r4, #4]
 800759c:	6011      	str	r1, [r2, #0]
 800759e:	6053      	str	r3, [r2, #4]
 80075a0:	0030      	movs	r0, r6
 80075a2:	0025      	movs	r5, r4
 80075a4:	f002 ffe4 	bl	800a570 <__malloc_unlock>
 80075a8:	2207      	movs	r2, #7
 80075aa:	350b      	adds	r5, #11
 80075ac:	1d23      	adds	r3, r4, #4
 80075ae:	4395      	bics	r5, r2
 80075b0:	1aea      	subs	r2, r5, r3
 80075b2:	429d      	cmp	r5, r3
 80075b4:	d0e5      	beq.n	8007582 <_malloc_r+0x82>
 80075b6:	1b5b      	subs	r3, r3, r5
 80075b8:	50a3      	str	r3, [r4, r2]
 80075ba:	e7e2      	b.n	8007582 <_malloc_r+0x82>
 80075bc:	605a      	str	r2, [r3, #4]
 80075be:	e7ec      	b.n	800759a <_malloc_r+0x9a>
 80075c0:	6862      	ldr	r2, [r4, #4]
 80075c2:	42a3      	cmp	r3, r4
 80075c4:	d101      	bne.n	80075ca <_malloc_r+0xca>
 80075c6:	602a      	str	r2, [r5, #0]
 80075c8:	e7ea      	b.n	80075a0 <_malloc_r+0xa0>
 80075ca:	605a      	str	r2, [r3, #4]
 80075cc:	e7e8      	b.n	80075a0 <_malloc_r+0xa0>
 80075ce:	0023      	movs	r3, r4
 80075d0:	6864      	ldr	r4, [r4, #4]
 80075d2:	e7a7      	b.n	8007524 <_malloc_r+0x24>
 80075d4:	002c      	movs	r4, r5
 80075d6:	686d      	ldr	r5, [r5, #4]
 80075d8:	e7af      	b.n	800753a <_malloc_r+0x3a>
 80075da:	230c      	movs	r3, #12
 80075dc:	0030      	movs	r0, r6
 80075de:	6033      	str	r3, [r6, #0]
 80075e0:	f002 ffc6 	bl	800a570 <__malloc_unlock>
 80075e4:	e7cd      	b.n	8007582 <_malloc_r+0x82>
 80075e6:	46c0      	nop			; (mov r8, r8)
 80075e8:	2000048c 	.word	0x2000048c

080075ec <__cvt>:
 80075ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ee:	001e      	movs	r6, r3
 80075f0:	2300      	movs	r3, #0
 80075f2:	0014      	movs	r4, r2
 80075f4:	b08b      	sub	sp, #44	; 0x2c
 80075f6:	429e      	cmp	r6, r3
 80075f8:	da04      	bge.n	8007604 <__cvt+0x18>
 80075fa:	2180      	movs	r1, #128	; 0x80
 80075fc:	0609      	lsls	r1, r1, #24
 80075fe:	1873      	adds	r3, r6, r1
 8007600:	001e      	movs	r6, r3
 8007602:	232d      	movs	r3, #45	; 0x2d
 8007604:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007606:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007608:	7013      	strb	r3, [r2, #0]
 800760a:	2320      	movs	r3, #32
 800760c:	2203      	movs	r2, #3
 800760e:	439f      	bics	r7, r3
 8007610:	2f46      	cmp	r7, #70	; 0x46
 8007612:	d007      	beq.n	8007624 <__cvt+0x38>
 8007614:	003b      	movs	r3, r7
 8007616:	3b45      	subs	r3, #69	; 0x45
 8007618:	4259      	negs	r1, r3
 800761a:	414b      	adcs	r3, r1
 800761c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800761e:	3a01      	subs	r2, #1
 8007620:	18cb      	adds	r3, r1, r3
 8007622:	9310      	str	r3, [sp, #64]	; 0x40
 8007624:	ab09      	add	r3, sp, #36	; 0x24
 8007626:	9304      	str	r3, [sp, #16]
 8007628:	ab08      	add	r3, sp, #32
 800762a:	9303      	str	r3, [sp, #12]
 800762c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800762e:	9200      	str	r2, [sp, #0]
 8007630:	9302      	str	r3, [sp, #8]
 8007632:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007634:	0022      	movs	r2, r4
 8007636:	9301      	str	r3, [sp, #4]
 8007638:	0033      	movs	r3, r6
 800763a:	f001 fde1 	bl	8009200 <_dtoa_r>
 800763e:	0005      	movs	r5, r0
 8007640:	2f47      	cmp	r7, #71	; 0x47
 8007642:	d102      	bne.n	800764a <__cvt+0x5e>
 8007644:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007646:	07db      	lsls	r3, r3, #31
 8007648:	d528      	bpl.n	800769c <__cvt+0xb0>
 800764a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800764c:	18eb      	adds	r3, r5, r3
 800764e:	9307      	str	r3, [sp, #28]
 8007650:	2f46      	cmp	r7, #70	; 0x46
 8007652:	d114      	bne.n	800767e <__cvt+0x92>
 8007654:	782b      	ldrb	r3, [r5, #0]
 8007656:	2b30      	cmp	r3, #48	; 0x30
 8007658:	d10c      	bne.n	8007674 <__cvt+0x88>
 800765a:	2200      	movs	r2, #0
 800765c:	2300      	movs	r3, #0
 800765e:	0020      	movs	r0, r4
 8007660:	0031      	movs	r1, r6
 8007662:	f7f8 fef1 	bl	8000448 <__aeabi_dcmpeq>
 8007666:	2800      	cmp	r0, #0
 8007668:	d104      	bne.n	8007674 <__cvt+0x88>
 800766a:	2301      	movs	r3, #1
 800766c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800766e:	1a9b      	subs	r3, r3, r2
 8007670:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007672:	6013      	str	r3, [r2, #0]
 8007674:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007676:	9a07      	ldr	r2, [sp, #28]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	18d3      	adds	r3, r2, r3
 800767c:	9307      	str	r3, [sp, #28]
 800767e:	2200      	movs	r2, #0
 8007680:	2300      	movs	r3, #0
 8007682:	0020      	movs	r0, r4
 8007684:	0031      	movs	r1, r6
 8007686:	f7f8 fedf 	bl	8000448 <__aeabi_dcmpeq>
 800768a:	2800      	cmp	r0, #0
 800768c:	d001      	beq.n	8007692 <__cvt+0xa6>
 800768e:	9b07      	ldr	r3, [sp, #28]
 8007690:	9309      	str	r3, [sp, #36]	; 0x24
 8007692:	2230      	movs	r2, #48	; 0x30
 8007694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007696:	9907      	ldr	r1, [sp, #28]
 8007698:	428b      	cmp	r3, r1
 800769a:	d306      	bcc.n	80076aa <__cvt+0xbe>
 800769c:	0028      	movs	r0, r5
 800769e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80076a2:	1b5b      	subs	r3, r3, r5
 80076a4:	6013      	str	r3, [r2, #0]
 80076a6:	b00b      	add	sp, #44	; 0x2c
 80076a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076aa:	1c59      	adds	r1, r3, #1
 80076ac:	9109      	str	r1, [sp, #36]	; 0x24
 80076ae:	701a      	strb	r2, [r3, #0]
 80076b0:	e7f0      	b.n	8007694 <__cvt+0xa8>

080076b2 <__exponent>:
 80076b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076b4:	1c83      	adds	r3, r0, #2
 80076b6:	b087      	sub	sp, #28
 80076b8:	9303      	str	r3, [sp, #12]
 80076ba:	0005      	movs	r5, r0
 80076bc:	000c      	movs	r4, r1
 80076be:	232b      	movs	r3, #43	; 0x2b
 80076c0:	7002      	strb	r2, [r0, #0]
 80076c2:	2900      	cmp	r1, #0
 80076c4:	da01      	bge.n	80076ca <__exponent+0x18>
 80076c6:	424c      	negs	r4, r1
 80076c8:	3302      	adds	r3, #2
 80076ca:	706b      	strb	r3, [r5, #1]
 80076cc:	2c09      	cmp	r4, #9
 80076ce:	dd31      	ble.n	8007734 <__exponent+0x82>
 80076d0:	270a      	movs	r7, #10
 80076d2:	ab04      	add	r3, sp, #16
 80076d4:	1dde      	adds	r6, r3, #7
 80076d6:	0020      	movs	r0, r4
 80076d8:	0039      	movs	r1, r7
 80076da:	9601      	str	r6, [sp, #4]
 80076dc:	f7f8 fe9e 	bl	800041c <__aeabi_idivmod>
 80076e0:	3e01      	subs	r6, #1
 80076e2:	3130      	adds	r1, #48	; 0x30
 80076e4:	0020      	movs	r0, r4
 80076e6:	7031      	strb	r1, [r6, #0]
 80076e8:	0039      	movs	r1, r7
 80076ea:	9402      	str	r4, [sp, #8]
 80076ec:	f7f8 fdb0 	bl	8000250 <__divsi3>
 80076f0:	9b02      	ldr	r3, [sp, #8]
 80076f2:	0004      	movs	r4, r0
 80076f4:	2b63      	cmp	r3, #99	; 0x63
 80076f6:	dcee      	bgt.n	80076d6 <__exponent+0x24>
 80076f8:	9b01      	ldr	r3, [sp, #4]
 80076fa:	3430      	adds	r4, #48	; 0x30
 80076fc:	1e9a      	subs	r2, r3, #2
 80076fe:	0013      	movs	r3, r2
 8007700:	9903      	ldr	r1, [sp, #12]
 8007702:	7014      	strb	r4, [r2, #0]
 8007704:	a804      	add	r0, sp, #16
 8007706:	3007      	adds	r0, #7
 8007708:	4298      	cmp	r0, r3
 800770a:	d80e      	bhi.n	800772a <__exponent+0x78>
 800770c:	ab04      	add	r3, sp, #16
 800770e:	3307      	adds	r3, #7
 8007710:	2000      	movs	r0, #0
 8007712:	429a      	cmp	r2, r3
 8007714:	d804      	bhi.n	8007720 <__exponent+0x6e>
 8007716:	ab04      	add	r3, sp, #16
 8007718:	3009      	adds	r0, #9
 800771a:	18c0      	adds	r0, r0, r3
 800771c:	9b01      	ldr	r3, [sp, #4]
 800771e:	1ac0      	subs	r0, r0, r3
 8007720:	9b03      	ldr	r3, [sp, #12]
 8007722:	1818      	adds	r0, r3, r0
 8007724:	1b40      	subs	r0, r0, r5
 8007726:	b007      	add	sp, #28
 8007728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800772a:	7818      	ldrb	r0, [r3, #0]
 800772c:	3301      	adds	r3, #1
 800772e:	7008      	strb	r0, [r1, #0]
 8007730:	3101      	adds	r1, #1
 8007732:	e7e7      	b.n	8007704 <__exponent+0x52>
 8007734:	2330      	movs	r3, #48	; 0x30
 8007736:	18e4      	adds	r4, r4, r3
 8007738:	70ab      	strb	r3, [r5, #2]
 800773a:	1d28      	adds	r0, r5, #4
 800773c:	70ec      	strb	r4, [r5, #3]
 800773e:	e7f1      	b.n	8007724 <__exponent+0x72>

08007740 <_printf_float>:
 8007740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007742:	b095      	sub	sp, #84	; 0x54
 8007744:	000c      	movs	r4, r1
 8007746:	9209      	str	r2, [sp, #36]	; 0x24
 8007748:	001e      	movs	r6, r3
 800774a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800774c:	0007      	movs	r7, r0
 800774e:	f002 fee5 	bl	800a51c <_localeconv_r>
 8007752:	6803      	ldr	r3, [r0, #0]
 8007754:	0018      	movs	r0, r3
 8007756:	930c      	str	r3, [sp, #48]	; 0x30
 8007758:	f7f8 fcd4 	bl	8000104 <strlen>
 800775c:	2300      	movs	r3, #0
 800775e:	9312      	str	r3, [sp, #72]	; 0x48
 8007760:	7e23      	ldrb	r3, [r4, #24]
 8007762:	2207      	movs	r2, #7
 8007764:	930a      	str	r3, [sp, #40]	; 0x28
 8007766:	6823      	ldr	r3, [r4, #0]
 8007768:	900e      	str	r0, [sp, #56]	; 0x38
 800776a:	930d      	str	r3, [sp, #52]	; 0x34
 800776c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800776e:	682b      	ldr	r3, [r5, #0]
 8007770:	05c9      	lsls	r1, r1, #23
 8007772:	d547      	bpl.n	8007804 <_printf_float+0xc4>
 8007774:	189b      	adds	r3, r3, r2
 8007776:	4393      	bics	r3, r2
 8007778:	001a      	movs	r2, r3
 800777a:	3208      	adds	r2, #8
 800777c:	602a      	str	r2, [r5, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	64a2      	str	r2, [r4, #72]	; 0x48
 8007784:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007786:	2201      	movs	r2, #1
 8007788:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800778a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800778c:	930b      	str	r3, [sp, #44]	; 0x2c
 800778e:	006b      	lsls	r3, r5, #1
 8007790:	085b      	lsrs	r3, r3, #1
 8007792:	930f      	str	r3, [sp, #60]	; 0x3c
 8007794:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007796:	4ba7      	ldr	r3, [pc, #668]	; (8007a34 <_printf_float+0x2f4>)
 8007798:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800779a:	4252      	negs	r2, r2
 800779c:	f7fa fd1a 	bl	80021d4 <__aeabi_dcmpun>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	d131      	bne.n	8007808 <_printf_float+0xc8>
 80077a4:	2201      	movs	r2, #1
 80077a6:	4ba3      	ldr	r3, [pc, #652]	; (8007a34 <_printf_float+0x2f4>)
 80077a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80077aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80077ac:	4252      	negs	r2, r2
 80077ae:	f7f8 fe5b 	bl	8000468 <__aeabi_dcmple>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d128      	bne.n	8007808 <_printf_float+0xc8>
 80077b6:	2200      	movs	r2, #0
 80077b8:	2300      	movs	r3, #0
 80077ba:	0029      	movs	r1, r5
 80077bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80077be:	f7f8 fe49 	bl	8000454 <__aeabi_dcmplt>
 80077c2:	2800      	cmp	r0, #0
 80077c4:	d003      	beq.n	80077ce <_printf_float+0x8e>
 80077c6:	0023      	movs	r3, r4
 80077c8:	222d      	movs	r2, #45	; 0x2d
 80077ca:	3343      	adds	r3, #67	; 0x43
 80077cc:	701a      	strb	r2, [r3, #0]
 80077ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077d0:	4d99      	ldr	r5, [pc, #612]	; (8007a38 <_printf_float+0x2f8>)
 80077d2:	2b47      	cmp	r3, #71	; 0x47
 80077d4:	d900      	bls.n	80077d8 <_printf_float+0x98>
 80077d6:	4d99      	ldr	r5, [pc, #612]	; (8007a3c <_printf_float+0x2fc>)
 80077d8:	2303      	movs	r3, #3
 80077da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077dc:	6123      	str	r3, [r4, #16]
 80077de:	3301      	adds	r3, #1
 80077e0:	439a      	bics	r2, r3
 80077e2:	2300      	movs	r3, #0
 80077e4:	6022      	str	r2, [r4, #0]
 80077e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80077e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ea:	0021      	movs	r1, r4
 80077ec:	0038      	movs	r0, r7
 80077ee:	9600      	str	r6, [sp, #0]
 80077f0:	aa13      	add	r2, sp, #76	; 0x4c
 80077f2:	f000 f9e7 	bl	8007bc4 <_printf_common>
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	d000      	beq.n	80077fc <_printf_float+0xbc>
 80077fa:	e0a2      	b.n	8007942 <_printf_float+0x202>
 80077fc:	2001      	movs	r0, #1
 80077fe:	4240      	negs	r0, r0
 8007800:	b015      	add	sp, #84	; 0x54
 8007802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007804:	3307      	adds	r3, #7
 8007806:	e7b6      	b.n	8007776 <_printf_float+0x36>
 8007808:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800780a:	002b      	movs	r3, r5
 800780c:	0010      	movs	r0, r2
 800780e:	0029      	movs	r1, r5
 8007810:	f7fa fce0 	bl	80021d4 <__aeabi_dcmpun>
 8007814:	2800      	cmp	r0, #0
 8007816:	d00b      	beq.n	8007830 <_printf_float+0xf0>
 8007818:	2d00      	cmp	r5, #0
 800781a:	da03      	bge.n	8007824 <_printf_float+0xe4>
 800781c:	0023      	movs	r3, r4
 800781e:	222d      	movs	r2, #45	; 0x2d
 8007820:	3343      	adds	r3, #67	; 0x43
 8007822:	701a      	strb	r2, [r3, #0]
 8007824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007826:	4d86      	ldr	r5, [pc, #536]	; (8007a40 <_printf_float+0x300>)
 8007828:	2b47      	cmp	r3, #71	; 0x47
 800782a:	d9d5      	bls.n	80077d8 <_printf_float+0x98>
 800782c:	4d85      	ldr	r5, [pc, #532]	; (8007a44 <_printf_float+0x304>)
 800782e:	e7d3      	b.n	80077d8 <_printf_float+0x98>
 8007830:	2220      	movs	r2, #32
 8007832:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007834:	6863      	ldr	r3, [r4, #4]
 8007836:	4391      	bics	r1, r2
 8007838:	910f      	str	r1, [sp, #60]	; 0x3c
 800783a:	1c5a      	adds	r2, r3, #1
 800783c:	d149      	bne.n	80078d2 <_printf_float+0x192>
 800783e:	3307      	adds	r3, #7
 8007840:	6063      	str	r3, [r4, #4]
 8007842:	2380      	movs	r3, #128	; 0x80
 8007844:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007846:	00db      	lsls	r3, r3, #3
 8007848:	4313      	orrs	r3, r2
 800784a:	2200      	movs	r2, #0
 800784c:	9206      	str	r2, [sp, #24]
 800784e:	aa12      	add	r2, sp, #72	; 0x48
 8007850:	9205      	str	r2, [sp, #20]
 8007852:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007854:	a908      	add	r1, sp, #32
 8007856:	9204      	str	r2, [sp, #16]
 8007858:	aa11      	add	r2, sp, #68	; 0x44
 800785a:	9203      	str	r2, [sp, #12]
 800785c:	2223      	movs	r2, #35	; 0x23
 800785e:	6023      	str	r3, [r4, #0]
 8007860:	9301      	str	r3, [sp, #4]
 8007862:	6863      	ldr	r3, [r4, #4]
 8007864:	1852      	adds	r2, r2, r1
 8007866:	9202      	str	r2, [sp, #8]
 8007868:	9300      	str	r3, [sp, #0]
 800786a:	0038      	movs	r0, r7
 800786c:	002b      	movs	r3, r5
 800786e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007870:	f7ff febc 	bl	80075ec <__cvt>
 8007874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007876:	0005      	movs	r5, r0
 8007878:	9911      	ldr	r1, [sp, #68]	; 0x44
 800787a:	2b47      	cmp	r3, #71	; 0x47
 800787c:	d108      	bne.n	8007890 <_printf_float+0x150>
 800787e:	1ccb      	adds	r3, r1, #3
 8007880:	db02      	blt.n	8007888 <_printf_float+0x148>
 8007882:	6863      	ldr	r3, [r4, #4]
 8007884:	4299      	cmp	r1, r3
 8007886:	dd48      	ble.n	800791a <_printf_float+0x1da>
 8007888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800788a:	3b02      	subs	r3, #2
 800788c:	b2db      	uxtb	r3, r3
 800788e:	930a      	str	r3, [sp, #40]	; 0x28
 8007890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007892:	2b65      	cmp	r3, #101	; 0x65
 8007894:	d824      	bhi.n	80078e0 <_printf_float+0x1a0>
 8007896:	0020      	movs	r0, r4
 8007898:	001a      	movs	r2, r3
 800789a:	3901      	subs	r1, #1
 800789c:	3050      	adds	r0, #80	; 0x50
 800789e:	9111      	str	r1, [sp, #68]	; 0x44
 80078a0:	f7ff ff07 	bl	80076b2 <__exponent>
 80078a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078a6:	900b      	str	r0, [sp, #44]	; 0x2c
 80078a8:	1813      	adds	r3, r2, r0
 80078aa:	6123      	str	r3, [r4, #16]
 80078ac:	2a01      	cmp	r2, #1
 80078ae:	dc02      	bgt.n	80078b6 <_printf_float+0x176>
 80078b0:	6822      	ldr	r2, [r4, #0]
 80078b2:	07d2      	lsls	r2, r2, #31
 80078b4:	d501      	bpl.n	80078ba <_printf_float+0x17a>
 80078b6:	3301      	adds	r3, #1
 80078b8:	6123      	str	r3, [r4, #16]
 80078ba:	2323      	movs	r3, #35	; 0x23
 80078bc:	aa08      	add	r2, sp, #32
 80078be:	189b      	adds	r3, r3, r2
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d100      	bne.n	80078c8 <_printf_float+0x188>
 80078c6:	e78f      	b.n	80077e8 <_printf_float+0xa8>
 80078c8:	0023      	movs	r3, r4
 80078ca:	222d      	movs	r2, #45	; 0x2d
 80078cc:	3343      	adds	r3, #67	; 0x43
 80078ce:	701a      	strb	r2, [r3, #0]
 80078d0:	e78a      	b.n	80077e8 <_printf_float+0xa8>
 80078d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078d4:	2a47      	cmp	r2, #71	; 0x47
 80078d6:	d1b4      	bne.n	8007842 <_printf_float+0x102>
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d1b2      	bne.n	8007842 <_printf_float+0x102>
 80078dc:	3301      	adds	r3, #1
 80078de:	e7af      	b.n	8007840 <_printf_float+0x100>
 80078e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e2:	2b66      	cmp	r3, #102	; 0x66
 80078e4:	d11b      	bne.n	800791e <_printf_float+0x1de>
 80078e6:	6863      	ldr	r3, [r4, #4]
 80078e8:	2900      	cmp	r1, #0
 80078ea:	dd0d      	ble.n	8007908 <_printf_float+0x1c8>
 80078ec:	6121      	str	r1, [r4, #16]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d102      	bne.n	80078f8 <_printf_float+0x1b8>
 80078f2:	6822      	ldr	r2, [r4, #0]
 80078f4:	07d2      	lsls	r2, r2, #31
 80078f6:	d502      	bpl.n	80078fe <_printf_float+0x1be>
 80078f8:	3301      	adds	r3, #1
 80078fa:	1859      	adds	r1, r3, r1
 80078fc:	6121      	str	r1, [r4, #16]
 80078fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007900:	65a3      	str	r3, [r4, #88]	; 0x58
 8007902:	2300      	movs	r3, #0
 8007904:	930b      	str	r3, [sp, #44]	; 0x2c
 8007906:	e7d8      	b.n	80078ba <_printf_float+0x17a>
 8007908:	2b00      	cmp	r3, #0
 800790a:	d103      	bne.n	8007914 <_printf_float+0x1d4>
 800790c:	2201      	movs	r2, #1
 800790e:	6821      	ldr	r1, [r4, #0]
 8007910:	4211      	tst	r1, r2
 8007912:	d000      	beq.n	8007916 <_printf_float+0x1d6>
 8007914:	1c9a      	adds	r2, r3, #2
 8007916:	6122      	str	r2, [r4, #16]
 8007918:	e7f1      	b.n	80078fe <_printf_float+0x1be>
 800791a:	2367      	movs	r3, #103	; 0x67
 800791c:	930a      	str	r3, [sp, #40]	; 0x28
 800791e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007920:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007922:	4293      	cmp	r3, r2
 8007924:	db06      	blt.n	8007934 <_printf_float+0x1f4>
 8007926:	6822      	ldr	r2, [r4, #0]
 8007928:	6123      	str	r3, [r4, #16]
 800792a:	07d2      	lsls	r2, r2, #31
 800792c:	d5e7      	bpl.n	80078fe <_printf_float+0x1be>
 800792e:	3301      	adds	r3, #1
 8007930:	6123      	str	r3, [r4, #16]
 8007932:	e7e4      	b.n	80078fe <_printf_float+0x1be>
 8007934:	2101      	movs	r1, #1
 8007936:	2b00      	cmp	r3, #0
 8007938:	dc01      	bgt.n	800793e <_printf_float+0x1fe>
 800793a:	1849      	adds	r1, r1, r1
 800793c:	1ac9      	subs	r1, r1, r3
 800793e:	1852      	adds	r2, r2, r1
 8007940:	e7e9      	b.n	8007916 <_printf_float+0x1d6>
 8007942:	6822      	ldr	r2, [r4, #0]
 8007944:	0553      	lsls	r3, r2, #21
 8007946:	d407      	bmi.n	8007958 <_printf_float+0x218>
 8007948:	6923      	ldr	r3, [r4, #16]
 800794a:	002a      	movs	r2, r5
 800794c:	0038      	movs	r0, r7
 800794e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007950:	47b0      	blx	r6
 8007952:	1c43      	adds	r3, r0, #1
 8007954:	d128      	bne.n	80079a8 <_printf_float+0x268>
 8007956:	e751      	b.n	80077fc <_printf_float+0xbc>
 8007958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800795a:	2b65      	cmp	r3, #101	; 0x65
 800795c:	d800      	bhi.n	8007960 <_printf_float+0x220>
 800795e:	e0e1      	b.n	8007b24 <_printf_float+0x3e4>
 8007960:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007962:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007964:	2200      	movs	r2, #0
 8007966:	2300      	movs	r3, #0
 8007968:	f7f8 fd6e 	bl	8000448 <__aeabi_dcmpeq>
 800796c:	2800      	cmp	r0, #0
 800796e:	d031      	beq.n	80079d4 <_printf_float+0x294>
 8007970:	2301      	movs	r3, #1
 8007972:	0038      	movs	r0, r7
 8007974:	4a34      	ldr	r2, [pc, #208]	; (8007a48 <_printf_float+0x308>)
 8007976:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007978:	47b0      	blx	r6
 800797a:	1c43      	adds	r3, r0, #1
 800797c:	d100      	bne.n	8007980 <_printf_float+0x240>
 800797e:	e73d      	b.n	80077fc <_printf_float+0xbc>
 8007980:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007982:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007984:	4293      	cmp	r3, r2
 8007986:	db02      	blt.n	800798e <_printf_float+0x24e>
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	07db      	lsls	r3, r3, #31
 800798c:	d50c      	bpl.n	80079a8 <_printf_float+0x268>
 800798e:	0038      	movs	r0, r7
 8007990:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007992:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007994:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007996:	47b0      	blx	r6
 8007998:	2500      	movs	r5, #0
 800799a:	1c43      	adds	r3, r0, #1
 800799c:	d100      	bne.n	80079a0 <_printf_float+0x260>
 800799e:	e72d      	b.n	80077fc <_printf_float+0xbc>
 80079a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079a2:	3b01      	subs	r3, #1
 80079a4:	42ab      	cmp	r3, r5
 80079a6:	dc0a      	bgt.n	80079be <_printf_float+0x27e>
 80079a8:	6823      	ldr	r3, [r4, #0]
 80079aa:	079b      	lsls	r3, r3, #30
 80079ac:	d500      	bpl.n	80079b0 <_printf_float+0x270>
 80079ae:	e106      	b.n	8007bbe <_printf_float+0x47e>
 80079b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079b2:	68e0      	ldr	r0, [r4, #12]
 80079b4:	4298      	cmp	r0, r3
 80079b6:	db00      	blt.n	80079ba <_printf_float+0x27a>
 80079b8:	e722      	b.n	8007800 <_printf_float+0xc0>
 80079ba:	0018      	movs	r0, r3
 80079bc:	e720      	b.n	8007800 <_printf_float+0xc0>
 80079be:	0022      	movs	r2, r4
 80079c0:	2301      	movs	r3, #1
 80079c2:	0038      	movs	r0, r7
 80079c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079c6:	321a      	adds	r2, #26
 80079c8:	47b0      	blx	r6
 80079ca:	1c43      	adds	r3, r0, #1
 80079cc:	d100      	bne.n	80079d0 <_printf_float+0x290>
 80079ce:	e715      	b.n	80077fc <_printf_float+0xbc>
 80079d0:	3501      	adds	r5, #1
 80079d2:	e7e5      	b.n	80079a0 <_printf_float+0x260>
 80079d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	dc38      	bgt.n	8007a4c <_printf_float+0x30c>
 80079da:	2301      	movs	r3, #1
 80079dc:	0038      	movs	r0, r7
 80079de:	4a1a      	ldr	r2, [pc, #104]	; (8007a48 <_printf_float+0x308>)
 80079e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079e2:	47b0      	blx	r6
 80079e4:	1c43      	adds	r3, r0, #1
 80079e6:	d100      	bne.n	80079ea <_printf_float+0x2aa>
 80079e8:	e708      	b.n	80077fc <_printf_float+0xbc>
 80079ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079ee:	4313      	orrs	r3, r2
 80079f0:	d102      	bne.n	80079f8 <_printf_float+0x2b8>
 80079f2:	6823      	ldr	r3, [r4, #0]
 80079f4:	07db      	lsls	r3, r3, #31
 80079f6:	d5d7      	bpl.n	80079a8 <_printf_float+0x268>
 80079f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079fa:	0038      	movs	r0, r7
 80079fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a00:	47b0      	blx	r6
 8007a02:	1c43      	adds	r3, r0, #1
 8007a04:	d100      	bne.n	8007a08 <_printf_float+0x2c8>
 8007a06:	e6f9      	b.n	80077fc <_printf_float+0xbc>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a10:	425b      	negs	r3, r3
 8007a12:	4293      	cmp	r3, r2
 8007a14:	dc01      	bgt.n	8007a1a <_printf_float+0x2da>
 8007a16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a18:	e797      	b.n	800794a <_printf_float+0x20a>
 8007a1a:	0022      	movs	r2, r4
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	0038      	movs	r0, r7
 8007a20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a22:	321a      	adds	r2, #26
 8007a24:	47b0      	blx	r6
 8007a26:	1c43      	adds	r3, r0, #1
 8007a28:	d100      	bne.n	8007a2c <_printf_float+0x2ec>
 8007a2a:	e6e7      	b.n	80077fc <_printf_float+0xbc>
 8007a2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a2e:	3301      	adds	r3, #1
 8007a30:	e7eb      	b.n	8007a0a <_printf_float+0x2ca>
 8007a32:	46c0      	nop			; (mov r8, r8)
 8007a34:	7fefffff 	.word	0x7fefffff
 8007a38:	0800c09c 	.word	0x0800c09c
 8007a3c:	0800c0a0 	.word	0x0800c0a0
 8007a40:	0800c0a4 	.word	0x0800c0a4
 8007a44:	0800c0a8 	.word	0x0800c0a8
 8007a48:	0800c0ac 	.word	0x0800c0ac
 8007a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a50:	920a      	str	r2, [sp, #40]	; 0x28
 8007a52:	429a      	cmp	r2, r3
 8007a54:	dd00      	ble.n	8007a58 <_printf_float+0x318>
 8007a56:	930a      	str	r3, [sp, #40]	; 0x28
 8007a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	dc3c      	bgt.n	8007ad8 <_printf_float+0x398>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	930d      	str	r3, [sp, #52]	; 0x34
 8007a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a64:	43db      	mvns	r3, r3
 8007a66:	17db      	asrs	r3, r3, #31
 8007a68:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a72:	4013      	ands	r3, r2
 8007a74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	dc34      	bgt.n	8007ae8 <_printf_float+0x3a8>
 8007a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a82:	4293      	cmp	r3, r2
 8007a84:	db3d      	blt.n	8007b02 <_printf_float+0x3c2>
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	07db      	lsls	r3, r3, #31
 8007a8a:	d43a      	bmi.n	8007b02 <_printf_float+0x3c2>
 8007a8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a90:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	1a52      	subs	r2, r2, r1
 8007a96:	920a      	str	r2, [sp, #40]	; 0x28
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	dd00      	ble.n	8007a9e <_printf_float+0x35e>
 8007a9c:	930a      	str	r3, [sp, #40]	; 0x28
 8007a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	dc36      	bgt.n	8007b12 <_printf_float+0x3d2>
 8007aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa6:	2500      	movs	r5, #0
 8007aa8:	43db      	mvns	r3, r3
 8007aaa:	17db      	asrs	r3, r3, #31
 8007aac:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aae:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007ab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ab4:	1a9b      	subs	r3, r3, r2
 8007ab6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ab8:	400a      	ands	r2, r1
 8007aba:	1a9b      	subs	r3, r3, r2
 8007abc:	42ab      	cmp	r3, r5
 8007abe:	dc00      	bgt.n	8007ac2 <_printf_float+0x382>
 8007ac0:	e772      	b.n	80079a8 <_printf_float+0x268>
 8007ac2:	0022      	movs	r2, r4
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	0038      	movs	r0, r7
 8007ac8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007aca:	321a      	adds	r2, #26
 8007acc:	47b0      	blx	r6
 8007ace:	1c43      	adds	r3, r0, #1
 8007ad0:	d100      	bne.n	8007ad4 <_printf_float+0x394>
 8007ad2:	e693      	b.n	80077fc <_printf_float+0xbc>
 8007ad4:	3501      	adds	r5, #1
 8007ad6:	e7ea      	b.n	8007aae <_printf_float+0x36e>
 8007ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ada:	002a      	movs	r2, r5
 8007adc:	0038      	movs	r0, r7
 8007ade:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ae0:	47b0      	blx	r6
 8007ae2:	1c43      	adds	r3, r0, #1
 8007ae4:	d1bb      	bne.n	8007a5e <_printf_float+0x31e>
 8007ae6:	e689      	b.n	80077fc <_printf_float+0xbc>
 8007ae8:	0022      	movs	r2, r4
 8007aea:	2301      	movs	r3, #1
 8007aec:	0038      	movs	r0, r7
 8007aee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007af0:	321a      	adds	r2, #26
 8007af2:	47b0      	blx	r6
 8007af4:	1c43      	adds	r3, r0, #1
 8007af6:	d100      	bne.n	8007afa <_printf_float+0x3ba>
 8007af8:	e680      	b.n	80077fc <_printf_float+0xbc>
 8007afa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007afc:	3301      	adds	r3, #1
 8007afe:	930d      	str	r3, [sp, #52]	; 0x34
 8007b00:	e7b3      	b.n	8007a6a <_printf_float+0x32a>
 8007b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b04:	0038      	movs	r0, r7
 8007b06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b0a:	47b0      	blx	r6
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	d1bd      	bne.n	8007a8c <_printf_float+0x34c>
 8007b10:	e674      	b.n	80077fc <_printf_float+0xbc>
 8007b12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b14:	0038      	movs	r0, r7
 8007b16:	18ea      	adds	r2, r5, r3
 8007b18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b1c:	47b0      	blx	r6
 8007b1e:	1c43      	adds	r3, r0, #1
 8007b20:	d1c0      	bne.n	8007aa4 <_printf_float+0x364>
 8007b22:	e66b      	b.n	80077fc <_printf_float+0xbc>
 8007b24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	dc02      	bgt.n	8007b30 <_printf_float+0x3f0>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	421a      	tst	r2, r3
 8007b2e:	d034      	beq.n	8007b9a <_printf_float+0x45a>
 8007b30:	2301      	movs	r3, #1
 8007b32:	002a      	movs	r2, r5
 8007b34:	0038      	movs	r0, r7
 8007b36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b38:	47b0      	blx	r6
 8007b3a:	1c43      	adds	r3, r0, #1
 8007b3c:	d100      	bne.n	8007b40 <_printf_float+0x400>
 8007b3e:	e65d      	b.n	80077fc <_printf_float+0xbc>
 8007b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b42:	0038      	movs	r0, r7
 8007b44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b48:	47b0      	blx	r6
 8007b4a:	1c43      	adds	r3, r0, #1
 8007b4c:	d100      	bne.n	8007b50 <_printf_float+0x410>
 8007b4e:	e655      	b.n	80077fc <_printf_float+0xbc>
 8007b50:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007b52:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007b54:	2200      	movs	r2, #0
 8007b56:	2300      	movs	r3, #0
 8007b58:	f7f8 fc76 	bl	8000448 <__aeabi_dcmpeq>
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	d11a      	bne.n	8007b96 <_printf_float+0x456>
 8007b60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b62:	1c6a      	adds	r2, r5, #1
 8007b64:	3b01      	subs	r3, #1
 8007b66:	0038      	movs	r0, r7
 8007b68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b6a:	47b0      	blx	r6
 8007b6c:	1c43      	adds	r3, r0, #1
 8007b6e:	d10e      	bne.n	8007b8e <_printf_float+0x44e>
 8007b70:	e644      	b.n	80077fc <_printf_float+0xbc>
 8007b72:	0022      	movs	r2, r4
 8007b74:	2301      	movs	r3, #1
 8007b76:	0038      	movs	r0, r7
 8007b78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b7a:	321a      	adds	r2, #26
 8007b7c:	47b0      	blx	r6
 8007b7e:	1c43      	adds	r3, r0, #1
 8007b80:	d100      	bne.n	8007b84 <_printf_float+0x444>
 8007b82:	e63b      	b.n	80077fc <_printf_float+0xbc>
 8007b84:	3501      	adds	r5, #1
 8007b86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	42ab      	cmp	r3, r5
 8007b8c:	dcf1      	bgt.n	8007b72 <_printf_float+0x432>
 8007b8e:	0022      	movs	r2, r4
 8007b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b92:	3250      	adds	r2, #80	; 0x50
 8007b94:	e6da      	b.n	800794c <_printf_float+0x20c>
 8007b96:	2500      	movs	r5, #0
 8007b98:	e7f5      	b.n	8007b86 <_printf_float+0x446>
 8007b9a:	002a      	movs	r2, r5
 8007b9c:	e7e3      	b.n	8007b66 <_printf_float+0x426>
 8007b9e:	0022      	movs	r2, r4
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	0038      	movs	r0, r7
 8007ba4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ba6:	3219      	adds	r2, #25
 8007ba8:	47b0      	blx	r6
 8007baa:	1c43      	adds	r3, r0, #1
 8007bac:	d100      	bne.n	8007bb0 <_printf_float+0x470>
 8007bae:	e625      	b.n	80077fc <_printf_float+0xbc>
 8007bb0:	3501      	adds	r5, #1
 8007bb2:	68e3      	ldr	r3, [r4, #12]
 8007bb4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007bb6:	1a9b      	subs	r3, r3, r2
 8007bb8:	42ab      	cmp	r3, r5
 8007bba:	dcf0      	bgt.n	8007b9e <_printf_float+0x45e>
 8007bbc:	e6f8      	b.n	80079b0 <_printf_float+0x270>
 8007bbe:	2500      	movs	r5, #0
 8007bc0:	e7f7      	b.n	8007bb2 <_printf_float+0x472>
 8007bc2:	46c0      	nop			; (mov r8, r8)

08007bc4 <_printf_common>:
 8007bc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bc6:	0015      	movs	r5, r2
 8007bc8:	9301      	str	r3, [sp, #4]
 8007bca:	688a      	ldr	r2, [r1, #8]
 8007bcc:	690b      	ldr	r3, [r1, #16]
 8007bce:	000c      	movs	r4, r1
 8007bd0:	9000      	str	r0, [sp, #0]
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	da00      	bge.n	8007bd8 <_printf_common+0x14>
 8007bd6:	0013      	movs	r3, r2
 8007bd8:	0022      	movs	r2, r4
 8007bda:	602b      	str	r3, [r5, #0]
 8007bdc:	3243      	adds	r2, #67	; 0x43
 8007bde:	7812      	ldrb	r2, [r2, #0]
 8007be0:	2a00      	cmp	r2, #0
 8007be2:	d001      	beq.n	8007be8 <_printf_common+0x24>
 8007be4:	3301      	adds	r3, #1
 8007be6:	602b      	str	r3, [r5, #0]
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	069b      	lsls	r3, r3, #26
 8007bec:	d502      	bpl.n	8007bf4 <_printf_common+0x30>
 8007bee:	682b      	ldr	r3, [r5, #0]
 8007bf0:	3302      	adds	r3, #2
 8007bf2:	602b      	str	r3, [r5, #0]
 8007bf4:	6822      	ldr	r2, [r4, #0]
 8007bf6:	2306      	movs	r3, #6
 8007bf8:	0017      	movs	r7, r2
 8007bfa:	401f      	ands	r7, r3
 8007bfc:	421a      	tst	r2, r3
 8007bfe:	d027      	beq.n	8007c50 <_printf_common+0x8c>
 8007c00:	0023      	movs	r3, r4
 8007c02:	3343      	adds	r3, #67	; 0x43
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	1e5a      	subs	r2, r3, #1
 8007c08:	4193      	sbcs	r3, r2
 8007c0a:	6822      	ldr	r2, [r4, #0]
 8007c0c:	0692      	lsls	r2, r2, #26
 8007c0e:	d430      	bmi.n	8007c72 <_printf_common+0xae>
 8007c10:	0022      	movs	r2, r4
 8007c12:	9901      	ldr	r1, [sp, #4]
 8007c14:	9800      	ldr	r0, [sp, #0]
 8007c16:	9e08      	ldr	r6, [sp, #32]
 8007c18:	3243      	adds	r2, #67	; 0x43
 8007c1a:	47b0      	blx	r6
 8007c1c:	1c43      	adds	r3, r0, #1
 8007c1e:	d025      	beq.n	8007c6c <_printf_common+0xa8>
 8007c20:	2306      	movs	r3, #6
 8007c22:	6820      	ldr	r0, [r4, #0]
 8007c24:	682a      	ldr	r2, [r5, #0]
 8007c26:	68e1      	ldr	r1, [r4, #12]
 8007c28:	2500      	movs	r5, #0
 8007c2a:	4003      	ands	r3, r0
 8007c2c:	2b04      	cmp	r3, #4
 8007c2e:	d103      	bne.n	8007c38 <_printf_common+0x74>
 8007c30:	1a8d      	subs	r5, r1, r2
 8007c32:	43eb      	mvns	r3, r5
 8007c34:	17db      	asrs	r3, r3, #31
 8007c36:	401d      	ands	r5, r3
 8007c38:	68a3      	ldr	r3, [r4, #8]
 8007c3a:	6922      	ldr	r2, [r4, #16]
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	dd01      	ble.n	8007c44 <_printf_common+0x80>
 8007c40:	1a9b      	subs	r3, r3, r2
 8007c42:	18ed      	adds	r5, r5, r3
 8007c44:	2700      	movs	r7, #0
 8007c46:	42bd      	cmp	r5, r7
 8007c48:	d120      	bne.n	8007c8c <_printf_common+0xc8>
 8007c4a:	2000      	movs	r0, #0
 8007c4c:	e010      	b.n	8007c70 <_printf_common+0xac>
 8007c4e:	3701      	adds	r7, #1
 8007c50:	68e3      	ldr	r3, [r4, #12]
 8007c52:	682a      	ldr	r2, [r5, #0]
 8007c54:	1a9b      	subs	r3, r3, r2
 8007c56:	42bb      	cmp	r3, r7
 8007c58:	ddd2      	ble.n	8007c00 <_printf_common+0x3c>
 8007c5a:	0022      	movs	r2, r4
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	9901      	ldr	r1, [sp, #4]
 8007c60:	9800      	ldr	r0, [sp, #0]
 8007c62:	9e08      	ldr	r6, [sp, #32]
 8007c64:	3219      	adds	r2, #25
 8007c66:	47b0      	blx	r6
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	d1f0      	bne.n	8007c4e <_printf_common+0x8a>
 8007c6c:	2001      	movs	r0, #1
 8007c6e:	4240      	negs	r0, r0
 8007c70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c72:	2030      	movs	r0, #48	; 0x30
 8007c74:	18e1      	adds	r1, r4, r3
 8007c76:	3143      	adds	r1, #67	; 0x43
 8007c78:	7008      	strb	r0, [r1, #0]
 8007c7a:	0021      	movs	r1, r4
 8007c7c:	1c5a      	adds	r2, r3, #1
 8007c7e:	3145      	adds	r1, #69	; 0x45
 8007c80:	7809      	ldrb	r1, [r1, #0]
 8007c82:	18a2      	adds	r2, r4, r2
 8007c84:	3243      	adds	r2, #67	; 0x43
 8007c86:	3302      	adds	r3, #2
 8007c88:	7011      	strb	r1, [r2, #0]
 8007c8a:	e7c1      	b.n	8007c10 <_printf_common+0x4c>
 8007c8c:	0022      	movs	r2, r4
 8007c8e:	2301      	movs	r3, #1
 8007c90:	9901      	ldr	r1, [sp, #4]
 8007c92:	9800      	ldr	r0, [sp, #0]
 8007c94:	9e08      	ldr	r6, [sp, #32]
 8007c96:	321a      	adds	r2, #26
 8007c98:	47b0      	blx	r6
 8007c9a:	1c43      	adds	r3, r0, #1
 8007c9c:	d0e6      	beq.n	8007c6c <_printf_common+0xa8>
 8007c9e:	3701      	adds	r7, #1
 8007ca0:	e7d1      	b.n	8007c46 <_printf_common+0x82>
	...

08007ca4 <_printf_i>:
 8007ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ca6:	b08b      	sub	sp, #44	; 0x2c
 8007ca8:	9206      	str	r2, [sp, #24]
 8007caa:	000a      	movs	r2, r1
 8007cac:	3243      	adds	r2, #67	; 0x43
 8007cae:	9307      	str	r3, [sp, #28]
 8007cb0:	9005      	str	r0, [sp, #20]
 8007cb2:	9204      	str	r2, [sp, #16]
 8007cb4:	7e0a      	ldrb	r2, [r1, #24]
 8007cb6:	000c      	movs	r4, r1
 8007cb8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007cba:	2a78      	cmp	r2, #120	; 0x78
 8007cbc:	d807      	bhi.n	8007cce <_printf_i+0x2a>
 8007cbe:	2a62      	cmp	r2, #98	; 0x62
 8007cc0:	d809      	bhi.n	8007cd6 <_printf_i+0x32>
 8007cc2:	2a00      	cmp	r2, #0
 8007cc4:	d100      	bne.n	8007cc8 <_printf_i+0x24>
 8007cc6:	e0c1      	b.n	8007e4c <_printf_i+0x1a8>
 8007cc8:	2a58      	cmp	r2, #88	; 0x58
 8007cca:	d100      	bne.n	8007cce <_printf_i+0x2a>
 8007ccc:	e08c      	b.n	8007de8 <_printf_i+0x144>
 8007cce:	0026      	movs	r6, r4
 8007cd0:	3642      	adds	r6, #66	; 0x42
 8007cd2:	7032      	strb	r2, [r6, #0]
 8007cd4:	e022      	b.n	8007d1c <_printf_i+0x78>
 8007cd6:	0010      	movs	r0, r2
 8007cd8:	3863      	subs	r0, #99	; 0x63
 8007cda:	2815      	cmp	r0, #21
 8007cdc:	d8f7      	bhi.n	8007cce <_printf_i+0x2a>
 8007cde:	f7f8 fa23 	bl	8000128 <__gnu_thumb1_case_shi>
 8007ce2:	0016      	.short	0x0016
 8007ce4:	fff6001f 	.word	0xfff6001f
 8007ce8:	fff6fff6 	.word	0xfff6fff6
 8007cec:	001ffff6 	.word	0x001ffff6
 8007cf0:	fff6fff6 	.word	0xfff6fff6
 8007cf4:	fff6fff6 	.word	0xfff6fff6
 8007cf8:	003600a8 	.word	0x003600a8
 8007cfc:	fff6009a 	.word	0xfff6009a
 8007d00:	00b9fff6 	.word	0x00b9fff6
 8007d04:	0036fff6 	.word	0x0036fff6
 8007d08:	fff6fff6 	.word	0xfff6fff6
 8007d0c:	009e      	.short	0x009e
 8007d0e:	0026      	movs	r6, r4
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	3642      	adds	r6, #66	; 0x42
 8007d14:	1d11      	adds	r1, r2, #4
 8007d16:	6019      	str	r1, [r3, #0]
 8007d18:	6813      	ldr	r3, [r2, #0]
 8007d1a:	7033      	strb	r3, [r6, #0]
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e0a7      	b.n	8007e70 <_printf_i+0x1cc>
 8007d20:	6808      	ldr	r0, [r1, #0]
 8007d22:	6819      	ldr	r1, [r3, #0]
 8007d24:	1d0a      	adds	r2, r1, #4
 8007d26:	0605      	lsls	r5, r0, #24
 8007d28:	d50b      	bpl.n	8007d42 <_printf_i+0x9e>
 8007d2a:	680d      	ldr	r5, [r1, #0]
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	2d00      	cmp	r5, #0
 8007d30:	da03      	bge.n	8007d3a <_printf_i+0x96>
 8007d32:	232d      	movs	r3, #45	; 0x2d
 8007d34:	9a04      	ldr	r2, [sp, #16]
 8007d36:	426d      	negs	r5, r5
 8007d38:	7013      	strb	r3, [r2, #0]
 8007d3a:	4b61      	ldr	r3, [pc, #388]	; (8007ec0 <_printf_i+0x21c>)
 8007d3c:	270a      	movs	r7, #10
 8007d3e:	9303      	str	r3, [sp, #12]
 8007d40:	e01b      	b.n	8007d7a <_printf_i+0xd6>
 8007d42:	680d      	ldr	r5, [r1, #0]
 8007d44:	601a      	str	r2, [r3, #0]
 8007d46:	0641      	lsls	r1, r0, #25
 8007d48:	d5f1      	bpl.n	8007d2e <_printf_i+0x8a>
 8007d4a:	b22d      	sxth	r5, r5
 8007d4c:	e7ef      	b.n	8007d2e <_printf_i+0x8a>
 8007d4e:	680d      	ldr	r5, [r1, #0]
 8007d50:	6819      	ldr	r1, [r3, #0]
 8007d52:	1d08      	adds	r0, r1, #4
 8007d54:	6018      	str	r0, [r3, #0]
 8007d56:	062e      	lsls	r6, r5, #24
 8007d58:	d501      	bpl.n	8007d5e <_printf_i+0xba>
 8007d5a:	680d      	ldr	r5, [r1, #0]
 8007d5c:	e003      	b.n	8007d66 <_printf_i+0xc2>
 8007d5e:	066d      	lsls	r5, r5, #25
 8007d60:	d5fb      	bpl.n	8007d5a <_printf_i+0xb6>
 8007d62:	680d      	ldr	r5, [r1, #0]
 8007d64:	b2ad      	uxth	r5, r5
 8007d66:	4b56      	ldr	r3, [pc, #344]	; (8007ec0 <_printf_i+0x21c>)
 8007d68:	2708      	movs	r7, #8
 8007d6a:	9303      	str	r3, [sp, #12]
 8007d6c:	2a6f      	cmp	r2, #111	; 0x6f
 8007d6e:	d000      	beq.n	8007d72 <_printf_i+0xce>
 8007d70:	3702      	adds	r7, #2
 8007d72:	0023      	movs	r3, r4
 8007d74:	2200      	movs	r2, #0
 8007d76:	3343      	adds	r3, #67	; 0x43
 8007d78:	701a      	strb	r2, [r3, #0]
 8007d7a:	6863      	ldr	r3, [r4, #4]
 8007d7c:	60a3      	str	r3, [r4, #8]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	db03      	blt.n	8007d8a <_printf_i+0xe6>
 8007d82:	2204      	movs	r2, #4
 8007d84:	6821      	ldr	r1, [r4, #0]
 8007d86:	4391      	bics	r1, r2
 8007d88:	6021      	str	r1, [r4, #0]
 8007d8a:	2d00      	cmp	r5, #0
 8007d8c:	d102      	bne.n	8007d94 <_printf_i+0xf0>
 8007d8e:	9e04      	ldr	r6, [sp, #16]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00c      	beq.n	8007dae <_printf_i+0x10a>
 8007d94:	9e04      	ldr	r6, [sp, #16]
 8007d96:	0028      	movs	r0, r5
 8007d98:	0039      	movs	r1, r7
 8007d9a:	f7f8 fa55 	bl	8000248 <__aeabi_uidivmod>
 8007d9e:	9b03      	ldr	r3, [sp, #12]
 8007da0:	3e01      	subs	r6, #1
 8007da2:	5c5b      	ldrb	r3, [r3, r1]
 8007da4:	7033      	strb	r3, [r6, #0]
 8007da6:	002b      	movs	r3, r5
 8007da8:	0005      	movs	r5, r0
 8007daa:	429f      	cmp	r7, r3
 8007dac:	d9f3      	bls.n	8007d96 <_printf_i+0xf2>
 8007dae:	2f08      	cmp	r7, #8
 8007db0:	d109      	bne.n	8007dc6 <_printf_i+0x122>
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	07db      	lsls	r3, r3, #31
 8007db6:	d506      	bpl.n	8007dc6 <_printf_i+0x122>
 8007db8:	6863      	ldr	r3, [r4, #4]
 8007dba:	6922      	ldr	r2, [r4, #16]
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	dc02      	bgt.n	8007dc6 <_printf_i+0x122>
 8007dc0:	2330      	movs	r3, #48	; 0x30
 8007dc2:	3e01      	subs	r6, #1
 8007dc4:	7033      	strb	r3, [r6, #0]
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	1b9b      	subs	r3, r3, r6
 8007dca:	6123      	str	r3, [r4, #16]
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	0021      	movs	r1, r4
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	9805      	ldr	r0, [sp, #20]
 8007dd4:	9b06      	ldr	r3, [sp, #24]
 8007dd6:	aa09      	add	r2, sp, #36	; 0x24
 8007dd8:	f7ff fef4 	bl	8007bc4 <_printf_common>
 8007ddc:	1c43      	adds	r3, r0, #1
 8007dde:	d14c      	bne.n	8007e7a <_printf_i+0x1d6>
 8007de0:	2001      	movs	r0, #1
 8007de2:	4240      	negs	r0, r0
 8007de4:	b00b      	add	sp, #44	; 0x2c
 8007de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007de8:	3145      	adds	r1, #69	; 0x45
 8007dea:	700a      	strb	r2, [r1, #0]
 8007dec:	4a34      	ldr	r2, [pc, #208]	; (8007ec0 <_printf_i+0x21c>)
 8007dee:	9203      	str	r2, [sp, #12]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	6821      	ldr	r1, [r4, #0]
 8007df4:	ca20      	ldmia	r2!, {r5}
 8007df6:	601a      	str	r2, [r3, #0]
 8007df8:	0608      	lsls	r0, r1, #24
 8007dfa:	d516      	bpl.n	8007e2a <_printf_i+0x186>
 8007dfc:	07cb      	lsls	r3, r1, #31
 8007dfe:	d502      	bpl.n	8007e06 <_printf_i+0x162>
 8007e00:	2320      	movs	r3, #32
 8007e02:	4319      	orrs	r1, r3
 8007e04:	6021      	str	r1, [r4, #0]
 8007e06:	2710      	movs	r7, #16
 8007e08:	2d00      	cmp	r5, #0
 8007e0a:	d1b2      	bne.n	8007d72 <_printf_i+0xce>
 8007e0c:	2320      	movs	r3, #32
 8007e0e:	6822      	ldr	r2, [r4, #0]
 8007e10:	439a      	bics	r2, r3
 8007e12:	6022      	str	r2, [r4, #0]
 8007e14:	e7ad      	b.n	8007d72 <_printf_i+0xce>
 8007e16:	2220      	movs	r2, #32
 8007e18:	6809      	ldr	r1, [r1, #0]
 8007e1a:	430a      	orrs	r2, r1
 8007e1c:	6022      	str	r2, [r4, #0]
 8007e1e:	0022      	movs	r2, r4
 8007e20:	2178      	movs	r1, #120	; 0x78
 8007e22:	3245      	adds	r2, #69	; 0x45
 8007e24:	7011      	strb	r1, [r2, #0]
 8007e26:	4a27      	ldr	r2, [pc, #156]	; (8007ec4 <_printf_i+0x220>)
 8007e28:	e7e1      	b.n	8007dee <_printf_i+0x14a>
 8007e2a:	0648      	lsls	r0, r1, #25
 8007e2c:	d5e6      	bpl.n	8007dfc <_printf_i+0x158>
 8007e2e:	b2ad      	uxth	r5, r5
 8007e30:	e7e4      	b.n	8007dfc <_printf_i+0x158>
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	680d      	ldr	r5, [r1, #0]
 8007e36:	1d10      	adds	r0, r2, #4
 8007e38:	6949      	ldr	r1, [r1, #20]
 8007e3a:	6018      	str	r0, [r3, #0]
 8007e3c:	6813      	ldr	r3, [r2, #0]
 8007e3e:	062e      	lsls	r6, r5, #24
 8007e40:	d501      	bpl.n	8007e46 <_printf_i+0x1a2>
 8007e42:	6019      	str	r1, [r3, #0]
 8007e44:	e002      	b.n	8007e4c <_printf_i+0x1a8>
 8007e46:	066d      	lsls	r5, r5, #25
 8007e48:	d5fb      	bpl.n	8007e42 <_printf_i+0x19e>
 8007e4a:	8019      	strh	r1, [r3, #0]
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	9e04      	ldr	r6, [sp, #16]
 8007e50:	6123      	str	r3, [r4, #16]
 8007e52:	e7bb      	b.n	8007dcc <_printf_i+0x128>
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	1d11      	adds	r1, r2, #4
 8007e58:	6019      	str	r1, [r3, #0]
 8007e5a:	6816      	ldr	r6, [r2, #0]
 8007e5c:	2100      	movs	r1, #0
 8007e5e:	0030      	movs	r0, r6
 8007e60:	6862      	ldr	r2, [r4, #4]
 8007e62:	f002 fb71 	bl	800a548 <memchr>
 8007e66:	2800      	cmp	r0, #0
 8007e68:	d001      	beq.n	8007e6e <_printf_i+0x1ca>
 8007e6a:	1b80      	subs	r0, r0, r6
 8007e6c:	6060      	str	r0, [r4, #4]
 8007e6e:	6863      	ldr	r3, [r4, #4]
 8007e70:	6123      	str	r3, [r4, #16]
 8007e72:	2300      	movs	r3, #0
 8007e74:	9a04      	ldr	r2, [sp, #16]
 8007e76:	7013      	strb	r3, [r2, #0]
 8007e78:	e7a8      	b.n	8007dcc <_printf_i+0x128>
 8007e7a:	6923      	ldr	r3, [r4, #16]
 8007e7c:	0032      	movs	r2, r6
 8007e7e:	9906      	ldr	r1, [sp, #24]
 8007e80:	9805      	ldr	r0, [sp, #20]
 8007e82:	9d07      	ldr	r5, [sp, #28]
 8007e84:	47a8      	blx	r5
 8007e86:	1c43      	adds	r3, r0, #1
 8007e88:	d0aa      	beq.n	8007de0 <_printf_i+0x13c>
 8007e8a:	6823      	ldr	r3, [r4, #0]
 8007e8c:	079b      	lsls	r3, r3, #30
 8007e8e:	d415      	bmi.n	8007ebc <_printf_i+0x218>
 8007e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e92:	68e0      	ldr	r0, [r4, #12]
 8007e94:	4298      	cmp	r0, r3
 8007e96:	daa5      	bge.n	8007de4 <_printf_i+0x140>
 8007e98:	0018      	movs	r0, r3
 8007e9a:	e7a3      	b.n	8007de4 <_printf_i+0x140>
 8007e9c:	0022      	movs	r2, r4
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	9906      	ldr	r1, [sp, #24]
 8007ea2:	9805      	ldr	r0, [sp, #20]
 8007ea4:	9e07      	ldr	r6, [sp, #28]
 8007ea6:	3219      	adds	r2, #25
 8007ea8:	47b0      	blx	r6
 8007eaa:	1c43      	adds	r3, r0, #1
 8007eac:	d098      	beq.n	8007de0 <_printf_i+0x13c>
 8007eae:	3501      	adds	r5, #1
 8007eb0:	68e3      	ldr	r3, [r4, #12]
 8007eb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eb4:	1a9b      	subs	r3, r3, r2
 8007eb6:	42ab      	cmp	r3, r5
 8007eb8:	dcf0      	bgt.n	8007e9c <_printf_i+0x1f8>
 8007eba:	e7e9      	b.n	8007e90 <_printf_i+0x1ec>
 8007ebc:	2500      	movs	r5, #0
 8007ebe:	e7f7      	b.n	8007eb0 <_printf_i+0x20c>
 8007ec0:	0800c0ae 	.word	0x0800c0ae
 8007ec4:	0800c0bf 	.word	0x0800c0bf

08007ec8 <_scanf_float>:
 8007ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eca:	b08b      	sub	sp, #44	; 0x2c
 8007ecc:	0015      	movs	r5, r2
 8007ece:	9001      	str	r0, [sp, #4]
 8007ed0:	22ae      	movs	r2, #174	; 0xae
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	9306      	str	r3, [sp, #24]
 8007ed6:	688b      	ldr	r3, [r1, #8]
 8007ed8:	000e      	movs	r6, r1
 8007eda:	1e59      	subs	r1, r3, #1
 8007edc:	0052      	lsls	r2, r2, #1
 8007ede:	9005      	str	r0, [sp, #20]
 8007ee0:	4291      	cmp	r1, r2
 8007ee2:	d905      	bls.n	8007ef0 <_scanf_float+0x28>
 8007ee4:	3b5e      	subs	r3, #94	; 0x5e
 8007ee6:	3bff      	subs	r3, #255	; 0xff
 8007ee8:	9305      	str	r3, [sp, #20]
 8007eea:	235e      	movs	r3, #94	; 0x5e
 8007eec:	33ff      	adds	r3, #255	; 0xff
 8007eee:	60b3      	str	r3, [r6, #8]
 8007ef0:	23f0      	movs	r3, #240	; 0xf0
 8007ef2:	6832      	ldr	r2, [r6, #0]
 8007ef4:	00db      	lsls	r3, r3, #3
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	6033      	str	r3, [r6, #0]
 8007efa:	0033      	movs	r3, r6
 8007efc:	2400      	movs	r4, #0
 8007efe:	331c      	adds	r3, #28
 8007f00:	001f      	movs	r7, r3
 8007f02:	9303      	str	r3, [sp, #12]
 8007f04:	9402      	str	r4, [sp, #8]
 8007f06:	9408      	str	r4, [sp, #32]
 8007f08:	9407      	str	r4, [sp, #28]
 8007f0a:	9400      	str	r4, [sp, #0]
 8007f0c:	9404      	str	r4, [sp, #16]
 8007f0e:	68b2      	ldr	r2, [r6, #8]
 8007f10:	2a00      	cmp	r2, #0
 8007f12:	d00a      	beq.n	8007f2a <_scanf_float+0x62>
 8007f14:	682b      	ldr	r3, [r5, #0]
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	2b4e      	cmp	r3, #78	; 0x4e
 8007f1a:	d844      	bhi.n	8007fa6 <_scanf_float+0xde>
 8007f1c:	0018      	movs	r0, r3
 8007f1e:	2b40      	cmp	r3, #64	; 0x40
 8007f20:	d82c      	bhi.n	8007f7c <_scanf_float+0xb4>
 8007f22:	382b      	subs	r0, #43	; 0x2b
 8007f24:	b2c1      	uxtb	r1, r0
 8007f26:	290e      	cmp	r1, #14
 8007f28:	d92a      	bls.n	8007f80 <_scanf_float+0xb8>
 8007f2a:	9b00      	ldr	r3, [sp, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d003      	beq.n	8007f38 <_scanf_float+0x70>
 8007f30:	6832      	ldr	r2, [r6, #0]
 8007f32:	4ba4      	ldr	r3, [pc, #656]	; (80081c4 <_scanf_float+0x2fc>)
 8007f34:	4013      	ands	r3, r2
 8007f36:	6033      	str	r3, [r6, #0]
 8007f38:	9b02      	ldr	r3, [sp, #8]
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d900      	bls.n	8007f42 <_scanf_float+0x7a>
 8007f40:	e0f9      	b.n	8008136 <_scanf_float+0x26e>
 8007f42:	24be      	movs	r4, #190	; 0xbe
 8007f44:	0064      	lsls	r4, r4, #1
 8007f46:	9b03      	ldr	r3, [sp, #12]
 8007f48:	429f      	cmp	r7, r3
 8007f4a:	d900      	bls.n	8007f4e <_scanf_float+0x86>
 8007f4c:	e0e9      	b.n	8008122 <_scanf_float+0x25a>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	9302      	str	r3, [sp, #8]
 8007f52:	e185      	b.n	8008260 <_scanf_float+0x398>
 8007f54:	0018      	movs	r0, r3
 8007f56:	3861      	subs	r0, #97	; 0x61
 8007f58:	280d      	cmp	r0, #13
 8007f5a:	d8e6      	bhi.n	8007f2a <_scanf_float+0x62>
 8007f5c:	f7f8 f8e4 	bl	8000128 <__gnu_thumb1_case_shi>
 8007f60:	ffe50083 	.word	0xffe50083
 8007f64:	ffe5ffe5 	.word	0xffe5ffe5
 8007f68:	00a200b6 	.word	0x00a200b6
 8007f6c:	ffe5ffe5 	.word	0xffe5ffe5
 8007f70:	ffe50089 	.word	0xffe50089
 8007f74:	ffe5ffe5 	.word	0xffe5ffe5
 8007f78:	0065ffe5 	.word	0x0065ffe5
 8007f7c:	3841      	subs	r0, #65	; 0x41
 8007f7e:	e7eb      	b.n	8007f58 <_scanf_float+0x90>
 8007f80:	280e      	cmp	r0, #14
 8007f82:	d8d2      	bhi.n	8007f2a <_scanf_float+0x62>
 8007f84:	f7f8 f8d0 	bl	8000128 <__gnu_thumb1_case_shi>
 8007f88:	ffd1004b 	.word	0xffd1004b
 8007f8c:	0098004b 	.word	0x0098004b
 8007f90:	0020ffd1 	.word	0x0020ffd1
 8007f94:	00400040 	.word	0x00400040
 8007f98:	00400040 	.word	0x00400040
 8007f9c:	00400040 	.word	0x00400040
 8007fa0:	00400040 	.word	0x00400040
 8007fa4:	0040      	.short	0x0040
 8007fa6:	2b6e      	cmp	r3, #110	; 0x6e
 8007fa8:	d809      	bhi.n	8007fbe <_scanf_float+0xf6>
 8007faa:	2b60      	cmp	r3, #96	; 0x60
 8007fac:	d8d2      	bhi.n	8007f54 <_scanf_float+0x8c>
 8007fae:	2b54      	cmp	r3, #84	; 0x54
 8007fb0:	d07d      	beq.n	80080ae <_scanf_float+0x1e6>
 8007fb2:	2b59      	cmp	r3, #89	; 0x59
 8007fb4:	d1b9      	bne.n	8007f2a <_scanf_float+0x62>
 8007fb6:	2c07      	cmp	r4, #7
 8007fb8:	d1b7      	bne.n	8007f2a <_scanf_float+0x62>
 8007fba:	2408      	movs	r4, #8
 8007fbc:	e02c      	b.n	8008018 <_scanf_float+0x150>
 8007fbe:	2b74      	cmp	r3, #116	; 0x74
 8007fc0:	d075      	beq.n	80080ae <_scanf_float+0x1e6>
 8007fc2:	2b79      	cmp	r3, #121	; 0x79
 8007fc4:	d0f7      	beq.n	8007fb6 <_scanf_float+0xee>
 8007fc6:	e7b0      	b.n	8007f2a <_scanf_float+0x62>
 8007fc8:	6831      	ldr	r1, [r6, #0]
 8007fca:	05c8      	lsls	r0, r1, #23
 8007fcc:	d51c      	bpl.n	8008008 <_scanf_float+0x140>
 8007fce:	2380      	movs	r3, #128	; 0x80
 8007fd0:	4399      	bics	r1, r3
 8007fd2:	9b00      	ldr	r3, [sp, #0]
 8007fd4:	6031      	str	r1, [r6, #0]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	9b05      	ldr	r3, [sp, #20]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d003      	beq.n	8007fe8 <_scanf_float+0x120>
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	3201      	adds	r2, #1
 8007fe4:	9305      	str	r3, [sp, #20]
 8007fe6:	60b2      	str	r2, [r6, #8]
 8007fe8:	68b3      	ldr	r3, [r6, #8]
 8007fea:	3b01      	subs	r3, #1
 8007fec:	60b3      	str	r3, [r6, #8]
 8007fee:	6933      	ldr	r3, [r6, #16]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	6133      	str	r3, [r6, #16]
 8007ff4:	686b      	ldr	r3, [r5, #4]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	606b      	str	r3, [r5, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	dc00      	bgt.n	8008000 <_scanf_float+0x138>
 8007ffe:	e086      	b.n	800810e <_scanf_float+0x246>
 8008000:	682b      	ldr	r3, [r5, #0]
 8008002:	3301      	adds	r3, #1
 8008004:	602b      	str	r3, [r5, #0]
 8008006:	e782      	b.n	8007f0e <_scanf_float+0x46>
 8008008:	9a02      	ldr	r2, [sp, #8]
 800800a:	1912      	adds	r2, r2, r4
 800800c:	2a00      	cmp	r2, #0
 800800e:	d18c      	bne.n	8007f2a <_scanf_float+0x62>
 8008010:	4a6d      	ldr	r2, [pc, #436]	; (80081c8 <_scanf_float+0x300>)
 8008012:	6831      	ldr	r1, [r6, #0]
 8008014:	400a      	ands	r2, r1
 8008016:	6032      	str	r2, [r6, #0]
 8008018:	703b      	strb	r3, [r7, #0]
 800801a:	3701      	adds	r7, #1
 800801c:	e7e4      	b.n	8007fe8 <_scanf_float+0x120>
 800801e:	2180      	movs	r1, #128	; 0x80
 8008020:	6832      	ldr	r2, [r6, #0]
 8008022:	420a      	tst	r2, r1
 8008024:	d081      	beq.n	8007f2a <_scanf_float+0x62>
 8008026:	438a      	bics	r2, r1
 8008028:	e7f5      	b.n	8008016 <_scanf_float+0x14e>
 800802a:	9a02      	ldr	r2, [sp, #8]
 800802c:	2a00      	cmp	r2, #0
 800802e:	d10f      	bne.n	8008050 <_scanf_float+0x188>
 8008030:	9a00      	ldr	r2, [sp, #0]
 8008032:	2a00      	cmp	r2, #0
 8008034:	d10f      	bne.n	8008056 <_scanf_float+0x18e>
 8008036:	6832      	ldr	r2, [r6, #0]
 8008038:	21e0      	movs	r1, #224	; 0xe0
 800803a:	0010      	movs	r0, r2
 800803c:	00c9      	lsls	r1, r1, #3
 800803e:	4008      	ands	r0, r1
 8008040:	4288      	cmp	r0, r1
 8008042:	d108      	bne.n	8008056 <_scanf_float+0x18e>
 8008044:	4961      	ldr	r1, [pc, #388]	; (80081cc <_scanf_float+0x304>)
 8008046:	400a      	ands	r2, r1
 8008048:	6032      	str	r2, [r6, #0]
 800804a:	2201      	movs	r2, #1
 800804c:	9202      	str	r2, [sp, #8]
 800804e:	e7e3      	b.n	8008018 <_scanf_float+0x150>
 8008050:	9a02      	ldr	r2, [sp, #8]
 8008052:	2a02      	cmp	r2, #2
 8008054:	d059      	beq.n	800810a <_scanf_float+0x242>
 8008056:	2c01      	cmp	r4, #1
 8008058:	d002      	beq.n	8008060 <_scanf_float+0x198>
 800805a:	2c04      	cmp	r4, #4
 800805c:	d000      	beq.n	8008060 <_scanf_float+0x198>
 800805e:	e764      	b.n	8007f2a <_scanf_float+0x62>
 8008060:	3401      	adds	r4, #1
 8008062:	b2e4      	uxtb	r4, r4
 8008064:	e7d8      	b.n	8008018 <_scanf_float+0x150>
 8008066:	9a02      	ldr	r2, [sp, #8]
 8008068:	2a01      	cmp	r2, #1
 800806a:	d000      	beq.n	800806e <_scanf_float+0x1a6>
 800806c:	e75d      	b.n	8007f2a <_scanf_float+0x62>
 800806e:	2202      	movs	r2, #2
 8008070:	e7ec      	b.n	800804c <_scanf_float+0x184>
 8008072:	2c00      	cmp	r4, #0
 8008074:	d110      	bne.n	8008098 <_scanf_float+0x1d0>
 8008076:	9a00      	ldr	r2, [sp, #0]
 8008078:	2a00      	cmp	r2, #0
 800807a:	d000      	beq.n	800807e <_scanf_float+0x1b6>
 800807c:	e758      	b.n	8007f30 <_scanf_float+0x68>
 800807e:	6832      	ldr	r2, [r6, #0]
 8008080:	21e0      	movs	r1, #224	; 0xe0
 8008082:	0010      	movs	r0, r2
 8008084:	00c9      	lsls	r1, r1, #3
 8008086:	4008      	ands	r0, r1
 8008088:	4288      	cmp	r0, r1
 800808a:	d000      	beq.n	800808e <_scanf_float+0x1c6>
 800808c:	e754      	b.n	8007f38 <_scanf_float+0x70>
 800808e:	494f      	ldr	r1, [pc, #316]	; (80081cc <_scanf_float+0x304>)
 8008090:	3401      	adds	r4, #1
 8008092:	400a      	ands	r2, r1
 8008094:	6032      	str	r2, [r6, #0]
 8008096:	e7bf      	b.n	8008018 <_scanf_float+0x150>
 8008098:	21fd      	movs	r1, #253	; 0xfd
 800809a:	1ee2      	subs	r2, r4, #3
 800809c:	420a      	tst	r2, r1
 800809e:	d000      	beq.n	80080a2 <_scanf_float+0x1da>
 80080a0:	e743      	b.n	8007f2a <_scanf_float+0x62>
 80080a2:	e7dd      	b.n	8008060 <_scanf_float+0x198>
 80080a4:	2c02      	cmp	r4, #2
 80080a6:	d000      	beq.n	80080aa <_scanf_float+0x1e2>
 80080a8:	e73f      	b.n	8007f2a <_scanf_float+0x62>
 80080aa:	2403      	movs	r4, #3
 80080ac:	e7b4      	b.n	8008018 <_scanf_float+0x150>
 80080ae:	2c06      	cmp	r4, #6
 80080b0:	d000      	beq.n	80080b4 <_scanf_float+0x1ec>
 80080b2:	e73a      	b.n	8007f2a <_scanf_float+0x62>
 80080b4:	2407      	movs	r4, #7
 80080b6:	e7af      	b.n	8008018 <_scanf_float+0x150>
 80080b8:	6832      	ldr	r2, [r6, #0]
 80080ba:	0591      	lsls	r1, r2, #22
 80080bc:	d400      	bmi.n	80080c0 <_scanf_float+0x1f8>
 80080be:	e734      	b.n	8007f2a <_scanf_float+0x62>
 80080c0:	4943      	ldr	r1, [pc, #268]	; (80081d0 <_scanf_float+0x308>)
 80080c2:	400a      	ands	r2, r1
 80080c4:	6032      	str	r2, [r6, #0]
 80080c6:	9a00      	ldr	r2, [sp, #0]
 80080c8:	9204      	str	r2, [sp, #16]
 80080ca:	e7a5      	b.n	8008018 <_scanf_float+0x150>
 80080cc:	21a0      	movs	r1, #160	; 0xa0
 80080ce:	2080      	movs	r0, #128	; 0x80
 80080d0:	6832      	ldr	r2, [r6, #0]
 80080d2:	00c9      	lsls	r1, r1, #3
 80080d4:	4011      	ands	r1, r2
 80080d6:	00c0      	lsls	r0, r0, #3
 80080d8:	4281      	cmp	r1, r0
 80080da:	d006      	beq.n	80080ea <_scanf_float+0x222>
 80080dc:	4202      	tst	r2, r0
 80080de:	d100      	bne.n	80080e2 <_scanf_float+0x21a>
 80080e0:	e723      	b.n	8007f2a <_scanf_float+0x62>
 80080e2:	9900      	ldr	r1, [sp, #0]
 80080e4:	2900      	cmp	r1, #0
 80080e6:	d100      	bne.n	80080ea <_scanf_float+0x222>
 80080e8:	e726      	b.n	8007f38 <_scanf_float+0x70>
 80080ea:	0591      	lsls	r1, r2, #22
 80080ec:	d404      	bmi.n	80080f8 <_scanf_float+0x230>
 80080ee:	9900      	ldr	r1, [sp, #0]
 80080f0:	9804      	ldr	r0, [sp, #16]
 80080f2:	9708      	str	r7, [sp, #32]
 80080f4:	1a09      	subs	r1, r1, r0
 80080f6:	9107      	str	r1, [sp, #28]
 80080f8:	4934      	ldr	r1, [pc, #208]	; (80081cc <_scanf_float+0x304>)
 80080fa:	400a      	ands	r2, r1
 80080fc:	21c0      	movs	r1, #192	; 0xc0
 80080fe:	0049      	lsls	r1, r1, #1
 8008100:	430a      	orrs	r2, r1
 8008102:	6032      	str	r2, [r6, #0]
 8008104:	2200      	movs	r2, #0
 8008106:	9200      	str	r2, [sp, #0]
 8008108:	e786      	b.n	8008018 <_scanf_float+0x150>
 800810a:	2203      	movs	r2, #3
 800810c:	e79e      	b.n	800804c <_scanf_float+0x184>
 800810e:	23c0      	movs	r3, #192	; 0xc0
 8008110:	005b      	lsls	r3, r3, #1
 8008112:	0029      	movs	r1, r5
 8008114:	58f3      	ldr	r3, [r6, r3]
 8008116:	9801      	ldr	r0, [sp, #4]
 8008118:	4798      	blx	r3
 800811a:	2800      	cmp	r0, #0
 800811c:	d100      	bne.n	8008120 <_scanf_float+0x258>
 800811e:	e6f6      	b.n	8007f0e <_scanf_float+0x46>
 8008120:	e703      	b.n	8007f2a <_scanf_float+0x62>
 8008122:	3f01      	subs	r7, #1
 8008124:	5933      	ldr	r3, [r6, r4]
 8008126:	002a      	movs	r2, r5
 8008128:	7839      	ldrb	r1, [r7, #0]
 800812a:	9801      	ldr	r0, [sp, #4]
 800812c:	4798      	blx	r3
 800812e:	6933      	ldr	r3, [r6, #16]
 8008130:	3b01      	subs	r3, #1
 8008132:	6133      	str	r3, [r6, #16]
 8008134:	e707      	b.n	8007f46 <_scanf_float+0x7e>
 8008136:	1e63      	subs	r3, r4, #1
 8008138:	2b06      	cmp	r3, #6
 800813a:	d80e      	bhi.n	800815a <_scanf_float+0x292>
 800813c:	9702      	str	r7, [sp, #8]
 800813e:	2c02      	cmp	r4, #2
 8008140:	d920      	bls.n	8008184 <_scanf_float+0x2bc>
 8008142:	1be3      	subs	r3, r4, r7
 8008144:	b2db      	uxtb	r3, r3
 8008146:	9305      	str	r3, [sp, #20]
 8008148:	9b02      	ldr	r3, [sp, #8]
 800814a:	9a05      	ldr	r2, [sp, #20]
 800814c:	189b      	adds	r3, r3, r2
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b03      	cmp	r3, #3
 8008152:	d827      	bhi.n	80081a4 <_scanf_float+0x2dc>
 8008154:	3c03      	subs	r4, #3
 8008156:	b2e4      	uxtb	r4, r4
 8008158:	1b3f      	subs	r7, r7, r4
 800815a:	6833      	ldr	r3, [r6, #0]
 800815c:	05da      	lsls	r2, r3, #23
 800815e:	d554      	bpl.n	800820a <_scanf_float+0x342>
 8008160:	055b      	lsls	r3, r3, #21
 8008162:	d537      	bpl.n	80081d4 <_scanf_float+0x30c>
 8008164:	24be      	movs	r4, #190	; 0xbe
 8008166:	0064      	lsls	r4, r4, #1
 8008168:	9b03      	ldr	r3, [sp, #12]
 800816a:	429f      	cmp	r7, r3
 800816c:	d800      	bhi.n	8008170 <_scanf_float+0x2a8>
 800816e:	e6ee      	b.n	8007f4e <_scanf_float+0x86>
 8008170:	3f01      	subs	r7, #1
 8008172:	5933      	ldr	r3, [r6, r4]
 8008174:	002a      	movs	r2, r5
 8008176:	7839      	ldrb	r1, [r7, #0]
 8008178:	9801      	ldr	r0, [sp, #4]
 800817a:	4798      	blx	r3
 800817c:	6933      	ldr	r3, [r6, #16]
 800817e:	3b01      	subs	r3, #1
 8008180:	6133      	str	r3, [r6, #16]
 8008182:	e7f1      	b.n	8008168 <_scanf_float+0x2a0>
 8008184:	24be      	movs	r4, #190	; 0xbe
 8008186:	0064      	lsls	r4, r4, #1
 8008188:	9b03      	ldr	r3, [sp, #12]
 800818a:	429f      	cmp	r7, r3
 800818c:	d800      	bhi.n	8008190 <_scanf_float+0x2c8>
 800818e:	e6de      	b.n	8007f4e <_scanf_float+0x86>
 8008190:	3f01      	subs	r7, #1
 8008192:	5933      	ldr	r3, [r6, r4]
 8008194:	002a      	movs	r2, r5
 8008196:	7839      	ldrb	r1, [r7, #0]
 8008198:	9801      	ldr	r0, [sp, #4]
 800819a:	4798      	blx	r3
 800819c:	6933      	ldr	r3, [r6, #16]
 800819e:	3b01      	subs	r3, #1
 80081a0:	6133      	str	r3, [r6, #16]
 80081a2:	e7f1      	b.n	8008188 <_scanf_float+0x2c0>
 80081a4:	9b02      	ldr	r3, [sp, #8]
 80081a6:	002a      	movs	r2, r5
 80081a8:	3b01      	subs	r3, #1
 80081aa:	7819      	ldrb	r1, [r3, #0]
 80081ac:	9302      	str	r3, [sp, #8]
 80081ae:	23be      	movs	r3, #190	; 0xbe
 80081b0:	005b      	lsls	r3, r3, #1
 80081b2:	58f3      	ldr	r3, [r6, r3]
 80081b4:	9801      	ldr	r0, [sp, #4]
 80081b6:	9309      	str	r3, [sp, #36]	; 0x24
 80081b8:	4798      	blx	r3
 80081ba:	6933      	ldr	r3, [r6, #16]
 80081bc:	3b01      	subs	r3, #1
 80081be:	6133      	str	r3, [r6, #16]
 80081c0:	e7c2      	b.n	8008148 <_scanf_float+0x280>
 80081c2:	46c0      	nop			; (mov r8, r8)
 80081c4:	fffffeff 	.word	0xfffffeff
 80081c8:	fffffe7f 	.word	0xfffffe7f
 80081cc:	fffff87f 	.word	0xfffff87f
 80081d0:	fffffd7f 	.word	0xfffffd7f
 80081d4:	6933      	ldr	r3, [r6, #16]
 80081d6:	1e7c      	subs	r4, r7, #1
 80081d8:	7821      	ldrb	r1, [r4, #0]
 80081da:	3b01      	subs	r3, #1
 80081dc:	6133      	str	r3, [r6, #16]
 80081de:	2965      	cmp	r1, #101	; 0x65
 80081e0:	d00c      	beq.n	80081fc <_scanf_float+0x334>
 80081e2:	2945      	cmp	r1, #69	; 0x45
 80081e4:	d00a      	beq.n	80081fc <_scanf_float+0x334>
 80081e6:	23be      	movs	r3, #190	; 0xbe
 80081e8:	005b      	lsls	r3, r3, #1
 80081ea:	58f3      	ldr	r3, [r6, r3]
 80081ec:	002a      	movs	r2, r5
 80081ee:	9801      	ldr	r0, [sp, #4]
 80081f0:	4798      	blx	r3
 80081f2:	6933      	ldr	r3, [r6, #16]
 80081f4:	1ebc      	subs	r4, r7, #2
 80081f6:	3b01      	subs	r3, #1
 80081f8:	7821      	ldrb	r1, [r4, #0]
 80081fa:	6133      	str	r3, [r6, #16]
 80081fc:	23be      	movs	r3, #190	; 0xbe
 80081fe:	005b      	lsls	r3, r3, #1
 8008200:	002a      	movs	r2, r5
 8008202:	58f3      	ldr	r3, [r6, r3]
 8008204:	9801      	ldr	r0, [sp, #4]
 8008206:	4798      	blx	r3
 8008208:	0027      	movs	r7, r4
 800820a:	6832      	ldr	r2, [r6, #0]
 800820c:	2310      	movs	r3, #16
 800820e:	0011      	movs	r1, r2
 8008210:	4019      	ands	r1, r3
 8008212:	9102      	str	r1, [sp, #8]
 8008214:	421a      	tst	r2, r3
 8008216:	d158      	bne.n	80082ca <_scanf_float+0x402>
 8008218:	23c0      	movs	r3, #192	; 0xc0
 800821a:	7039      	strb	r1, [r7, #0]
 800821c:	6832      	ldr	r2, [r6, #0]
 800821e:	00db      	lsls	r3, r3, #3
 8008220:	4013      	ands	r3, r2
 8008222:	2280      	movs	r2, #128	; 0x80
 8008224:	00d2      	lsls	r2, r2, #3
 8008226:	4293      	cmp	r3, r2
 8008228:	d11d      	bne.n	8008266 <_scanf_float+0x39e>
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	9a00      	ldr	r2, [sp, #0]
 800822e:	9900      	ldr	r1, [sp, #0]
 8008230:	1a9a      	subs	r2, r3, r2
 8008232:	428b      	cmp	r3, r1
 8008234:	d124      	bne.n	8008280 <_scanf_float+0x3b8>
 8008236:	2200      	movs	r2, #0
 8008238:	9903      	ldr	r1, [sp, #12]
 800823a:	9801      	ldr	r0, [sp, #4]
 800823c:	f000 feae 	bl	8008f9c <_strtod_r>
 8008240:	9b06      	ldr	r3, [sp, #24]
 8008242:	000d      	movs	r5, r1
 8008244:	6831      	ldr	r1, [r6, #0]
 8008246:	0004      	movs	r4, r0
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	078a      	lsls	r2, r1, #30
 800824c:	d525      	bpl.n	800829a <_scanf_float+0x3d2>
 800824e:	1d1a      	adds	r2, r3, #4
 8008250:	9906      	ldr	r1, [sp, #24]
 8008252:	600a      	str	r2, [r1, #0]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	601c      	str	r4, [r3, #0]
 8008258:	605d      	str	r5, [r3, #4]
 800825a:	68f3      	ldr	r3, [r6, #12]
 800825c:	3301      	adds	r3, #1
 800825e:	60f3      	str	r3, [r6, #12]
 8008260:	9802      	ldr	r0, [sp, #8]
 8008262:	b00b      	add	sp, #44	; 0x2c
 8008264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008266:	9b07      	ldr	r3, [sp, #28]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0e4      	beq.n	8008236 <_scanf_float+0x36e>
 800826c:	9b08      	ldr	r3, [sp, #32]
 800826e:	9a02      	ldr	r2, [sp, #8]
 8008270:	1c59      	adds	r1, r3, #1
 8008272:	9801      	ldr	r0, [sp, #4]
 8008274:	230a      	movs	r3, #10
 8008276:	f000 ff27 	bl	80090c8 <_strtol_r>
 800827a:	9b07      	ldr	r3, [sp, #28]
 800827c:	9f08      	ldr	r7, [sp, #32]
 800827e:	1ac2      	subs	r2, r0, r3
 8008280:	0033      	movs	r3, r6
 8008282:	3370      	adds	r3, #112	; 0x70
 8008284:	33ff      	adds	r3, #255	; 0xff
 8008286:	429f      	cmp	r7, r3
 8008288:	d302      	bcc.n	8008290 <_scanf_float+0x3c8>
 800828a:	0037      	movs	r7, r6
 800828c:	376f      	adds	r7, #111	; 0x6f
 800828e:	37ff      	adds	r7, #255	; 0xff
 8008290:	0038      	movs	r0, r7
 8008292:	490f      	ldr	r1, [pc, #60]	; (80082d0 <_scanf_float+0x408>)
 8008294:	f000 f836 	bl	8008304 <siprintf>
 8008298:	e7cd      	b.n	8008236 <_scanf_float+0x36e>
 800829a:	1d1a      	adds	r2, r3, #4
 800829c:	0749      	lsls	r1, r1, #29
 800829e:	d4d7      	bmi.n	8008250 <_scanf_float+0x388>
 80082a0:	9906      	ldr	r1, [sp, #24]
 80082a2:	0020      	movs	r0, r4
 80082a4:	600a      	str	r2, [r1, #0]
 80082a6:	681f      	ldr	r7, [r3, #0]
 80082a8:	0022      	movs	r2, r4
 80082aa:	002b      	movs	r3, r5
 80082ac:	0029      	movs	r1, r5
 80082ae:	f7f9 ff91 	bl	80021d4 <__aeabi_dcmpun>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d004      	beq.n	80082c0 <_scanf_float+0x3f8>
 80082b6:	4807      	ldr	r0, [pc, #28]	; (80082d4 <_scanf_float+0x40c>)
 80082b8:	f000 f820 	bl	80082fc <nanf>
 80082bc:	6038      	str	r0, [r7, #0]
 80082be:	e7cc      	b.n	800825a <_scanf_float+0x392>
 80082c0:	0020      	movs	r0, r4
 80082c2:	0029      	movs	r1, r5
 80082c4:	f7fa f830 	bl	8002328 <__aeabi_d2f>
 80082c8:	e7f8      	b.n	80082bc <_scanf_float+0x3f4>
 80082ca:	2300      	movs	r3, #0
 80082cc:	e640      	b.n	8007f50 <_scanf_float+0x88>
 80082ce:	46c0      	nop			; (mov r8, r8)
 80082d0:	0800c0d0 	.word	0x0800c0d0
 80082d4:	0800c3d8 	.word	0x0800c3d8

080082d8 <_sbrk_r>:
 80082d8:	2300      	movs	r3, #0
 80082da:	b570      	push	{r4, r5, r6, lr}
 80082dc:	4d06      	ldr	r5, [pc, #24]	; (80082f8 <_sbrk_r+0x20>)
 80082de:	0004      	movs	r4, r0
 80082e0:	0008      	movs	r0, r1
 80082e2:	602b      	str	r3, [r5, #0]
 80082e4:	f7fb f9b8 	bl	8003658 <_sbrk>
 80082e8:	1c43      	adds	r3, r0, #1
 80082ea:	d103      	bne.n	80082f4 <_sbrk_r+0x1c>
 80082ec:	682b      	ldr	r3, [r5, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d000      	beq.n	80082f4 <_sbrk_r+0x1c>
 80082f2:	6023      	str	r3, [r4, #0]
 80082f4:	bd70      	pop	{r4, r5, r6, pc}
 80082f6:	46c0      	nop			; (mov r8, r8)
 80082f8:	20000494 	.word	0x20000494

080082fc <nanf>:
 80082fc:	4800      	ldr	r0, [pc, #0]	; (8008300 <nanf+0x4>)
 80082fe:	4770      	bx	lr
 8008300:	7fc00000 	.word	0x7fc00000

08008304 <siprintf>:
 8008304:	b40e      	push	{r1, r2, r3}
 8008306:	b500      	push	{lr}
 8008308:	490b      	ldr	r1, [pc, #44]	; (8008338 <siprintf+0x34>)
 800830a:	b09c      	sub	sp, #112	; 0x70
 800830c:	ab1d      	add	r3, sp, #116	; 0x74
 800830e:	9002      	str	r0, [sp, #8]
 8008310:	9006      	str	r0, [sp, #24]
 8008312:	9107      	str	r1, [sp, #28]
 8008314:	9104      	str	r1, [sp, #16]
 8008316:	4809      	ldr	r0, [pc, #36]	; (800833c <siprintf+0x38>)
 8008318:	4909      	ldr	r1, [pc, #36]	; (8008340 <siprintf+0x3c>)
 800831a:	cb04      	ldmia	r3!, {r2}
 800831c:	9105      	str	r1, [sp, #20]
 800831e:	6800      	ldr	r0, [r0, #0]
 8008320:	a902      	add	r1, sp, #8
 8008322:	9301      	str	r3, [sp, #4]
 8008324:	f002 fe84 	bl	800b030 <_svfiprintf_r>
 8008328:	2300      	movs	r3, #0
 800832a:	9a02      	ldr	r2, [sp, #8]
 800832c:	7013      	strb	r3, [r2, #0]
 800832e:	b01c      	add	sp, #112	; 0x70
 8008330:	bc08      	pop	{r3}
 8008332:	b003      	add	sp, #12
 8008334:	4718      	bx	r3
 8008336:	46c0      	nop			; (mov r8, r8)
 8008338:	7fffffff 	.word	0x7fffffff
 800833c:	2000000c 	.word	0x2000000c
 8008340:	ffff0208 	.word	0xffff0208

08008344 <sulp>:
 8008344:	b570      	push	{r4, r5, r6, lr}
 8008346:	0016      	movs	r6, r2
 8008348:	000d      	movs	r5, r1
 800834a:	f002 fc9d 	bl	800ac88 <__ulp>
 800834e:	2e00      	cmp	r6, #0
 8008350:	d00d      	beq.n	800836e <sulp+0x2a>
 8008352:	236b      	movs	r3, #107	; 0x6b
 8008354:	006a      	lsls	r2, r5, #1
 8008356:	0d52      	lsrs	r2, r2, #21
 8008358:	1a9b      	subs	r3, r3, r2
 800835a:	2b00      	cmp	r3, #0
 800835c:	dd07      	ble.n	800836e <sulp+0x2a>
 800835e:	2400      	movs	r4, #0
 8008360:	4a03      	ldr	r2, [pc, #12]	; (8008370 <sulp+0x2c>)
 8008362:	051b      	lsls	r3, r3, #20
 8008364:	189d      	adds	r5, r3, r2
 8008366:	002b      	movs	r3, r5
 8008368:	0022      	movs	r2, r4
 800836a:	f7f9 f935 	bl	80015d8 <__aeabi_dmul>
 800836e:	bd70      	pop	{r4, r5, r6, pc}
 8008370:	3ff00000 	.word	0x3ff00000

08008374 <_strtod_l>:
 8008374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008376:	001d      	movs	r5, r3
 8008378:	2300      	movs	r3, #0
 800837a:	b0a5      	sub	sp, #148	; 0x94
 800837c:	9320      	str	r3, [sp, #128]	; 0x80
 800837e:	4bac      	ldr	r3, [pc, #688]	; (8008630 <_strtod_l+0x2bc>)
 8008380:	9005      	str	r0, [sp, #20]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	9108      	str	r1, [sp, #32]
 8008386:	0018      	movs	r0, r3
 8008388:	9307      	str	r3, [sp, #28]
 800838a:	921b      	str	r2, [sp, #108]	; 0x6c
 800838c:	f7f7 feba 	bl	8000104 <strlen>
 8008390:	2600      	movs	r6, #0
 8008392:	0004      	movs	r4, r0
 8008394:	2700      	movs	r7, #0
 8008396:	9b08      	ldr	r3, [sp, #32]
 8008398:	931f      	str	r3, [sp, #124]	; 0x7c
 800839a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800839c:	7813      	ldrb	r3, [r2, #0]
 800839e:	2b2b      	cmp	r3, #43	; 0x2b
 80083a0:	d058      	beq.n	8008454 <_strtod_l+0xe0>
 80083a2:	d844      	bhi.n	800842e <_strtod_l+0xba>
 80083a4:	2b0d      	cmp	r3, #13
 80083a6:	d83d      	bhi.n	8008424 <_strtod_l+0xb0>
 80083a8:	2b08      	cmp	r3, #8
 80083aa:	d83d      	bhi.n	8008428 <_strtod_l+0xb4>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d047      	beq.n	8008440 <_strtod_l+0xcc>
 80083b0:	2300      	movs	r3, #0
 80083b2:	930e      	str	r3, [sp, #56]	; 0x38
 80083b4:	2200      	movs	r2, #0
 80083b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083b8:	920a      	str	r2, [sp, #40]	; 0x28
 80083ba:	9306      	str	r3, [sp, #24]
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	2b30      	cmp	r3, #48	; 0x30
 80083c0:	d000      	beq.n	80083c4 <_strtod_l+0x50>
 80083c2:	e07f      	b.n	80084c4 <_strtod_l+0x150>
 80083c4:	9b06      	ldr	r3, [sp, #24]
 80083c6:	3220      	adds	r2, #32
 80083c8:	785b      	ldrb	r3, [r3, #1]
 80083ca:	4393      	bics	r3, r2
 80083cc:	2b58      	cmp	r3, #88	; 0x58
 80083ce:	d000      	beq.n	80083d2 <_strtod_l+0x5e>
 80083d0:	e06e      	b.n	80084b0 <_strtod_l+0x13c>
 80083d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083d4:	9502      	str	r5, [sp, #8]
 80083d6:	9301      	str	r3, [sp, #4]
 80083d8:	ab20      	add	r3, sp, #128	; 0x80
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	4a95      	ldr	r2, [pc, #596]	; (8008634 <_strtod_l+0x2c0>)
 80083de:	ab21      	add	r3, sp, #132	; 0x84
 80083e0:	9805      	ldr	r0, [sp, #20]
 80083e2:	a91f      	add	r1, sp, #124	; 0x7c
 80083e4:	f001 fd90 	bl	8009f08 <__gethex>
 80083e8:	2307      	movs	r3, #7
 80083ea:	0005      	movs	r5, r0
 80083ec:	0004      	movs	r4, r0
 80083ee:	401d      	ands	r5, r3
 80083f0:	4218      	tst	r0, r3
 80083f2:	d006      	beq.n	8008402 <_strtod_l+0x8e>
 80083f4:	2d06      	cmp	r5, #6
 80083f6:	d12f      	bne.n	8008458 <_strtod_l+0xe4>
 80083f8:	9b06      	ldr	r3, [sp, #24]
 80083fa:	3301      	adds	r3, #1
 80083fc:	931f      	str	r3, [sp, #124]	; 0x7c
 80083fe:	2300      	movs	r3, #0
 8008400:	930e      	str	r3, [sp, #56]	; 0x38
 8008402:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008404:	2b00      	cmp	r3, #0
 8008406:	d002      	beq.n	800840e <_strtod_l+0x9a>
 8008408:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800840a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008410:	2b00      	cmp	r3, #0
 8008412:	d01c      	beq.n	800844e <_strtod_l+0xda>
 8008414:	2380      	movs	r3, #128	; 0x80
 8008416:	0032      	movs	r2, r6
 8008418:	061b      	lsls	r3, r3, #24
 800841a:	18fb      	adds	r3, r7, r3
 800841c:	0010      	movs	r0, r2
 800841e:	0019      	movs	r1, r3
 8008420:	b025      	add	sp, #148	; 0x94
 8008422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008424:	2b20      	cmp	r3, #32
 8008426:	d1c3      	bne.n	80083b0 <_strtod_l+0x3c>
 8008428:	3201      	adds	r2, #1
 800842a:	921f      	str	r2, [sp, #124]	; 0x7c
 800842c:	e7b5      	b.n	800839a <_strtod_l+0x26>
 800842e:	2b2d      	cmp	r3, #45	; 0x2d
 8008430:	d1be      	bne.n	80083b0 <_strtod_l+0x3c>
 8008432:	3b2c      	subs	r3, #44	; 0x2c
 8008434:	930e      	str	r3, [sp, #56]	; 0x38
 8008436:	1c53      	adds	r3, r2, #1
 8008438:	931f      	str	r3, [sp, #124]	; 0x7c
 800843a:	7853      	ldrb	r3, [r2, #1]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d1b9      	bne.n	80083b4 <_strtod_l+0x40>
 8008440:	9b08      	ldr	r3, [sp, #32]
 8008442:	931f      	str	r3, [sp, #124]	; 0x7c
 8008444:	2300      	movs	r3, #0
 8008446:	930e      	str	r3, [sp, #56]	; 0x38
 8008448:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800844a:	2b00      	cmp	r3, #0
 800844c:	d1dc      	bne.n	8008408 <_strtod_l+0x94>
 800844e:	0032      	movs	r2, r6
 8008450:	003b      	movs	r3, r7
 8008452:	e7e3      	b.n	800841c <_strtod_l+0xa8>
 8008454:	2300      	movs	r3, #0
 8008456:	e7ed      	b.n	8008434 <_strtod_l+0xc0>
 8008458:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800845a:	2a00      	cmp	r2, #0
 800845c:	d007      	beq.n	800846e <_strtod_l+0xfa>
 800845e:	2135      	movs	r1, #53	; 0x35
 8008460:	a822      	add	r0, sp, #136	; 0x88
 8008462:	f002 fd12 	bl	800ae8a <__copybits>
 8008466:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008468:	9805      	ldr	r0, [sp, #20]
 800846a:	f002 f8cd 	bl	800a608 <_Bfree>
 800846e:	1e68      	subs	r0, r5, #1
 8008470:	2804      	cmp	r0, #4
 8008472:	d806      	bhi.n	8008482 <_strtod_l+0x10e>
 8008474:	f7f7 fe4e 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008478:	1816030b 	.word	0x1816030b
 800847c:	0b          	.byte	0x0b
 800847d:	00          	.byte	0x00
 800847e:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8008480:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8008482:	0723      	lsls	r3, r4, #28
 8008484:	d5bd      	bpl.n	8008402 <_strtod_l+0x8e>
 8008486:	2380      	movs	r3, #128	; 0x80
 8008488:	061b      	lsls	r3, r3, #24
 800848a:	431f      	orrs	r7, r3
 800848c:	e7b9      	b.n	8008402 <_strtod_l+0x8e>
 800848e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008490:	4a69      	ldr	r2, [pc, #420]	; (8008638 <_strtod_l+0x2c4>)
 8008492:	496a      	ldr	r1, [pc, #424]	; (800863c <_strtod_l+0x2c8>)
 8008494:	401a      	ands	r2, r3
 8008496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008498:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800849a:	185b      	adds	r3, r3, r1
 800849c:	051b      	lsls	r3, r3, #20
 800849e:	431a      	orrs	r2, r3
 80084a0:	0017      	movs	r7, r2
 80084a2:	e7ee      	b.n	8008482 <_strtod_l+0x10e>
 80084a4:	4f66      	ldr	r7, [pc, #408]	; (8008640 <_strtod_l+0x2cc>)
 80084a6:	e7ec      	b.n	8008482 <_strtod_l+0x10e>
 80084a8:	2601      	movs	r6, #1
 80084aa:	4f66      	ldr	r7, [pc, #408]	; (8008644 <_strtod_l+0x2d0>)
 80084ac:	4276      	negs	r6, r6
 80084ae:	e7e8      	b.n	8008482 <_strtod_l+0x10e>
 80084b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80084b2:	1c5a      	adds	r2, r3, #1
 80084b4:	921f      	str	r2, [sp, #124]	; 0x7c
 80084b6:	785b      	ldrb	r3, [r3, #1]
 80084b8:	2b30      	cmp	r3, #48	; 0x30
 80084ba:	d0f9      	beq.n	80084b0 <_strtod_l+0x13c>
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d0a0      	beq.n	8008402 <_strtod_l+0x8e>
 80084c0:	2301      	movs	r3, #1
 80084c2:	930a      	str	r3, [sp, #40]	; 0x28
 80084c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80084c6:	220a      	movs	r2, #10
 80084c8:	9310      	str	r3, [sp, #64]	; 0x40
 80084ca:	2300      	movs	r3, #0
 80084cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80084ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d0:	9309      	str	r3, [sp, #36]	; 0x24
 80084d2:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80084d4:	7805      	ldrb	r5, [r0, #0]
 80084d6:	002b      	movs	r3, r5
 80084d8:	3b30      	subs	r3, #48	; 0x30
 80084da:	b2d9      	uxtb	r1, r3
 80084dc:	2909      	cmp	r1, #9
 80084de:	d927      	bls.n	8008530 <_strtod_l+0x1bc>
 80084e0:	0022      	movs	r2, r4
 80084e2:	9907      	ldr	r1, [sp, #28]
 80084e4:	f002 feaa 	bl	800b23c <strncmp>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	d033      	beq.n	8008554 <_strtod_l+0x1e0>
 80084ec:	2000      	movs	r0, #0
 80084ee:	002b      	movs	r3, r5
 80084f0:	4684      	mov	ip, r0
 80084f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f4:	900c      	str	r0, [sp, #48]	; 0x30
 80084f6:	9206      	str	r2, [sp, #24]
 80084f8:	2220      	movs	r2, #32
 80084fa:	0019      	movs	r1, r3
 80084fc:	4391      	bics	r1, r2
 80084fe:	000a      	movs	r2, r1
 8008500:	2100      	movs	r1, #0
 8008502:	9107      	str	r1, [sp, #28]
 8008504:	2a45      	cmp	r2, #69	; 0x45
 8008506:	d000      	beq.n	800850a <_strtod_l+0x196>
 8008508:	e0c5      	b.n	8008696 <_strtod_l+0x322>
 800850a:	9b06      	ldr	r3, [sp, #24]
 800850c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800850e:	4303      	orrs	r3, r0
 8008510:	4313      	orrs	r3, r2
 8008512:	428b      	cmp	r3, r1
 8008514:	d094      	beq.n	8008440 <_strtod_l+0xcc>
 8008516:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008518:	9308      	str	r3, [sp, #32]
 800851a:	3301      	adds	r3, #1
 800851c:	931f      	str	r3, [sp, #124]	; 0x7c
 800851e:	9b08      	ldr	r3, [sp, #32]
 8008520:	785b      	ldrb	r3, [r3, #1]
 8008522:	2b2b      	cmp	r3, #43	; 0x2b
 8008524:	d076      	beq.n	8008614 <_strtod_l+0x2a0>
 8008526:	000c      	movs	r4, r1
 8008528:	2b2d      	cmp	r3, #45	; 0x2d
 800852a:	d179      	bne.n	8008620 <_strtod_l+0x2ac>
 800852c:	2401      	movs	r4, #1
 800852e:	e072      	b.n	8008616 <_strtod_l+0x2a2>
 8008530:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008532:	2908      	cmp	r1, #8
 8008534:	dc09      	bgt.n	800854a <_strtod_l+0x1d6>
 8008536:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008538:	4351      	muls	r1, r2
 800853a:	185b      	adds	r3, r3, r1
 800853c:	930b      	str	r3, [sp, #44]	; 0x2c
 800853e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008540:	3001      	adds	r0, #1
 8008542:	3301      	adds	r3, #1
 8008544:	9309      	str	r3, [sp, #36]	; 0x24
 8008546:	901f      	str	r0, [sp, #124]	; 0x7c
 8008548:	e7c3      	b.n	80084d2 <_strtod_l+0x15e>
 800854a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800854c:	4351      	muls	r1, r2
 800854e:	185b      	adds	r3, r3, r1
 8008550:	930f      	str	r3, [sp, #60]	; 0x3c
 8008552:	e7f4      	b.n	800853e <_strtod_l+0x1ca>
 8008554:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008558:	191c      	adds	r4, r3, r4
 800855a:	941f      	str	r4, [sp, #124]	; 0x7c
 800855c:	7823      	ldrb	r3, [r4, #0]
 800855e:	2a00      	cmp	r2, #0
 8008560:	d039      	beq.n	80085d6 <_strtod_l+0x262>
 8008562:	900c      	str	r0, [sp, #48]	; 0x30
 8008564:	9206      	str	r2, [sp, #24]
 8008566:	001a      	movs	r2, r3
 8008568:	3a30      	subs	r2, #48	; 0x30
 800856a:	2a09      	cmp	r2, #9
 800856c:	d912      	bls.n	8008594 <_strtod_l+0x220>
 800856e:	2201      	movs	r2, #1
 8008570:	4694      	mov	ip, r2
 8008572:	e7c1      	b.n	80084f8 <_strtod_l+0x184>
 8008574:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008576:	3001      	adds	r0, #1
 8008578:	1c5a      	adds	r2, r3, #1
 800857a:	921f      	str	r2, [sp, #124]	; 0x7c
 800857c:	785b      	ldrb	r3, [r3, #1]
 800857e:	2b30      	cmp	r3, #48	; 0x30
 8008580:	d0f8      	beq.n	8008574 <_strtod_l+0x200>
 8008582:	001a      	movs	r2, r3
 8008584:	3a31      	subs	r2, #49	; 0x31
 8008586:	2a08      	cmp	r2, #8
 8008588:	d83f      	bhi.n	800860a <_strtod_l+0x296>
 800858a:	900c      	str	r0, [sp, #48]	; 0x30
 800858c:	2000      	movs	r0, #0
 800858e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008590:	9006      	str	r0, [sp, #24]
 8008592:	9210      	str	r2, [sp, #64]	; 0x40
 8008594:	001a      	movs	r2, r3
 8008596:	1c41      	adds	r1, r0, #1
 8008598:	3a30      	subs	r2, #48	; 0x30
 800859a:	2b30      	cmp	r3, #48	; 0x30
 800859c:	d015      	beq.n	80085ca <_strtod_l+0x256>
 800859e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085a0:	185b      	adds	r3, r3, r1
 80085a2:	210a      	movs	r1, #10
 80085a4:	930c      	str	r3, [sp, #48]	; 0x30
 80085a6:	9b06      	ldr	r3, [sp, #24]
 80085a8:	18c4      	adds	r4, r0, r3
 80085aa:	42a3      	cmp	r3, r4
 80085ac:	d115      	bne.n	80085da <_strtod_l+0x266>
 80085ae:	9906      	ldr	r1, [sp, #24]
 80085b0:	9b06      	ldr	r3, [sp, #24]
 80085b2:	3101      	adds	r1, #1
 80085b4:	1809      	adds	r1, r1, r0
 80085b6:	181b      	adds	r3, r3, r0
 80085b8:	9106      	str	r1, [sp, #24]
 80085ba:	2b08      	cmp	r3, #8
 80085bc:	dc1b      	bgt.n	80085f6 <_strtod_l+0x282>
 80085be:	230a      	movs	r3, #10
 80085c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085c2:	434b      	muls	r3, r1
 80085c4:	2100      	movs	r1, #0
 80085c6:	18d3      	adds	r3, r2, r3
 80085c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80085ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80085cc:	0008      	movs	r0, r1
 80085ce:	1c5a      	adds	r2, r3, #1
 80085d0:	921f      	str	r2, [sp, #124]	; 0x7c
 80085d2:	785b      	ldrb	r3, [r3, #1]
 80085d4:	e7c7      	b.n	8008566 <_strtod_l+0x1f2>
 80085d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085d8:	e7d1      	b.n	800857e <_strtod_l+0x20a>
 80085da:	2b08      	cmp	r3, #8
 80085dc:	dc04      	bgt.n	80085e8 <_strtod_l+0x274>
 80085de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80085e0:	434d      	muls	r5, r1
 80085e2:	950b      	str	r5, [sp, #44]	; 0x2c
 80085e4:	3301      	adds	r3, #1
 80085e6:	e7e0      	b.n	80085aa <_strtod_l+0x236>
 80085e8:	1c5d      	adds	r5, r3, #1
 80085ea:	2d10      	cmp	r5, #16
 80085ec:	dcfa      	bgt.n	80085e4 <_strtod_l+0x270>
 80085ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80085f0:	434d      	muls	r5, r1
 80085f2:	950f      	str	r5, [sp, #60]	; 0x3c
 80085f4:	e7f6      	b.n	80085e4 <_strtod_l+0x270>
 80085f6:	9b06      	ldr	r3, [sp, #24]
 80085f8:	2100      	movs	r1, #0
 80085fa:	2b10      	cmp	r3, #16
 80085fc:	dce5      	bgt.n	80085ca <_strtod_l+0x256>
 80085fe:	230a      	movs	r3, #10
 8008600:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008602:	4343      	muls	r3, r0
 8008604:	18d3      	adds	r3, r2, r3
 8008606:	930f      	str	r3, [sp, #60]	; 0x3c
 8008608:	e7df      	b.n	80085ca <_strtod_l+0x256>
 800860a:	2200      	movs	r2, #0
 800860c:	920c      	str	r2, [sp, #48]	; 0x30
 800860e:	9206      	str	r2, [sp, #24]
 8008610:	3201      	adds	r2, #1
 8008612:	e7ad      	b.n	8008570 <_strtod_l+0x1fc>
 8008614:	2400      	movs	r4, #0
 8008616:	9b08      	ldr	r3, [sp, #32]
 8008618:	3302      	adds	r3, #2
 800861a:	931f      	str	r3, [sp, #124]	; 0x7c
 800861c:	9b08      	ldr	r3, [sp, #32]
 800861e:	789b      	ldrb	r3, [r3, #2]
 8008620:	001a      	movs	r2, r3
 8008622:	3a30      	subs	r2, #48	; 0x30
 8008624:	2a09      	cmp	r2, #9
 8008626:	d913      	bls.n	8008650 <_strtod_l+0x2dc>
 8008628:	9a08      	ldr	r2, [sp, #32]
 800862a:	921f      	str	r2, [sp, #124]	; 0x7c
 800862c:	2200      	movs	r2, #0
 800862e:	e031      	b.n	8008694 <_strtod_l+0x320>
 8008630:	0800c220 	.word	0x0800c220
 8008634:	0800c0d8 	.word	0x0800c0d8
 8008638:	ffefffff 	.word	0xffefffff
 800863c:	00000433 	.word	0x00000433
 8008640:	7ff00000 	.word	0x7ff00000
 8008644:	7fffffff 	.word	0x7fffffff
 8008648:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	921f      	str	r2, [sp, #124]	; 0x7c
 800864e:	785b      	ldrb	r3, [r3, #1]
 8008650:	2b30      	cmp	r3, #48	; 0x30
 8008652:	d0f9      	beq.n	8008648 <_strtod_l+0x2d4>
 8008654:	2200      	movs	r2, #0
 8008656:	9207      	str	r2, [sp, #28]
 8008658:	001a      	movs	r2, r3
 800865a:	3a31      	subs	r2, #49	; 0x31
 800865c:	2a08      	cmp	r2, #8
 800865e:	d81a      	bhi.n	8008696 <_strtod_l+0x322>
 8008660:	3b30      	subs	r3, #48	; 0x30
 8008662:	001a      	movs	r2, r3
 8008664:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008666:	9307      	str	r3, [sp, #28]
 8008668:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800866a:	1c59      	adds	r1, r3, #1
 800866c:	911f      	str	r1, [sp, #124]	; 0x7c
 800866e:	785b      	ldrb	r3, [r3, #1]
 8008670:	001d      	movs	r5, r3
 8008672:	3d30      	subs	r5, #48	; 0x30
 8008674:	2d09      	cmp	r5, #9
 8008676:	d939      	bls.n	80086ec <_strtod_l+0x378>
 8008678:	9d07      	ldr	r5, [sp, #28]
 800867a:	1b49      	subs	r1, r1, r5
 800867c:	4db0      	ldr	r5, [pc, #704]	; (8008940 <_strtod_l+0x5cc>)
 800867e:	9507      	str	r5, [sp, #28]
 8008680:	2908      	cmp	r1, #8
 8008682:	dc03      	bgt.n	800868c <_strtod_l+0x318>
 8008684:	9207      	str	r2, [sp, #28]
 8008686:	42aa      	cmp	r2, r5
 8008688:	dd00      	ble.n	800868c <_strtod_l+0x318>
 800868a:	9507      	str	r5, [sp, #28]
 800868c:	2c00      	cmp	r4, #0
 800868e:	d002      	beq.n	8008696 <_strtod_l+0x322>
 8008690:	9a07      	ldr	r2, [sp, #28]
 8008692:	4252      	negs	r2, r2
 8008694:	9207      	str	r2, [sp, #28]
 8008696:	9a06      	ldr	r2, [sp, #24]
 8008698:	2a00      	cmp	r2, #0
 800869a:	d14b      	bne.n	8008734 <_strtod_l+0x3c0>
 800869c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800869e:	4310      	orrs	r0, r2
 80086a0:	d000      	beq.n	80086a4 <_strtod_l+0x330>
 80086a2:	e6ae      	b.n	8008402 <_strtod_l+0x8e>
 80086a4:	4662      	mov	r2, ip
 80086a6:	2a00      	cmp	r2, #0
 80086a8:	d000      	beq.n	80086ac <_strtod_l+0x338>
 80086aa:	e6c9      	b.n	8008440 <_strtod_l+0xcc>
 80086ac:	2b69      	cmp	r3, #105	; 0x69
 80086ae:	d025      	beq.n	80086fc <_strtod_l+0x388>
 80086b0:	dc21      	bgt.n	80086f6 <_strtod_l+0x382>
 80086b2:	2b49      	cmp	r3, #73	; 0x49
 80086b4:	d022      	beq.n	80086fc <_strtod_l+0x388>
 80086b6:	2b4e      	cmp	r3, #78	; 0x4e
 80086b8:	d000      	beq.n	80086bc <_strtod_l+0x348>
 80086ba:	e6c1      	b.n	8008440 <_strtod_l+0xcc>
 80086bc:	49a1      	ldr	r1, [pc, #644]	; (8008944 <_strtod_l+0x5d0>)
 80086be:	a81f      	add	r0, sp, #124	; 0x7c
 80086c0:	f001 fe70 	bl	800a3a4 <__match>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d100      	bne.n	80086ca <_strtod_l+0x356>
 80086c8:	e6ba      	b.n	8008440 <_strtod_l+0xcc>
 80086ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	2b28      	cmp	r3, #40	; 0x28
 80086d0:	d12a      	bne.n	8008728 <_strtod_l+0x3b4>
 80086d2:	499d      	ldr	r1, [pc, #628]	; (8008948 <_strtod_l+0x5d4>)
 80086d4:	aa22      	add	r2, sp, #136	; 0x88
 80086d6:	a81f      	add	r0, sp, #124	; 0x7c
 80086d8:	f001 fe78 	bl	800a3cc <__hexnan>
 80086dc:	2805      	cmp	r0, #5
 80086de:	d123      	bne.n	8008728 <_strtod_l+0x3b4>
 80086e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80086e2:	4a9a      	ldr	r2, [pc, #616]	; (800894c <_strtod_l+0x5d8>)
 80086e4:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80086e6:	431a      	orrs	r2, r3
 80086e8:	0017      	movs	r7, r2
 80086ea:	e68a      	b.n	8008402 <_strtod_l+0x8e>
 80086ec:	210a      	movs	r1, #10
 80086ee:	434a      	muls	r2, r1
 80086f0:	18d2      	adds	r2, r2, r3
 80086f2:	3a30      	subs	r2, #48	; 0x30
 80086f4:	e7b8      	b.n	8008668 <_strtod_l+0x2f4>
 80086f6:	2b6e      	cmp	r3, #110	; 0x6e
 80086f8:	d0e0      	beq.n	80086bc <_strtod_l+0x348>
 80086fa:	e6a1      	b.n	8008440 <_strtod_l+0xcc>
 80086fc:	4994      	ldr	r1, [pc, #592]	; (8008950 <_strtod_l+0x5dc>)
 80086fe:	a81f      	add	r0, sp, #124	; 0x7c
 8008700:	f001 fe50 	bl	800a3a4 <__match>
 8008704:	2800      	cmp	r0, #0
 8008706:	d100      	bne.n	800870a <_strtod_l+0x396>
 8008708:	e69a      	b.n	8008440 <_strtod_l+0xcc>
 800870a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800870c:	4991      	ldr	r1, [pc, #580]	; (8008954 <_strtod_l+0x5e0>)
 800870e:	3b01      	subs	r3, #1
 8008710:	a81f      	add	r0, sp, #124	; 0x7c
 8008712:	931f      	str	r3, [sp, #124]	; 0x7c
 8008714:	f001 fe46 	bl	800a3a4 <__match>
 8008718:	2800      	cmp	r0, #0
 800871a:	d102      	bne.n	8008722 <_strtod_l+0x3ae>
 800871c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800871e:	3301      	adds	r3, #1
 8008720:	931f      	str	r3, [sp, #124]	; 0x7c
 8008722:	2600      	movs	r6, #0
 8008724:	4f89      	ldr	r7, [pc, #548]	; (800894c <_strtod_l+0x5d8>)
 8008726:	e66c      	b.n	8008402 <_strtod_l+0x8e>
 8008728:	488b      	ldr	r0, [pc, #556]	; (8008958 <_strtod_l+0x5e4>)
 800872a:	f002 fd81 	bl	800b230 <nan>
 800872e:	0006      	movs	r6, r0
 8008730:	000f      	movs	r7, r1
 8008732:	e666      	b.n	8008402 <_strtod_l+0x8e>
 8008734:	9b07      	ldr	r3, [sp, #28]
 8008736:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008738:	1a9b      	subs	r3, r3, r2
 800873a:	930a      	str	r3, [sp, #40]	; 0x28
 800873c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <_strtod_l+0x3d2>
 8008742:	9b06      	ldr	r3, [sp, #24]
 8008744:	9309      	str	r3, [sp, #36]	; 0x24
 8008746:	9c06      	ldr	r4, [sp, #24]
 8008748:	2c10      	cmp	r4, #16
 800874a:	dd00      	ble.n	800874e <_strtod_l+0x3da>
 800874c:	2410      	movs	r4, #16
 800874e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008750:	f7f9 fdc4 	bl	80022dc <__aeabi_ui2d>
 8008754:	9b06      	ldr	r3, [sp, #24]
 8008756:	0006      	movs	r6, r0
 8008758:	000f      	movs	r7, r1
 800875a:	2b09      	cmp	r3, #9
 800875c:	dd15      	ble.n	800878a <_strtod_l+0x416>
 800875e:	0022      	movs	r2, r4
 8008760:	4b7e      	ldr	r3, [pc, #504]	; (800895c <_strtod_l+0x5e8>)
 8008762:	3a09      	subs	r2, #9
 8008764:	00d2      	lsls	r2, r2, #3
 8008766:	189b      	adds	r3, r3, r2
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f7f8 ff34 	bl	80015d8 <__aeabi_dmul>
 8008770:	0006      	movs	r6, r0
 8008772:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008774:	000f      	movs	r7, r1
 8008776:	f7f9 fdb1 	bl	80022dc <__aeabi_ui2d>
 800877a:	0002      	movs	r2, r0
 800877c:	000b      	movs	r3, r1
 800877e:	0030      	movs	r0, r6
 8008780:	0039      	movs	r1, r7
 8008782:	f7f7 ffeb 	bl	800075c <__aeabi_dadd>
 8008786:	0006      	movs	r6, r0
 8008788:	000f      	movs	r7, r1
 800878a:	9b06      	ldr	r3, [sp, #24]
 800878c:	2b0f      	cmp	r3, #15
 800878e:	dc39      	bgt.n	8008804 <_strtod_l+0x490>
 8008790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008792:	2b00      	cmp	r3, #0
 8008794:	d100      	bne.n	8008798 <_strtod_l+0x424>
 8008796:	e634      	b.n	8008402 <_strtod_l+0x8e>
 8008798:	dd24      	ble.n	80087e4 <_strtod_l+0x470>
 800879a:	2b16      	cmp	r3, #22
 800879c:	dc09      	bgt.n	80087b2 <_strtod_l+0x43e>
 800879e:	496f      	ldr	r1, [pc, #444]	; (800895c <_strtod_l+0x5e8>)
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	18c9      	adds	r1, r1, r3
 80087a4:	0032      	movs	r2, r6
 80087a6:	6808      	ldr	r0, [r1, #0]
 80087a8:	6849      	ldr	r1, [r1, #4]
 80087aa:	003b      	movs	r3, r7
 80087ac:	f7f8 ff14 	bl	80015d8 <__aeabi_dmul>
 80087b0:	e7bd      	b.n	800872e <_strtod_l+0x3ba>
 80087b2:	2325      	movs	r3, #37	; 0x25
 80087b4:	9a06      	ldr	r2, [sp, #24]
 80087b6:	1a9b      	subs	r3, r3, r2
 80087b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087ba:	4293      	cmp	r3, r2
 80087bc:	db22      	blt.n	8008804 <_strtod_l+0x490>
 80087be:	240f      	movs	r4, #15
 80087c0:	9b06      	ldr	r3, [sp, #24]
 80087c2:	4d66      	ldr	r5, [pc, #408]	; (800895c <_strtod_l+0x5e8>)
 80087c4:	1ae4      	subs	r4, r4, r3
 80087c6:	00e1      	lsls	r1, r4, #3
 80087c8:	1869      	adds	r1, r5, r1
 80087ca:	0032      	movs	r2, r6
 80087cc:	6808      	ldr	r0, [r1, #0]
 80087ce:	6849      	ldr	r1, [r1, #4]
 80087d0:	003b      	movs	r3, r7
 80087d2:	f7f8 ff01 	bl	80015d8 <__aeabi_dmul>
 80087d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087d8:	1b1c      	subs	r4, r3, r4
 80087da:	00e4      	lsls	r4, r4, #3
 80087dc:	192c      	adds	r4, r5, r4
 80087de:	6822      	ldr	r2, [r4, #0]
 80087e0:	6863      	ldr	r3, [r4, #4]
 80087e2:	e7e3      	b.n	80087ac <_strtod_l+0x438>
 80087e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e6:	3316      	adds	r3, #22
 80087e8:	db0c      	blt.n	8008804 <_strtod_l+0x490>
 80087ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087ec:	9a07      	ldr	r2, [sp, #28]
 80087ee:	0030      	movs	r0, r6
 80087f0:	1a9a      	subs	r2, r3, r2
 80087f2:	4b5a      	ldr	r3, [pc, #360]	; (800895c <_strtod_l+0x5e8>)
 80087f4:	00d2      	lsls	r2, r2, #3
 80087f6:	189b      	adds	r3, r3, r2
 80087f8:	0039      	movs	r1, r7
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	f7f8 fae9 	bl	8000dd4 <__aeabi_ddiv>
 8008802:	e794      	b.n	800872e <_strtod_l+0x3ba>
 8008804:	9b06      	ldr	r3, [sp, #24]
 8008806:	1b1c      	subs	r4, r3, r4
 8008808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800880a:	18e4      	adds	r4, r4, r3
 800880c:	2c00      	cmp	r4, #0
 800880e:	dd72      	ble.n	80088f6 <_strtod_l+0x582>
 8008810:	230f      	movs	r3, #15
 8008812:	0021      	movs	r1, r4
 8008814:	4019      	ands	r1, r3
 8008816:	421c      	tst	r4, r3
 8008818:	d00a      	beq.n	8008830 <_strtod_l+0x4bc>
 800881a:	00cb      	lsls	r3, r1, #3
 800881c:	494f      	ldr	r1, [pc, #316]	; (800895c <_strtod_l+0x5e8>)
 800881e:	0032      	movs	r2, r6
 8008820:	18c9      	adds	r1, r1, r3
 8008822:	6808      	ldr	r0, [r1, #0]
 8008824:	6849      	ldr	r1, [r1, #4]
 8008826:	003b      	movs	r3, r7
 8008828:	f7f8 fed6 	bl	80015d8 <__aeabi_dmul>
 800882c:	0006      	movs	r6, r0
 800882e:	000f      	movs	r7, r1
 8008830:	230f      	movs	r3, #15
 8008832:	439c      	bics	r4, r3
 8008834:	d04a      	beq.n	80088cc <_strtod_l+0x558>
 8008836:	3326      	adds	r3, #38	; 0x26
 8008838:	33ff      	adds	r3, #255	; 0xff
 800883a:	429c      	cmp	r4, r3
 800883c:	dd22      	ble.n	8008884 <_strtod_l+0x510>
 800883e:	2300      	movs	r3, #0
 8008840:	9306      	str	r3, [sp, #24]
 8008842:	9307      	str	r3, [sp, #28]
 8008844:	930b      	str	r3, [sp, #44]	; 0x2c
 8008846:	9309      	str	r3, [sp, #36]	; 0x24
 8008848:	2322      	movs	r3, #34	; 0x22
 800884a:	2600      	movs	r6, #0
 800884c:	9a05      	ldr	r2, [sp, #20]
 800884e:	4f3f      	ldr	r7, [pc, #252]	; (800894c <_strtod_l+0x5d8>)
 8008850:	6013      	str	r3, [r2, #0]
 8008852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008854:	42b3      	cmp	r3, r6
 8008856:	d100      	bne.n	800885a <_strtod_l+0x4e6>
 8008858:	e5d3      	b.n	8008402 <_strtod_l+0x8e>
 800885a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800885c:	9805      	ldr	r0, [sp, #20]
 800885e:	f001 fed3 	bl	800a608 <_Bfree>
 8008862:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008864:	9805      	ldr	r0, [sp, #20]
 8008866:	f001 fecf 	bl	800a608 <_Bfree>
 800886a:	9907      	ldr	r1, [sp, #28]
 800886c:	9805      	ldr	r0, [sp, #20]
 800886e:	f001 fecb 	bl	800a608 <_Bfree>
 8008872:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008874:	9805      	ldr	r0, [sp, #20]
 8008876:	f001 fec7 	bl	800a608 <_Bfree>
 800887a:	9906      	ldr	r1, [sp, #24]
 800887c:	9805      	ldr	r0, [sp, #20]
 800887e:	f001 fec3 	bl	800a608 <_Bfree>
 8008882:	e5be      	b.n	8008402 <_strtod_l+0x8e>
 8008884:	2300      	movs	r3, #0
 8008886:	0030      	movs	r0, r6
 8008888:	0039      	movs	r1, r7
 800888a:	4d35      	ldr	r5, [pc, #212]	; (8008960 <_strtod_l+0x5ec>)
 800888c:	1124      	asrs	r4, r4, #4
 800888e:	9308      	str	r3, [sp, #32]
 8008890:	2c01      	cmp	r4, #1
 8008892:	dc1e      	bgt.n	80088d2 <_strtod_l+0x55e>
 8008894:	2b00      	cmp	r3, #0
 8008896:	d001      	beq.n	800889c <_strtod_l+0x528>
 8008898:	0006      	movs	r6, r0
 800889a:	000f      	movs	r7, r1
 800889c:	4b31      	ldr	r3, [pc, #196]	; (8008964 <_strtod_l+0x5f0>)
 800889e:	0032      	movs	r2, r6
 80088a0:	18ff      	adds	r7, r7, r3
 80088a2:	9b08      	ldr	r3, [sp, #32]
 80088a4:	00dd      	lsls	r5, r3, #3
 80088a6:	4b2e      	ldr	r3, [pc, #184]	; (8008960 <_strtod_l+0x5ec>)
 80088a8:	195d      	adds	r5, r3, r5
 80088aa:	6828      	ldr	r0, [r5, #0]
 80088ac:	6869      	ldr	r1, [r5, #4]
 80088ae:	003b      	movs	r3, r7
 80088b0:	f7f8 fe92 	bl	80015d8 <__aeabi_dmul>
 80088b4:	4b25      	ldr	r3, [pc, #148]	; (800894c <_strtod_l+0x5d8>)
 80088b6:	4a2c      	ldr	r2, [pc, #176]	; (8008968 <_strtod_l+0x5f4>)
 80088b8:	0006      	movs	r6, r0
 80088ba:	400b      	ands	r3, r1
 80088bc:	4293      	cmp	r3, r2
 80088be:	d8be      	bhi.n	800883e <_strtod_l+0x4ca>
 80088c0:	4a2a      	ldr	r2, [pc, #168]	; (800896c <_strtod_l+0x5f8>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d913      	bls.n	80088ee <_strtod_l+0x57a>
 80088c6:	2601      	movs	r6, #1
 80088c8:	4f29      	ldr	r7, [pc, #164]	; (8008970 <_strtod_l+0x5fc>)
 80088ca:	4276      	negs	r6, r6
 80088cc:	2300      	movs	r3, #0
 80088ce:	9308      	str	r3, [sp, #32]
 80088d0:	e087      	b.n	80089e2 <_strtod_l+0x66e>
 80088d2:	2201      	movs	r2, #1
 80088d4:	4214      	tst	r4, r2
 80088d6:	d004      	beq.n	80088e2 <_strtod_l+0x56e>
 80088d8:	682a      	ldr	r2, [r5, #0]
 80088da:	686b      	ldr	r3, [r5, #4]
 80088dc:	f7f8 fe7c 	bl	80015d8 <__aeabi_dmul>
 80088e0:	2301      	movs	r3, #1
 80088e2:	9a08      	ldr	r2, [sp, #32]
 80088e4:	1064      	asrs	r4, r4, #1
 80088e6:	3201      	adds	r2, #1
 80088e8:	9208      	str	r2, [sp, #32]
 80088ea:	3508      	adds	r5, #8
 80088ec:	e7d0      	b.n	8008890 <_strtod_l+0x51c>
 80088ee:	23d4      	movs	r3, #212	; 0xd4
 80088f0:	049b      	lsls	r3, r3, #18
 80088f2:	18cf      	adds	r7, r1, r3
 80088f4:	e7ea      	b.n	80088cc <_strtod_l+0x558>
 80088f6:	2c00      	cmp	r4, #0
 80088f8:	d0e8      	beq.n	80088cc <_strtod_l+0x558>
 80088fa:	4264      	negs	r4, r4
 80088fc:	220f      	movs	r2, #15
 80088fe:	0023      	movs	r3, r4
 8008900:	4013      	ands	r3, r2
 8008902:	4214      	tst	r4, r2
 8008904:	d00a      	beq.n	800891c <_strtod_l+0x5a8>
 8008906:	00da      	lsls	r2, r3, #3
 8008908:	4b14      	ldr	r3, [pc, #80]	; (800895c <_strtod_l+0x5e8>)
 800890a:	0030      	movs	r0, r6
 800890c:	189b      	adds	r3, r3, r2
 800890e:	0039      	movs	r1, r7
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	f7f8 fa5e 	bl	8000dd4 <__aeabi_ddiv>
 8008918:	0006      	movs	r6, r0
 800891a:	000f      	movs	r7, r1
 800891c:	1124      	asrs	r4, r4, #4
 800891e:	d0d5      	beq.n	80088cc <_strtod_l+0x558>
 8008920:	2c1f      	cmp	r4, #31
 8008922:	dd27      	ble.n	8008974 <_strtod_l+0x600>
 8008924:	2300      	movs	r3, #0
 8008926:	9306      	str	r3, [sp, #24]
 8008928:	9307      	str	r3, [sp, #28]
 800892a:	930b      	str	r3, [sp, #44]	; 0x2c
 800892c:	9309      	str	r3, [sp, #36]	; 0x24
 800892e:	2322      	movs	r3, #34	; 0x22
 8008930:	9a05      	ldr	r2, [sp, #20]
 8008932:	2600      	movs	r6, #0
 8008934:	6013      	str	r3, [r2, #0]
 8008936:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008938:	2700      	movs	r7, #0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d18d      	bne.n	800885a <_strtod_l+0x4e6>
 800893e:	e560      	b.n	8008402 <_strtod_l+0x8e>
 8008940:	00004e1f 	.word	0x00004e1f
 8008944:	0800c0a9 	.word	0x0800c0a9
 8008948:	0800c0ec 	.word	0x0800c0ec
 800894c:	7ff00000 	.word	0x7ff00000
 8008950:	0800c0a1 	.word	0x0800c0a1
 8008954:	0800c12b 	.word	0x0800c12b
 8008958:	0800c3d8 	.word	0x0800c3d8
 800895c:	0800c2b8 	.word	0x0800c2b8
 8008960:	0800c290 	.word	0x0800c290
 8008964:	fcb00000 	.word	0xfcb00000
 8008968:	7ca00000 	.word	0x7ca00000
 800896c:	7c900000 	.word	0x7c900000
 8008970:	7fefffff 	.word	0x7fefffff
 8008974:	2310      	movs	r3, #16
 8008976:	0022      	movs	r2, r4
 8008978:	401a      	ands	r2, r3
 800897a:	9208      	str	r2, [sp, #32]
 800897c:	421c      	tst	r4, r3
 800897e:	d001      	beq.n	8008984 <_strtod_l+0x610>
 8008980:	335a      	adds	r3, #90	; 0x5a
 8008982:	9308      	str	r3, [sp, #32]
 8008984:	0030      	movs	r0, r6
 8008986:	0039      	movs	r1, r7
 8008988:	2300      	movs	r3, #0
 800898a:	4dc5      	ldr	r5, [pc, #788]	; (8008ca0 <_strtod_l+0x92c>)
 800898c:	2201      	movs	r2, #1
 800898e:	4214      	tst	r4, r2
 8008990:	d004      	beq.n	800899c <_strtod_l+0x628>
 8008992:	682a      	ldr	r2, [r5, #0]
 8008994:	686b      	ldr	r3, [r5, #4]
 8008996:	f7f8 fe1f 	bl	80015d8 <__aeabi_dmul>
 800899a:	2301      	movs	r3, #1
 800899c:	1064      	asrs	r4, r4, #1
 800899e:	3508      	adds	r5, #8
 80089a0:	2c00      	cmp	r4, #0
 80089a2:	d1f3      	bne.n	800898c <_strtod_l+0x618>
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d001      	beq.n	80089ac <_strtod_l+0x638>
 80089a8:	0006      	movs	r6, r0
 80089aa:	000f      	movs	r7, r1
 80089ac:	9b08      	ldr	r3, [sp, #32]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00f      	beq.n	80089d2 <_strtod_l+0x65e>
 80089b2:	236b      	movs	r3, #107	; 0x6b
 80089b4:	007a      	lsls	r2, r7, #1
 80089b6:	0d52      	lsrs	r2, r2, #21
 80089b8:	0039      	movs	r1, r7
 80089ba:	1a9b      	subs	r3, r3, r2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	dd08      	ble.n	80089d2 <_strtod_l+0x65e>
 80089c0:	2b1f      	cmp	r3, #31
 80089c2:	dc00      	bgt.n	80089c6 <_strtod_l+0x652>
 80089c4:	e124      	b.n	8008c10 <_strtod_l+0x89c>
 80089c6:	2600      	movs	r6, #0
 80089c8:	2b34      	cmp	r3, #52	; 0x34
 80089ca:	dc00      	bgt.n	80089ce <_strtod_l+0x65a>
 80089cc:	e119      	b.n	8008c02 <_strtod_l+0x88e>
 80089ce:	27dc      	movs	r7, #220	; 0xdc
 80089d0:	04bf      	lsls	r7, r7, #18
 80089d2:	2200      	movs	r2, #0
 80089d4:	2300      	movs	r3, #0
 80089d6:	0030      	movs	r0, r6
 80089d8:	0039      	movs	r1, r7
 80089da:	f7f7 fd35 	bl	8000448 <__aeabi_dcmpeq>
 80089de:	2800      	cmp	r0, #0
 80089e0:	d1a0      	bne.n	8008924 <_strtod_l+0x5b0>
 80089e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089e6:	9300      	str	r3, [sp, #0]
 80089e8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80089ea:	9b06      	ldr	r3, [sp, #24]
 80089ec:	9805      	ldr	r0, [sp, #20]
 80089ee:	f001 fe73 	bl	800a6d8 <__s2b>
 80089f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80089f4:	2800      	cmp	r0, #0
 80089f6:	d100      	bne.n	80089fa <_strtod_l+0x686>
 80089f8:	e721      	b.n	800883e <_strtod_l+0x4ca>
 80089fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089fc:	9907      	ldr	r1, [sp, #28]
 80089fe:	17da      	asrs	r2, r3, #31
 8008a00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a02:	1a5b      	subs	r3, r3, r1
 8008a04:	401a      	ands	r2, r3
 8008a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a08:	9215      	str	r2, [sp, #84]	; 0x54
 8008a0a:	43db      	mvns	r3, r3
 8008a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a0e:	17db      	asrs	r3, r3, #31
 8008a10:	401a      	ands	r2, r3
 8008a12:	2300      	movs	r3, #0
 8008a14:	921a      	str	r2, [sp, #104]	; 0x68
 8008a16:	9306      	str	r3, [sp, #24]
 8008a18:	9307      	str	r3, [sp, #28]
 8008a1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a1c:	9805      	ldr	r0, [sp, #20]
 8008a1e:	6859      	ldr	r1, [r3, #4]
 8008a20:	f001 fdae 	bl	800a580 <_Balloc>
 8008a24:	9009      	str	r0, [sp, #36]	; 0x24
 8008a26:	2800      	cmp	r0, #0
 8008a28:	d100      	bne.n	8008a2c <_strtod_l+0x6b8>
 8008a2a:	e70d      	b.n	8008848 <_strtod_l+0x4d4>
 8008a2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	310c      	adds	r1, #12
 8008a34:	1c9a      	adds	r2, r3, #2
 8008a36:	0092      	lsls	r2, r2, #2
 8008a38:	300c      	adds	r0, #12
 8008a3a:	930c      	str	r3, [sp, #48]	; 0x30
 8008a3c:	f7fe fce2 	bl	8007404 <memcpy>
 8008a40:	ab22      	add	r3, sp, #136	; 0x88
 8008a42:	9301      	str	r3, [sp, #4]
 8008a44:	ab21      	add	r3, sp, #132	; 0x84
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	0032      	movs	r2, r6
 8008a4a:	003b      	movs	r3, r7
 8008a4c:	9805      	ldr	r0, [sp, #20]
 8008a4e:	9612      	str	r6, [sp, #72]	; 0x48
 8008a50:	9713      	str	r7, [sp, #76]	; 0x4c
 8008a52:	f002 f98d 	bl	800ad70 <__d2b>
 8008a56:	9020      	str	r0, [sp, #128]	; 0x80
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	d100      	bne.n	8008a5e <_strtod_l+0x6ea>
 8008a5c:	e6f4      	b.n	8008848 <_strtod_l+0x4d4>
 8008a5e:	2101      	movs	r1, #1
 8008a60:	9805      	ldr	r0, [sp, #20]
 8008a62:	f001 fecd 	bl	800a800 <__i2b>
 8008a66:	9007      	str	r0, [sp, #28]
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	d100      	bne.n	8008a6e <_strtod_l+0x6fa>
 8008a6c:	e6ec      	b.n	8008848 <_strtod_l+0x4d4>
 8008a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a70:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008a72:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008a74:	1ad4      	subs	r4, r2, r3
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	db01      	blt.n	8008a7e <_strtod_l+0x70a>
 8008a7a:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008a7c:	195d      	adds	r5, r3, r5
 8008a7e:	9908      	ldr	r1, [sp, #32]
 8008a80:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a82:	1a5b      	subs	r3, r3, r1
 8008a84:	2136      	movs	r1, #54	; 0x36
 8008a86:	189b      	adds	r3, r3, r2
 8008a88:	1a8a      	subs	r2, r1, r2
 8008a8a:	4986      	ldr	r1, [pc, #536]	; (8008ca4 <_strtod_l+0x930>)
 8008a8c:	2001      	movs	r0, #1
 8008a8e:	468c      	mov	ip, r1
 8008a90:	2100      	movs	r1, #0
 8008a92:	3b01      	subs	r3, #1
 8008a94:	9110      	str	r1, [sp, #64]	; 0x40
 8008a96:	9014      	str	r0, [sp, #80]	; 0x50
 8008a98:	4563      	cmp	r3, ip
 8008a9a:	da07      	bge.n	8008aac <_strtod_l+0x738>
 8008a9c:	4661      	mov	r1, ip
 8008a9e:	1ac9      	subs	r1, r1, r3
 8008aa0:	1a52      	subs	r2, r2, r1
 8008aa2:	291f      	cmp	r1, #31
 8008aa4:	dd00      	ble.n	8008aa8 <_strtod_l+0x734>
 8008aa6:	e0b8      	b.n	8008c1a <_strtod_l+0x8a6>
 8008aa8:	4088      	lsls	r0, r1
 8008aaa:	9014      	str	r0, [sp, #80]	; 0x50
 8008aac:	18ab      	adds	r3, r5, r2
 8008aae:	930c      	str	r3, [sp, #48]	; 0x30
 8008ab0:	18a4      	adds	r4, r4, r2
 8008ab2:	9b08      	ldr	r3, [sp, #32]
 8008ab4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ab6:	191c      	adds	r4, r3, r4
 8008ab8:	002b      	movs	r3, r5
 8008aba:	4295      	cmp	r5, r2
 8008abc:	dd00      	ble.n	8008ac0 <_strtod_l+0x74c>
 8008abe:	0013      	movs	r3, r2
 8008ac0:	42a3      	cmp	r3, r4
 8008ac2:	dd00      	ble.n	8008ac6 <_strtod_l+0x752>
 8008ac4:	0023      	movs	r3, r4
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	dd04      	ble.n	8008ad4 <_strtod_l+0x760>
 8008aca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008acc:	1ae4      	subs	r4, r4, r3
 8008ace:	1ad2      	subs	r2, r2, r3
 8008ad0:	920c      	str	r2, [sp, #48]	; 0x30
 8008ad2:	1aed      	subs	r5, r5, r3
 8008ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	dd17      	ble.n	8008b0a <_strtod_l+0x796>
 8008ada:	001a      	movs	r2, r3
 8008adc:	9907      	ldr	r1, [sp, #28]
 8008ade:	9805      	ldr	r0, [sp, #20]
 8008ae0:	f001 ff54 	bl	800a98c <__pow5mult>
 8008ae4:	9007      	str	r0, [sp, #28]
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d100      	bne.n	8008aec <_strtod_l+0x778>
 8008aea:	e6ad      	b.n	8008848 <_strtod_l+0x4d4>
 8008aec:	0001      	movs	r1, r0
 8008aee:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008af0:	9805      	ldr	r0, [sp, #20]
 8008af2:	f001 fe9b 	bl	800a82c <__multiply>
 8008af6:	900f      	str	r0, [sp, #60]	; 0x3c
 8008af8:	2800      	cmp	r0, #0
 8008afa:	d100      	bne.n	8008afe <_strtod_l+0x78a>
 8008afc:	e6a4      	b.n	8008848 <_strtod_l+0x4d4>
 8008afe:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008b00:	9805      	ldr	r0, [sp, #20]
 8008b02:	f001 fd81 	bl	800a608 <_Bfree>
 8008b06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b08:	9320      	str	r3, [sp, #128]	; 0x80
 8008b0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	dd00      	ble.n	8008b12 <_strtod_l+0x79e>
 8008b10:	e089      	b.n	8008c26 <_strtod_l+0x8b2>
 8008b12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	dd08      	ble.n	8008b2a <_strtod_l+0x7b6>
 8008b18:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008b1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b1c:	9805      	ldr	r0, [sp, #20]
 8008b1e:	f001 ff35 	bl	800a98c <__pow5mult>
 8008b22:	9009      	str	r0, [sp, #36]	; 0x24
 8008b24:	2800      	cmp	r0, #0
 8008b26:	d100      	bne.n	8008b2a <_strtod_l+0x7b6>
 8008b28:	e68e      	b.n	8008848 <_strtod_l+0x4d4>
 8008b2a:	2c00      	cmp	r4, #0
 8008b2c:	dd08      	ble.n	8008b40 <_strtod_l+0x7cc>
 8008b2e:	0022      	movs	r2, r4
 8008b30:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b32:	9805      	ldr	r0, [sp, #20]
 8008b34:	f001 ff86 	bl	800aa44 <__lshift>
 8008b38:	9009      	str	r0, [sp, #36]	; 0x24
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d100      	bne.n	8008b40 <_strtod_l+0x7cc>
 8008b3e:	e683      	b.n	8008848 <_strtod_l+0x4d4>
 8008b40:	2d00      	cmp	r5, #0
 8008b42:	dd08      	ble.n	8008b56 <_strtod_l+0x7e2>
 8008b44:	002a      	movs	r2, r5
 8008b46:	9907      	ldr	r1, [sp, #28]
 8008b48:	9805      	ldr	r0, [sp, #20]
 8008b4a:	f001 ff7b 	bl	800aa44 <__lshift>
 8008b4e:	9007      	str	r0, [sp, #28]
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d100      	bne.n	8008b56 <_strtod_l+0x7e2>
 8008b54:	e678      	b.n	8008848 <_strtod_l+0x4d4>
 8008b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b58:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008b5a:	9805      	ldr	r0, [sp, #20]
 8008b5c:	f001 fffc 	bl	800ab58 <__mdiff>
 8008b60:	9006      	str	r0, [sp, #24]
 8008b62:	2800      	cmp	r0, #0
 8008b64:	d100      	bne.n	8008b68 <_strtod_l+0x7f4>
 8008b66:	e66f      	b.n	8008848 <_strtod_l+0x4d4>
 8008b68:	2200      	movs	r2, #0
 8008b6a:	68c3      	ldr	r3, [r0, #12]
 8008b6c:	9907      	ldr	r1, [sp, #28]
 8008b6e:	60c2      	str	r2, [r0, #12]
 8008b70:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b72:	f001 ffd5 	bl	800ab20 <__mcmp>
 8008b76:	2800      	cmp	r0, #0
 8008b78:	da5f      	bge.n	8008c3a <_strtod_l+0x8c6>
 8008b7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b7c:	4333      	orrs	r3, r6
 8008b7e:	d000      	beq.n	8008b82 <_strtod_l+0x80e>
 8008b80:	e08a      	b.n	8008c98 <_strtod_l+0x924>
 8008b82:	033b      	lsls	r3, r7, #12
 8008b84:	d000      	beq.n	8008b88 <_strtod_l+0x814>
 8008b86:	e087      	b.n	8008c98 <_strtod_l+0x924>
 8008b88:	22d6      	movs	r2, #214	; 0xd6
 8008b8a:	4b47      	ldr	r3, [pc, #284]	; (8008ca8 <_strtod_l+0x934>)
 8008b8c:	04d2      	lsls	r2, r2, #19
 8008b8e:	403b      	ands	r3, r7
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d800      	bhi.n	8008b96 <_strtod_l+0x822>
 8008b94:	e080      	b.n	8008c98 <_strtod_l+0x924>
 8008b96:	9b06      	ldr	r3, [sp, #24]
 8008b98:	695b      	ldr	r3, [r3, #20]
 8008b9a:	930a      	str	r3, [sp, #40]	; 0x28
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d104      	bne.n	8008baa <_strtod_l+0x836>
 8008ba0:	9b06      	ldr	r3, [sp, #24]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	dd76      	ble.n	8008c98 <_strtod_l+0x924>
 8008baa:	9906      	ldr	r1, [sp, #24]
 8008bac:	2201      	movs	r2, #1
 8008bae:	9805      	ldr	r0, [sp, #20]
 8008bb0:	f001 ff48 	bl	800aa44 <__lshift>
 8008bb4:	9907      	ldr	r1, [sp, #28]
 8008bb6:	9006      	str	r0, [sp, #24]
 8008bb8:	f001 ffb2 	bl	800ab20 <__mcmp>
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	dd6b      	ble.n	8008c98 <_strtod_l+0x924>
 8008bc0:	9908      	ldr	r1, [sp, #32]
 8008bc2:	003b      	movs	r3, r7
 8008bc4:	4a38      	ldr	r2, [pc, #224]	; (8008ca8 <_strtod_l+0x934>)
 8008bc6:	2900      	cmp	r1, #0
 8008bc8:	d100      	bne.n	8008bcc <_strtod_l+0x858>
 8008bca:	e092      	b.n	8008cf2 <_strtod_l+0x97e>
 8008bcc:	0011      	movs	r1, r2
 8008bce:	20d6      	movs	r0, #214	; 0xd6
 8008bd0:	4039      	ands	r1, r7
 8008bd2:	04c0      	lsls	r0, r0, #19
 8008bd4:	4281      	cmp	r1, r0
 8008bd6:	dd00      	ble.n	8008bda <_strtod_l+0x866>
 8008bd8:	e08b      	b.n	8008cf2 <_strtod_l+0x97e>
 8008bda:	23dc      	movs	r3, #220	; 0xdc
 8008bdc:	049b      	lsls	r3, r3, #18
 8008bde:	4299      	cmp	r1, r3
 8008be0:	dc00      	bgt.n	8008be4 <_strtod_l+0x870>
 8008be2:	e6a4      	b.n	800892e <_strtod_l+0x5ba>
 8008be4:	0030      	movs	r0, r6
 8008be6:	0039      	movs	r1, r7
 8008be8:	2200      	movs	r2, #0
 8008bea:	4b30      	ldr	r3, [pc, #192]	; (8008cac <_strtod_l+0x938>)
 8008bec:	f7f8 fcf4 	bl	80015d8 <__aeabi_dmul>
 8008bf0:	0006      	movs	r6, r0
 8008bf2:	000f      	movs	r7, r1
 8008bf4:	4308      	orrs	r0, r1
 8008bf6:	d000      	beq.n	8008bfa <_strtod_l+0x886>
 8008bf8:	e62f      	b.n	800885a <_strtod_l+0x4e6>
 8008bfa:	2322      	movs	r3, #34	; 0x22
 8008bfc:	9a05      	ldr	r2, [sp, #20]
 8008bfe:	6013      	str	r3, [r2, #0]
 8008c00:	e62b      	b.n	800885a <_strtod_l+0x4e6>
 8008c02:	234b      	movs	r3, #75	; 0x4b
 8008c04:	1a9a      	subs	r2, r3, r2
 8008c06:	3b4c      	subs	r3, #76	; 0x4c
 8008c08:	4093      	lsls	r3, r2
 8008c0a:	4019      	ands	r1, r3
 8008c0c:	000f      	movs	r7, r1
 8008c0e:	e6e0      	b.n	80089d2 <_strtod_l+0x65e>
 8008c10:	2201      	movs	r2, #1
 8008c12:	4252      	negs	r2, r2
 8008c14:	409a      	lsls	r2, r3
 8008c16:	4016      	ands	r6, r2
 8008c18:	e6db      	b.n	80089d2 <_strtod_l+0x65e>
 8008c1a:	4925      	ldr	r1, [pc, #148]	; (8008cb0 <_strtod_l+0x93c>)
 8008c1c:	1acb      	subs	r3, r1, r3
 8008c1e:	0001      	movs	r1, r0
 8008c20:	4099      	lsls	r1, r3
 8008c22:	9110      	str	r1, [sp, #64]	; 0x40
 8008c24:	e741      	b.n	8008aaa <_strtod_l+0x736>
 8008c26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c28:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008c2a:	9805      	ldr	r0, [sp, #20]
 8008c2c:	f001 ff0a 	bl	800aa44 <__lshift>
 8008c30:	9020      	str	r0, [sp, #128]	; 0x80
 8008c32:	2800      	cmp	r0, #0
 8008c34:	d000      	beq.n	8008c38 <_strtod_l+0x8c4>
 8008c36:	e76c      	b.n	8008b12 <_strtod_l+0x79e>
 8008c38:	e606      	b.n	8008848 <_strtod_l+0x4d4>
 8008c3a:	970c      	str	r7, [sp, #48]	; 0x30
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d176      	bne.n	8008d2e <_strtod_l+0x9ba>
 8008c40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c42:	033b      	lsls	r3, r7, #12
 8008c44:	0b1b      	lsrs	r3, r3, #12
 8008c46:	2a00      	cmp	r2, #0
 8008c48:	d038      	beq.n	8008cbc <_strtod_l+0x948>
 8008c4a:	4a1a      	ldr	r2, [pc, #104]	; (8008cb4 <_strtod_l+0x940>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d138      	bne.n	8008cc2 <_strtod_l+0x94e>
 8008c50:	2201      	movs	r2, #1
 8008c52:	9b08      	ldr	r3, [sp, #32]
 8008c54:	4252      	negs	r2, r2
 8008c56:	0031      	movs	r1, r6
 8008c58:	0010      	movs	r0, r2
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00b      	beq.n	8008c76 <_strtod_l+0x902>
 8008c5e:	24d4      	movs	r4, #212	; 0xd4
 8008c60:	4b11      	ldr	r3, [pc, #68]	; (8008ca8 <_strtod_l+0x934>)
 8008c62:	0010      	movs	r0, r2
 8008c64:	403b      	ands	r3, r7
 8008c66:	04e4      	lsls	r4, r4, #19
 8008c68:	42a3      	cmp	r3, r4
 8008c6a:	d804      	bhi.n	8008c76 <_strtod_l+0x902>
 8008c6c:	306c      	adds	r0, #108	; 0x6c
 8008c6e:	0d1b      	lsrs	r3, r3, #20
 8008c70:	1ac3      	subs	r3, r0, r3
 8008c72:	409a      	lsls	r2, r3
 8008c74:	0010      	movs	r0, r2
 8008c76:	4281      	cmp	r1, r0
 8008c78:	d123      	bne.n	8008cc2 <_strtod_l+0x94e>
 8008c7a:	4b0f      	ldr	r3, [pc, #60]	; (8008cb8 <_strtod_l+0x944>)
 8008c7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d102      	bne.n	8008c88 <_strtod_l+0x914>
 8008c82:	1c4b      	adds	r3, r1, #1
 8008c84:	d100      	bne.n	8008c88 <_strtod_l+0x914>
 8008c86:	e5df      	b.n	8008848 <_strtod_l+0x4d4>
 8008c88:	4b07      	ldr	r3, [pc, #28]	; (8008ca8 <_strtod_l+0x934>)
 8008c8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c8c:	2600      	movs	r6, #0
 8008c8e:	401a      	ands	r2, r3
 8008c90:	0013      	movs	r3, r2
 8008c92:	2280      	movs	r2, #128	; 0x80
 8008c94:	0352      	lsls	r2, r2, #13
 8008c96:	189f      	adds	r7, r3, r2
 8008c98:	9b08      	ldr	r3, [sp, #32]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d1a2      	bne.n	8008be4 <_strtod_l+0x870>
 8008c9e:	e5dc      	b.n	800885a <_strtod_l+0x4e6>
 8008ca0:	0800c100 	.word	0x0800c100
 8008ca4:	fffffc02 	.word	0xfffffc02
 8008ca8:	7ff00000 	.word	0x7ff00000
 8008cac:	39500000 	.word	0x39500000
 8008cb0:	fffffbe2 	.word	0xfffffbe2
 8008cb4:	000fffff 	.word	0x000fffff
 8008cb8:	7fefffff 	.word	0x7fefffff
 8008cbc:	4333      	orrs	r3, r6
 8008cbe:	d100      	bne.n	8008cc2 <_strtod_l+0x94e>
 8008cc0:	e77e      	b.n	8008bc0 <_strtod_l+0x84c>
 8008cc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d01d      	beq.n	8008d04 <_strtod_l+0x990>
 8008cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ccc:	4213      	tst	r3, r2
 8008cce:	d0e3      	beq.n	8008c98 <_strtod_l+0x924>
 8008cd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cd2:	0030      	movs	r0, r6
 8008cd4:	0039      	movs	r1, r7
 8008cd6:	9a08      	ldr	r2, [sp, #32]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d017      	beq.n	8008d0c <_strtod_l+0x998>
 8008cdc:	f7ff fb32 	bl	8008344 <sulp>
 8008ce0:	0002      	movs	r2, r0
 8008ce2:	000b      	movs	r3, r1
 8008ce4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008ce6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008ce8:	f7f7 fd38 	bl	800075c <__aeabi_dadd>
 8008cec:	0006      	movs	r6, r0
 8008cee:	000f      	movs	r7, r1
 8008cf0:	e7d2      	b.n	8008c98 <_strtod_l+0x924>
 8008cf2:	2601      	movs	r6, #1
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	4a99      	ldr	r2, [pc, #612]	; (8008f5c <_strtod_l+0xbe8>)
 8008cf8:	4276      	negs	r6, r6
 8008cfa:	189b      	adds	r3, r3, r2
 8008cfc:	4a98      	ldr	r2, [pc, #608]	; (8008f60 <_strtod_l+0xbec>)
 8008cfe:	431a      	orrs	r2, r3
 8008d00:	0017      	movs	r7, r2
 8008d02:	e7c9      	b.n	8008c98 <_strtod_l+0x924>
 8008d04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d06:	4233      	tst	r3, r6
 8008d08:	d0c6      	beq.n	8008c98 <_strtod_l+0x924>
 8008d0a:	e7e1      	b.n	8008cd0 <_strtod_l+0x95c>
 8008d0c:	f7ff fb1a 	bl	8008344 <sulp>
 8008d10:	0002      	movs	r2, r0
 8008d12:	000b      	movs	r3, r1
 8008d14:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008d16:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008d18:	f7f8 feca 	bl	8001ab0 <__aeabi_dsub>
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	2300      	movs	r3, #0
 8008d20:	0006      	movs	r6, r0
 8008d22:	000f      	movs	r7, r1
 8008d24:	f7f7 fb90 	bl	8000448 <__aeabi_dcmpeq>
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d0b5      	beq.n	8008c98 <_strtod_l+0x924>
 8008d2c:	e5ff      	b.n	800892e <_strtod_l+0x5ba>
 8008d2e:	9907      	ldr	r1, [sp, #28]
 8008d30:	9806      	ldr	r0, [sp, #24]
 8008d32:	f002 f881 	bl	800ae38 <__ratio>
 8008d36:	2380      	movs	r3, #128	; 0x80
 8008d38:	2200      	movs	r2, #0
 8008d3a:	05db      	lsls	r3, r3, #23
 8008d3c:	0004      	movs	r4, r0
 8008d3e:	000d      	movs	r5, r1
 8008d40:	f7f7 fb92 	bl	8000468 <__aeabi_dcmple>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	d075      	beq.n	8008e34 <_strtod_l+0xac0>
 8008d48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d047      	beq.n	8008dde <_strtod_l+0xa6a>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	4c84      	ldr	r4, [pc, #528]	; (8008f64 <_strtod_l+0xbf0>)
 8008d52:	2500      	movs	r5, #0
 8008d54:	9310      	str	r3, [sp, #64]	; 0x40
 8008d56:	9411      	str	r4, [sp, #68]	; 0x44
 8008d58:	4c82      	ldr	r4, [pc, #520]	; (8008f64 <_strtod_l+0xbf0>)
 8008d5a:	4a83      	ldr	r2, [pc, #524]	; (8008f68 <_strtod_l+0xbf4>)
 8008d5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d5e:	4013      	ands	r3, r2
 8008d60:	9314      	str	r3, [sp, #80]	; 0x50
 8008d62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d64:	4b81      	ldr	r3, [pc, #516]	; (8008f6c <_strtod_l+0xbf8>)
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d000      	beq.n	8008d6c <_strtod_l+0x9f8>
 8008d6a:	e0ac      	b.n	8008ec6 <_strtod_l+0xb52>
 8008d6c:	4a80      	ldr	r2, [pc, #512]	; (8008f70 <_strtod_l+0xbfc>)
 8008d6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d70:	4694      	mov	ip, r2
 8008d72:	4463      	add	r3, ip
 8008d74:	001f      	movs	r7, r3
 8008d76:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008d78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d7a:	0030      	movs	r0, r6
 8008d7c:	0039      	movs	r1, r7
 8008d7e:	920c      	str	r2, [sp, #48]	; 0x30
 8008d80:	930d      	str	r3, [sp, #52]	; 0x34
 8008d82:	f001 ff81 	bl	800ac88 <__ulp>
 8008d86:	0002      	movs	r2, r0
 8008d88:	000b      	movs	r3, r1
 8008d8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008d8c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008d8e:	f7f8 fc23 	bl	80015d8 <__aeabi_dmul>
 8008d92:	0032      	movs	r2, r6
 8008d94:	003b      	movs	r3, r7
 8008d96:	f7f7 fce1 	bl	800075c <__aeabi_dadd>
 8008d9a:	4a73      	ldr	r2, [pc, #460]	; (8008f68 <_strtod_l+0xbf4>)
 8008d9c:	4b75      	ldr	r3, [pc, #468]	; (8008f74 <_strtod_l+0xc00>)
 8008d9e:	0006      	movs	r6, r0
 8008da0:	400a      	ands	r2, r1
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d95e      	bls.n	8008e64 <_strtod_l+0xaf0>
 8008da6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008da8:	4b73      	ldr	r3, [pc, #460]	; (8008f78 <_strtod_l+0xc04>)
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d103      	bne.n	8008db6 <_strtod_l+0xa42>
 8008dae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008db0:	3301      	adds	r3, #1
 8008db2:	d100      	bne.n	8008db6 <_strtod_l+0xa42>
 8008db4:	e548      	b.n	8008848 <_strtod_l+0x4d4>
 8008db6:	2601      	movs	r6, #1
 8008db8:	4f6f      	ldr	r7, [pc, #444]	; (8008f78 <_strtod_l+0xc04>)
 8008dba:	4276      	negs	r6, r6
 8008dbc:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008dbe:	9805      	ldr	r0, [sp, #20]
 8008dc0:	f001 fc22 	bl	800a608 <_Bfree>
 8008dc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dc6:	9805      	ldr	r0, [sp, #20]
 8008dc8:	f001 fc1e 	bl	800a608 <_Bfree>
 8008dcc:	9907      	ldr	r1, [sp, #28]
 8008dce:	9805      	ldr	r0, [sp, #20]
 8008dd0:	f001 fc1a 	bl	800a608 <_Bfree>
 8008dd4:	9906      	ldr	r1, [sp, #24]
 8008dd6:	9805      	ldr	r0, [sp, #20]
 8008dd8:	f001 fc16 	bl	800a608 <_Bfree>
 8008ddc:	e61d      	b.n	8008a1a <_strtod_l+0x6a6>
 8008dde:	2e00      	cmp	r6, #0
 8008de0:	d11c      	bne.n	8008e1c <_strtod_l+0xaa8>
 8008de2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008de4:	031b      	lsls	r3, r3, #12
 8008de6:	d11f      	bne.n	8008e28 <_strtod_l+0xab4>
 8008de8:	2200      	movs	r2, #0
 8008dea:	0020      	movs	r0, r4
 8008dec:	0029      	movs	r1, r5
 8008dee:	4b5d      	ldr	r3, [pc, #372]	; (8008f64 <_strtod_l+0xbf0>)
 8008df0:	f7f7 fb30 	bl	8000454 <__aeabi_dcmplt>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d11a      	bne.n	8008e2e <_strtod_l+0xaba>
 8008df8:	0020      	movs	r0, r4
 8008dfa:	0029      	movs	r1, r5
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	4b5f      	ldr	r3, [pc, #380]	; (8008f7c <_strtod_l+0xc08>)
 8008e00:	f7f8 fbea 	bl	80015d8 <__aeabi_dmul>
 8008e04:	0005      	movs	r5, r0
 8008e06:	000c      	movs	r4, r1
 8008e08:	2380      	movs	r3, #128	; 0x80
 8008e0a:	061b      	lsls	r3, r3, #24
 8008e0c:	18e3      	adds	r3, r4, r3
 8008e0e:	951c      	str	r5, [sp, #112]	; 0x70
 8008e10:	931d      	str	r3, [sp, #116]	; 0x74
 8008e12:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008e14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e16:	9210      	str	r2, [sp, #64]	; 0x40
 8008e18:	9311      	str	r3, [sp, #68]	; 0x44
 8008e1a:	e79e      	b.n	8008d5a <_strtod_l+0x9e6>
 8008e1c:	2e01      	cmp	r6, #1
 8008e1e:	d103      	bne.n	8008e28 <_strtod_l+0xab4>
 8008e20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d100      	bne.n	8008e28 <_strtod_l+0xab4>
 8008e26:	e582      	b.n	800892e <_strtod_l+0x5ba>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	4c55      	ldr	r4, [pc, #340]	; (8008f80 <_strtod_l+0xc0c>)
 8008e2c:	e791      	b.n	8008d52 <_strtod_l+0x9de>
 8008e2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008e30:	4c52      	ldr	r4, [pc, #328]	; (8008f7c <_strtod_l+0xc08>)
 8008e32:	e7e9      	b.n	8008e08 <_strtod_l+0xa94>
 8008e34:	2200      	movs	r2, #0
 8008e36:	0020      	movs	r0, r4
 8008e38:	0029      	movs	r1, r5
 8008e3a:	4b50      	ldr	r3, [pc, #320]	; (8008f7c <_strtod_l+0xc08>)
 8008e3c:	f7f8 fbcc 	bl	80015d8 <__aeabi_dmul>
 8008e40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e42:	0005      	movs	r5, r0
 8008e44:	000b      	movs	r3, r1
 8008e46:	000c      	movs	r4, r1
 8008e48:	2a00      	cmp	r2, #0
 8008e4a:	d107      	bne.n	8008e5c <_strtod_l+0xae8>
 8008e4c:	2280      	movs	r2, #128	; 0x80
 8008e4e:	0612      	lsls	r2, r2, #24
 8008e50:	188b      	adds	r3, r1, r2
 8008e52:	9016      	str	r0, [sp, #88]	; 0x58
 8008e54:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e56:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008e58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e5a:	e7dc      	b.n	8008e16 <_strtod_l+0xaa2>
 8008e5c:	0002      	movs	r2, r0
 8008e5e:	9216      	str	r2, [sp, #88]	; 0x58
 8008e60:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e62:	e7f8      	b.n	8008e56 <_strtod_l+0xae2>
 8008e64:	23d4      	movs	r3, #212	; 0xd4
 8008e66:	049b      	lsls	r3, r3, #18
 8008e68:	18cf      	adds	r7, r1, r3
 8008e6a:	9b08      	ldr	r3, [sp, #32]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1a5      	bne.n	8008dbc <_strtod_l+0xa48>
 8008e70:	4b3d      	ldr	r3, [pc, #244]	; (8008f68 <_strtod_l+0xbf4>)
 8008e72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e74:	403b      	ands	r3, r7
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d1a0      	bne.n	8008dbc <_strtod_l+0xa48>
 8008e7a:	0028      	movs	r0, r5
 8008e7c:	0021      	movs	r1, r4
 8008e7e:	f7f7 fb4f 	bl	8000520 <__aeabi_d2lz>
 8008e82:	f7f7 fb89 	bl	8000598 <__aeabi_l2d>
 8008e86:	0002      	movs	r2, r0
 8008e88:	000b      	movs	r3, r1
 8008e8a:	0028      	movs	r0, r5
 8008e8c:	0021      	movs	r1, r4
 8008e8e:	f7f8 fe0f 	bl	8001ab0 <__aeabi_dsub>
 8008e92:	033b      	lsls	r3, r7, #12
 8008e94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e96:	0b1b      	lsrs	r3, r3, #12
 8008e98:	4333      	orrs	r3, r6
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	0004      	movs	r4, r0
 8008e9e:	000d      	movs	r5, r1
 8008ea0:	4a38      	ldr	r2, [pc, #224]	; (8008f84 <_strtod_l+0xc10>)
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d055      	beq.n	8008f52 <_strtod_l+0xbde>
 8008ea6:	4b38      	ldr	r3, [pc, #224]	; (8008f88 <_strtod_l+0xc14>)
 8008ea8:	f7f7 fad4 	bl	8000454 <__aeabi_dcmplt>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	d000      	beq.n	8008eb2 <_strtod_l+0xb3e>
 8008eb0:	e4d3      	b.n	800885a <_strtod_l+0x4e6>
 8008eb2:	0020      	movs	r0, r4
 8008eb4:	0029      	movs	r1, r5
 8008eb6:	4a35      	ldr	r2, [pc, #212]	; (8008f8c <_strtod_l+0xc18>)
 8008eb8:	4b30      	ldr	r3, [pc, #192]	; (8008f7c <_strtod_l+0xc08>)
 8008eba:	f7f7 fadf 	bl	800047c <__aeabi_dcmpgt>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	d100      	bne.n	8008ec4 <_strtod_l+0xb50>
 8008ec2:	e77b      	b.n	8008dbc <_strtod_l+0xa48>
 8008ec4:	e4c9      	b.n	800885a <_strtod_l+0x4e6>
 8008ec6:	9b08      	ldr	r3, [sp, #32]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d02b      	beq.n	8008f24 <_strtod_l+0xbb0>
 8008ecc:	23d4      	movs	r3, #212	; 0xd4
 8008ece:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ed0:	04db      	lsls	r3, r3, #19
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d826      	bhi.n	8008f24 <_strtod_l+0xbb0>
 8008ed6:	0028      	movs	r0, r5
 8008ed8:	0021      	movs	r1, r4
 8008eda:	4a2d      	ldr	r2, [pc, #180]	; (8008f90 <_strtod_l+0xc1c>)
 8008edc:	4b2d      	ldr	r3, [pc, #180]	; (8008f94 <_strtod_l+0xc20>)
 8008ede:	f7f7 fac3 	bl	8000468 <__aeabi_dcmple>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	d017      	beq.n	8008f16 <_strtod_l+0xba2>
 8008ee6:	0028      	movs	r0, r5
 8008ee8:	0021      	movs	r1, r4
 8008eea:	f7f7 fafb 	bl	80004e4 <__aeabi_d2uiz>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d100      	bne.n	8008ef4 <_strtod_l+0xb80>
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	f7f9 f9f2 	bl	80022dc <__aeabi_ui2d>
 8008ef8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008efa:	0005      	movs	r5, r0
 8008efc:	000b      	movs	r3, r1
 8008efe:	000c      	movs	r4, r1
 8008f00:	2a00      	cmp	r2, #0
 8008f02:	d122      	bne.n	8008f4a <_strtod_l+0xbd6>
 8008f04:	2280      	movs	r2, #128	; 0x80
 8008f06:	0612      	lsls	r2, r2, #24
 8008f08:	188b      	adds	r3, r1, r2
 8008f0a:	9018      	str	r0, [sp, #96]	; 0x60
 8008f0c:	9319      	str	r3, [sp, #100]	; 0x64
 8008f0e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008f10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008f12:	9210      	str	r2, [sp, #64]	; 0x40
 8008f14:	9311      	str	r3, [sp, #68]	; 0x44
 8008f16:	22d6      	movs	r2, #214	; 0xd6
 8008f18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f1a:	04d2      	lsls	r2, r2, #19
 8008f1c:	189b      	adds	r3, r3, r2
 8008f1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f20:	1a9b      	subs	r3, r3, r2
 8008f22:	9311      	str	r3, [sp, #68]	; 0x44
 8008f24:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008f26:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008f28:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008f2a:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8008f2c:	f001 feac 	bl	800ac88 <__ulp>
 8008f30:	0002      	movs	r2, r0
 8008f32:	000b      	movs	r3, r1
 8008f34:	0030      	movs	r0, r6
 8008f36:	0039      	movs	r1, r7
 8008f38:	f7f8 fb4e 	bl	80015d8 <__aeabi_dmul>
 8008f3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f40:	f7f7 fc0c 	bl	800075c <__aeabi_dadd>
 8008f44:	0006      	movs	r6, r0
 8008f46:	000f      	movs	r7, r1
 8008f48:	e78f      	b.n	8008e6a <_strtod_l+0xaf6>
 8008f4a:	0002      	movs	r2, r0
 8008f4c:	9218      	str	r2, [sp, #96]	; 0x60
 8008f4e:	9319      	str	r3, [sp, #100]	; 0x64
 8008f50:	e7dd      	b.n	8008f0e <_strtod_l+0xb9a>
 8008f52:	4b11      	ldr	r3, [pc, #68]	; (8008f98 <_strtod_l+0xc24>)
 8008f54:	f7f7 fa7e 	bl	8000454 <__aeabi_dcmplt>
 8008f58:	e7b1      	b.n	8008ebe <_strtod_l+0xb4a>
 8008f5a:	46c0      	nop			; (mov r8, r8)
 8008f5c:	fff00000 	.word	0xfff00000
 8008f60:	000fffff 	.word	0x000fffff
 8008f64:	3ff00000 	.word	0x3ff00000
 8008f68:	7ff00000 	.word	0x7ff00000
 8008f6c:	7fe00000 	.word	0x7fe00000
 8008f70:	fcb00000 	.word	0xfcb00000
 8008f74:	7c9fffff 	.word	0x7c9fffff
 8008f78:	7fefffff 	.word	0x7fefffff
 8008f7c:	3fe00000 	.word	0x3fe00000
 8008f80:	bff00000 	.word	0xbff00000
 8008f84:	94a03595 	.word	0x94a03595
 8008f88:	3fdfffff 	.word	0x3fdfffff
 8008f8c:	35afe535 	.word	0x35afe535
 8008f90:	ffc00000 	.word	0xffc00000
 8008f94:	41dfffff 	.word	0x41dfffff
 8008f98:	3fcfffff 	.word	0x3fcfffff

08008f9c <_strtod_r>:
 8008f9c:	b510      	push	{r4, lr}
 8008f9e:	4b02      	ldr	r3, [pc, #8]	; (8008fa8 <_strtod_r+0xc>)
 8008fa0:	f7ff f9e8 	bl	8008374 <_strtod_l>
 8008fa4:	bd10      	pop	{r4, pc}
 8008fa6:	46c0      	nop			; (mov r8, r8)
 8008fa8:	20000074 	.word	0x20000074

08008fac <_strtol_l.constprop.0>:
 8008fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	001e      	movs	r6, r3
 8008fb2:	9005      	str	r0, [sp, #20]
 8008fb4:	9101      	str	r1, [sp, #4]
 8008fb6:	9202      	str	r2, [sp, #8]
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d045      	beq.n	8009048 <_strtol_l.constprop.0+0x9c>
 8008fbc:	000b      	movs	r3, r1
 8008fbe:	2e24      	cmp	r6, #36	; 0x24
 8008fc0:	d842      	bhi.n	8009048 <_strtol_l.constprop.0+0x9c>
 8008fc2:	4a3f      	ldr	r2, [pc, #252]	; (80090c0 <_strtol_l.constprop.0+0x114>)
 8008fc4:	2108      	movs	r1, #8
 8008fc6:	4694      	mov	ip, r2
 8008fc8:	001a      	movs	r2, r3
 8008fca:	4660      	mov	r0, ip
 8008fcc:	7814      	ldrb	r4, [r2, #0]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	5d00      	ldrb	r0, [r0, r4]
 8008fd2:	001d      	movs	r5, r3
 8008fd4:	0007      	movs	r7, r0
 8008fd6:	400f      	ands	r7, r1
 8008fd8:	4208      	tst	r0, r1
 8008fda:	d1f5      	bne.n	8008fc8 <_strtol_l.constprop.0+0x1c>
 8008fdc:	2c2d      	cmp	r4, #45	; 0x2d
 8008fde:	d13a      	bne.n	8009056 <_strtol_l.constprop.0+0xaa>
 8008fe0:	2701      	movs	r7, #1
 8008fe2:	781c      	ldrb	r4, [r3, #0]
 8008fe4:	1c95      	adds	r5, r2, #2
 8008fe6:	2e00      	cmp	r6, #0
 8008fe8:	d065      	beq.n	80090b6 <_strtol_l.constprop.0+0x10a>
 8008fea:	2e10      	cmp	r6, #16
 8008fec:	d109      	bne.n	8009002 <_strtol_l.constprop.0+0x56>
 8008fee:	2c30      	cmp	r4, #48	; 0x30
 8008ff0:	d107      	bne.n	8009002 <_strtol_l.constprop.0+0x56>
 8008ff2:	2220      	movs	r2, #32
 8008ff4:	782b      	ldrb	r3, [r5, #0]
 8008ff6:	4393      	bics	r3, r2
 8008ff8:	2b58      	cmp	r3, #88	; 0x58
 8008ffa:	d157      	bne.n	80090ac <_strtol_l.constprop.0+0x100>
 8008ffc:	2610      	movs	r6, #16
 8008ffe:	786c      	ldrb	r4, [r5, #1]
 8009000:	3502      	adds	r5, #2
 8009002:	4b30      	ldr	r3, [pc, #192]	; (80090c4 <_strtol_l.constprop.0+0x118>)
 8009004:	0031      	movs	r1, r6
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	0018      	movs	r0, r3
 800900a:	9303      	str	r3, [sp, #12]
 800900c:	f7f7 f91c 	bl	8000248 <__aeabi_uidivmod>
 8009010:	2300      	movs	r3, #0
 8009012:	2201      	movs	r2, #1
 8009014:	4684      	mov	ip, r0
 8009016:	0018      	movs	r0, r3
 8009018:	9104      	str	r1, [sp, #16]
 800901a:	4252      	negs	r2, r2
 800901c:	0021      	movs	r1, r4
 800901e:	3930      	subs	r1, #48	; 0x30
 8009020:	2909      	cmp	r1, #9
 8009022:	d81d      	bhi.n	8009060 <_strtol_l.constprop.0+0xb4>
 8009024:	000c      	movs	r4, r1
 8009026:	42a6      	cmp	r6, r4
 8009028:	dd28      	ble.n	800907c <_strtol_l.constprop.0+0xd0>
 800902a:	2b00      	cmp	r3, #0
 800902c:	db24      	blt.n	8009078 <_strtol_l.constprop.0+0xcc>
 800902e:	0013      	movs	r3, r2
 8009030:	4584      	cmp	ip, r0
 8009032:	d306      	bcc.n	8009042 <_strtol_l.constprop.0+0x96>
 8009034:	d102      	bne.n	800903c <_strtol_l.constprop.0+0x90>
 8009036:	9904      	ldr	r1, [sp, #16]
 8009038:	42a1      	cmp	r1, r4
 800903a:	db02      	blt.n	8009042 <_strtol_l.constprop.0+0x96>
 800903c:	2301      	movs	r3, #1
 800903e:	4370      	muls	r0, r6
 8009040:	1820      	adds	r0, r4, r0
 8009042:	782c      	ldrb	r4, [r5, #0]
 8009044:	3501      	adds	r5, #1
 8009046:	e7e9      	b.n	800901c <_strtol_l.constprop.0+0x70>
 8009048:	f7fe f9a8 	bl	800739c <__errno>
 800904c:	2316      	movs	r3, #22
 800904e:	6003      	str	r3, [r0, #0]
 8009050:	2000      	movs	r0, #0
 8009052:	b007      	add	sp, #28
 8009054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009056:	2c2b      	cmp	r4, #43	; 0x2b
 8009058:	d1c5      	bne.n	8008fe6 <_strtol_l.constprop.0+0x3a>
 800905a:	781c      	ldrb	r4, [r3, #0]
 800905c:	1c95      	adds	r5, r2, #2
 800905e:	e7c2      	b.n	8008fe6 <_strtol_l.constprop.0+0x3a>
 8009060:	0021      	movs	r1, r4
 8009062:	3941      	subs	r1, #65	; 0x41
 8009064:	2919      	cmp	r1, #25
 8009066:	d801      	bhi.n	800906c <_strtol_l.constprop.0+0xc0>
 8009068:	3c37      	subs	r4, #55	; 0x37
 800906a:	e7dc      	b.n	8009026 <_strtol_l.constprop.0+0x7a>
 800906c:	0021      	movs	r1, r4
 800906e:	3961      	subs	r1, #97	; 0x61
 8009070:	2919      	cmp	r1, #25
 8009072:	d803      	bhi.n	800907c <_strtol_l.constprop.0+0xd0>
 8009074:	3c57      	subs	r4, #87	; 0x57
 8009076:	e7d6      	b.n	8009026 <_strtol_l.constprop.0+0x7a>
 8009078:	0013      	movs	r3, r2
 800907a:	e7e2      	b.n	8009042 <_strtol_l.constprop.0+0x96>
 800907c:	2b00      	cmp	r3, #0
 800907e:	da09      	bge.n	8009094 <_strtol_l.constprop.0+0xe8>
 8009080:	2322      	movs	r3, #34	; 0x22
 8009082:	9a05      	ldr	r2, [sp, #20]
 8009084:	9803      	ldr	r0, [sp, #12]
 8009086:	6013      	str	r3, [r2, #0]
 8009088:	9b02      	ldr	r3, [sp, #8]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0e1      	beq.n	8009052 <_strtol_l.constprop.0+0xa6>
 800908e:	1e6b      	subs	r3, r5, #1
 8009090:	9301      	str	r3, [sp, #4]
 8009092:	e007      	b.n	80090a4 <_strtol_l.constprop.0+0xf8>
 8009094:	2f00      	cmp	r7, #0
 8009096:	d000      	beq.n	800909a <_strtol_l.constprop.0+0xee>
 8009098:	4240      	negs	r0, r0
 800909a:	9a02      	ldr	r2, [sp, #8]
 800909c:	2a00      	cmp	r2, #0
 800909e:	d0d8      	beq.n	8009052 <_strtol_l.constprop.0+0xa6>
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1f4      	bne.n	800908e <_strtol_l.constprop.0+0xe2>
 80090a4:	9b02      	ldr	r3, [sp, #8]
 80090a6:	9a01      	ldr	r2, [sp, #4]
 80090a8:	601a      	str	r2, [r3, #0]
 80090aa:	e7d2      	b.n	8009052 <_strtol_l.constprop.0+0xa6>
 80090ac:	2430      	movs	r4, #48	; 0x30
 80090ae:	2e00      	cmp	r6, #0
 80090b0:	d1a7      	bne.n	8009002 <_strtol_l.constprop.0+0x56>
 80090b2:	3608      	adds	r6, #8
 80090b4:	e7a5      	b.n	8009002 <_strtol_l.constprop.0+0x56>
 80090b6:	2c30      	cmp	r4, #48	; 0x30
 80090b8:	d09b      	beq.n	8008ff2 <_strtol_l.constprop.0+0x46>
 80090ba:	260a      	movs	r6, #10
 80090bc:	e7a1      	b.n	8009002 <_strtol_l.constprop.0+0x56>
 80090be:	46c0      	nop			; (mov r8, r8)
 80090c0:	0800bf95 	.word	0x0800bf95
 80090c4:	7fffffff 	.word	0x7fffffff

080090c8 <_strtol_r>:
 80090c8:	b510      	push	{r4, lr}
 80090ca:	f7ff ff6f 	bl	8008fac <_strtol_l.constprop.0>
 80090ce:	bd10      	pop	{r4, pc}

080090d0 <strtol>:
 80090d0:	b510      	push	{r4, lr}
 80090d2:	0013      	movs	r3, r2
 80090d4:	000a      	movs	r2, r1
 80090d6:	0001      	movs	r1, r0
 80090d8:	4802      	ldr	r0, [pc, #8]	; (80090e4 <strtol+0x14>)
 80090da:	6800      	ldr	r0, [r0, #0]
 80090dc:	f7ff ff66 	bl	8008fac <_strtol_l.constprop.0>
 80090e0:	bd10      	pop	{r4, pc}
 80090e2:	46c0      	nop			; (mov r8, r8)
 80090e4:	2000000c 	.word	0x2000000c

080090e8 <quorem>:
 80090e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090ea:	0006      	movs	r6, r0
 80090ec:	690b      	ldr	r3, [r1, #16]
 80090ee:	6932      	ldr	r2, [r6, #16]
 80090f0:	b087      	sub	sp, #28
 80090f2:	2000      	movs	r0, #0
 80090f4:	9103      	str	r1, [sp, #12]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	db65      	blt.n	80091c6 <quorem+0xde>
 80090fa:	3b01      	subs	r3, #1
 80090fc:	009c      	lsls	r4, r3, #2
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	000b      	movs	r3, r1
 8009102:	3314      	adds	r3, #20
 8009104:	9305      	str	r3, [sp, #20]
 8009106:	191b      	adds	r3, r3, r4
 8009108:	9304      	str	r3, [sp, #16]
 800910a:	0033      	movs	r3, r6
 800910c:	3314      	adds	r3, #20
 800910e:	9302      	str	r3, [sp, #8]
 8009110:	191c      	adds	r4, r3, r4
 8009112:	9b04      	ldr	r3, [sp, #16]
 8009114:	6827      	ldr	r7, [r4, #0]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	0038      	movs	r0, r7
 800911a:	1c5d      	adds	r5, r3, #1
 800911c:	0029      	movs	r1, r5
 800911e:	9301      	str	r3, [sp, #4]
 8009120:	f7f7 f80c 	bl	800013c <__udivsi3>
 8009124:	9001      	str	r0, [sp, #4]
 8009126:	42af      	cmp	r7, r5
 8009128:	d324      	bcc.n	8009174 <quorem+0x8c>
 800912a:	2500      	movs	r5, #0
 800912c:	46ac      	mov	ip, r5
 800912e:	9802      	ldr	r0, [sp, #8]
 8009130:	9f05      	ldr	r7, [sp, #20]
 8009132:	cf08      	ldmia	r7!, {r3}
 8009134:	9a01      	ldr	r2, [sp, #4]
 8009136:	b299      	uxth	r1, r3
 8009138:	4351      	muls	r1, r2
 800913a:	0c1b      	lsrs	r3, r3, #16
 800913c:	4353      	muls	r3, r2
 800913e:	1949      	adds	r1, r1, r5
 8009140:	0c0a      	lsrs	r2, r1, #16
 8009142:	189b      	adds	r3, r3, r2
 8009144:	6802      	ldr	r2, [r0, #0]
 8009146:	b289      	uxth	r1, r1
 8009148:	b292      	uxth	r2, r2
 800914a:	4462      	add	r2, ip
 800914c:	1a52      	subs	r2, r2, r1
 800914e:	6801      	ldr	r1, [r0, #0]
 8009150:	0c1d      	lsrs	r5, r3, #16
 8009152:	0c09      	lsrs	r1, r1, #16
 8009154:	b29b      	uxth	r3, r3
 8009156:	1acb      	subs	r3, r1, r3
 8009158:	1411      	asrs	r1, r2, #16
 800915a:	185b      	adds	r3, r3, r1
 800915c:	1419      	asrs	r1, r3, #16
 800915e:	b292      	uxth	r2, r2
 8009160:	041b      	lsls	r3, r3, #16
 8009162:	431a      	orrs	r2, r3
 8009164:	9b04      	ldr	r3, [sp, #16]
 8009166:	468c      	mov	ip, r1
 8009168:	c004      	stmia	r0!, {r2}
 800916a:	42bb      	cmp	r3, r7
 800916c:	d2e1      	bcs.n	8009132 <quorem+0x4a>
 800916e:	6823      	ldr	r3, [r4, #0]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d030      	beq.n	80091d6 <quorem+0xee>
 8009174:	0030      	movs	r0, r6
 8009176:	9903      	ldr	r1, [sp, #12]
 8009178:	f001 fcd2 	bl	800ab20 <__mcmp>
 800917c:	2800      	cmp	r0, #0
 800917e:	db21      	blt.n	80091c4 <quorem+0xdc>
 8009180:	0030      	movs	r0, r6
 8009182:	2400      	movs	r4, #0
 8009184:	9b01      	ldr	r3, [sp, #4]
 8009186:	9903      	ldr	r1, [sp, #12]
 8009188:	3301      	adds	r3, #1
 800918a:	9301      	str	r3, [sp, #4]
 800918c:	3014      	adds	r0, #20
 800918e:	3114      	adds	r1, #20
 8009190:	6803      	ldr	r3, [r0, #0]
 8009192:	c920      	ldmia	r1!, {r5}
 8009194:	b29a      	uxth	r2, r3
 8009196:	1914      	adds	r4, r2, r4
 8009198:	b2aa      	uxth	r2, r5
 800919a:	1aa2      	subs	r2, r4, r2
 800919c:	0c1b      	lsrs	r3, r3, #16
 800919e:	0c2d      	lsrs	r5, r5, #16
 80091a0:	1414      	asrs	r4, r2, #16
 80091a2:	1b5b      	subs	r3, r3, r5
 80091a4:	191b      	adds	r3, r3, r4
 80091a6:	141c      	asrs	r4, r3, #16
 80091a8:	b292      	uxth	r2, r2
 80091aa:	041b      	lsls	r3, r3, #16
 80091ac:	4313      	orrs	r3, r2
 80091ae:	c008      	stmia	r0!, {r3}
 80091b0:	9b04      	ldr	r3, [sp, #16]
 80091b2:	428b      	cmp	r3, r1
 80091b4:	d2ec      	bcs.n	8009190 <quorem+0xa8>
 80091b6:	9b00      	ldr	r3, [sp, #0]
 80091b8:	9a02      	ldr	r2, [sp, #8]
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	18d3      	adds	r3, r2, r3
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	2a00      	cmp	r2, #0
 80091c2:	d015      	beq.n	80091f0 <quorem+0x108>
 80091c4:	9801      	ldr	r0, [sp, #4]
 80091c6:	b007      	add	sp, #28
 80091c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ca:	6823      	ldr	r3, [r4, #0]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d106      	bne.n	80091de <quorem+0xf6>
 80091d0:	9b00      	ldr	r3, [sp, #0]
 80091d2:	3b01      	subs	r3, #1
 80091d4:	9300      	str	r3, [sp, #0]
 80091d6:	9b02      	ldr	r3, [sp, #8]
 80091d8:	3c04      	subs	r4, #4
 80091da:	42a3      	cmp	r3, r4
 80091dc:	d3f5      	bcc.n	80091ca <quorem+0xe2>
 80091de:	9b00      	ldr	r3, [sp, #0]
 80091e0:	6133      	str	r3, [r6, #16]
 80091e2:	e7c7      	b.n	8009174 <quorem+0x8c>
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	2a00      	cmp	r2, #0
 80091e8:	d106      	bne.n	80091f8 <quorem+0x110>
 80091ea:	9a00      	ldr	r2, [sp, #0]
 80091ec:	3a01      	subs	r2, #1
 80091ee:	9200      	str	r2, [sp, #0]
 80091f0:	9a02      	ldr	r2, [sp, #8]
 80091f2:	3b04      	subs	r3, #4
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d3f5      	bcc.n	80091e4 <quorem+0xfc>
 80091f8:	9b00      	ldr	r3, [sp, #0]
 80091fa:	6133      	str	r3, [r6, #16]
 80091fc:	e7e2      	b.n	80091c4 <quorem+0xdc>
	...

08009200 <_dtoa_r>:
 8009200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009202:	b09d      	sub	sp, #116	; 0x74
 8009204:	9202      	str	r2, [sp, #8]
 8009206:	9303      	str	r3, [sp, #12]
 8009208:	9b02      	ldr	r3, [sp, #8]
 800920a:	9c03      	ldr	r4, [sp, #12]
 800920c:	9308      	str	r3, [sp, #32]
 800920e:	9409      	str	r4, [sp, #36]	; 0x24
 8009210:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009212:	0007      	movs	r7, r0
 8009214:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8009216:	2c00      	cmp	r4, #0
 8009218:	d10e      	bne.n	8009238 <_dtoa_r+0x38>
 800921a:	2010      	movs	r0, #16
 800921c:	f7fe f8e8 	bl	80073f0 <malloc>
 8009220:	1e02      	subs	r2, r0, #0
 8009222:	6278      	str	r0, [r7, #36]	; 0x24
 8009224:	d104      	bne.n	8009230 <_dtoa_r+0x30>
 8009226:	21ea      	movs	r1, #234	; 0xea
 8009228:	4bc7      	ldr	r3, [pc, #796]	; (8009548 <_dtoa_r+0x348>)
 800922a:	48c8      	ldr	r0, [pc, #800]	; (800954c <_dtoa_r+0x34c>)
 800922c:	f002 f826 	bl	800b27c <__assert_func>
 8009230:	6044      	str	r4, [r0, #4]
 8009232:	6084      	str	r4, [r0, #8]
 8009234:	6004      	str	r4, [r0, #0]
 8009236:	60c4      	str	r4, [r0, #12]
 8009238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923a:	6819      	ldr	r1, [r3, #0]
 800923c:	2900      	cmp	r1, #0
 800923e:	d00a      	beq.n	8009256 <_dtoa_r+0x56>
 8009240:	685a      	ldr	r2, [r3, #4]
 8009242:	2301      	movs	r3, #1
 8009244:	4093      	lsls	r3, r2
 8009246:	604a      	str	r2, [r1, #4]
 8009248:	608b      	str	r3, [r1, #8]
 800924a:	0038      	movs	r0, r7
 800924c:	f001 f9dc 	bl	800a608 <_Bfree>
 8009250:	2200      	movs	r2, #0
 8009252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009254:	601a      	str	r2, [r3, #0]
 8009256:	9b03      	ldr	r3, [sp, #12]
 8009258:	2b00      	cmp	r3, #0
 800925a:	da20      	bge.n	800929e <_dtoa_r+0x9e>
 800925c:	2301      	movs	r3, #1
 800925e:	602b      	str	r3, [r5, #0]
 8009260:	9b03      	ldr	r3, [sp, #12]
 8009262:	005b      	lsls	r3, r3, #1
 8009264:	085b      	lsrs	r3, r3, #1
 8009266:	9309      	str	r3, [sp, #36]	; 0x24
 8009268:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800926a:	4bb9      	ldr	r3, [pc, #740]	; (8009550 <_dtoa_r+0x350>)
 800926c:	4ab8      	ldr	r2, [pc, #736]	; (8009550 <_dtoa_r+0x350>)
 800926e:	402b      	ands	r3, r5
 8009270:	4293      	cmp	r3, r2
 8009272:	d117      	bne.n	80092a4 <_dtoa_r+0xa4>
 8009274:	4bb7      	ldr	r3, [pc, #732]	; (8009554 <_dtoa_r+0x354>)
 8009276:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009278:	0328      	lsls	r0, r5, #12
 800927a:	6013      	str	r3, [r2, #0]
 800927c:	9b02      	ldr	r3, [sp, #8]
 800927e:	0b00      	lsrs	r0, r0, #12
 8009280:	4318      	orrs	r0, r3
 8009282:	d101      	bne.n	8009288 <_dtoa_r+0x88>
 8009284:	f000 fdbf 	bl	8009e06 <_dtoa_r+0xc06>
 8009288:	48b3      	ldr	r0, [pc, #716]	; (8009558 <_dtoa_r+0x358>)
 800928a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800928c:	9006      	str	r0, [sp, #24]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d002      	beq.n	8009298 <_dtoa_r+0x98>
 8009292:	4bb2      	ldr	r3, [pc, #712]	; (800955c <_dtoa_r+0x35c>)
 8009294:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009296:	6013      	str	r3, [r2, #0]
 8009298:	9806      	ldr	r0, [sp, #24]
 800929a:	b01d      	add	sp, #116	; 0x74
 800929c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800929e:	2300      	movs	r3, #0
 80092a0:	602b      	str	r3, [r5, #0]
 80092a2:	e7e1      	b.n	8009268 <_dtoa_r+0x68>
 80092a4:	9b08      	ldr	r3, [sp, #32]
 80092a6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80092a8:	9312      	str	r3, [sp, #72]	; 0x48
 80092aa:	9413      	str	r4, [sp, #76]	; 0x4c
 80092ac:	9812      	ldr	r0, [sp, #72]	; 0x48
 80092ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80092b0:	2200      	movs	r2, #0
 80092b2:	2300      	movs	r3, #0
 80092b4:	f7f7 f8c8 	bl	8000448 <__aeabi_dcmpeq>
 80092b8:	1e04      	subs	r4, r0, #0
 80092ba:	d009      	beq.n	80092d0 <_dtoa_r+0xd0>
 80092bc:	2301      	movs	r3, #1
 80092be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80092c0:	6013      	str	r3, [r2, #0]
 80092c2:	4ba7      	ldr	r3, [pc, #668]	; (8009560 <_dtoa_r+0x360>)
 80092c4:	9306      	str	r3, [sp, #24]
 80092c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d0e5      	beq.n	8009298 <_dtoa_r+0x98>
 80092cc:	4ba5      	ldr	r3, [pc, #660]	; (8009564 <_dtoa_r+0x364>)
 80092ce:	e7e1      	b.n	8009294 <_dtoa_r+0x94>
 80092d0:	ab1a      	add	r3, sp, #104	; 0x68
 80092d2:	9301      	str	r3, [sp, #4]
 80092d4:	ab1b      	add	r3, sp, #108	; 0x6c
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	0038      	movs	r0, r7
 80092da:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092de:	f001 fd47 	bl	800ad70 <__d2b>
 80092e2:	006e      	lsls	r6, r5, #1
 80092e4:	9005      	str	r0, [sp, #20]
 80092e6:	0d76      	lsrs	r6, r6, #21
 80092e8:	d100      	bne.n	80092ec <_dtoa_r+0xec>
 80092ea:	e07c      	b.n	80093e6 <_dtoa_r+0x1e6>
 80092ec:	9812      	ldr	r0, [sp, #72]	; 0x48
 80092ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80092f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092f2:	4a9d      	ldr	r2, [pc, #628]	; (8009568 <_dtoa_r+0x368>)
 80092f4:	031b      	lsls	r3, r3, #12
 80092f6:	0b1b      	lsrs	r3, r3, #12
 80092f8:	431a      	orrs	r2, r3
 80092fa:	0011      	movs	r1, r2
 80092fc:	4b9b      	ldr	r3, [pc, #620]	; (800956c <_dtoa_r+0x36c>)
 80092fe:	9418      	str	r4, [sp, #96]	; 0x60
 8009300:	18f6      	adds	r6, r6, r3
 8009302:	2200      	movs	r2, #0
 8009304:	4b9a      	ldr	r3, [pc, #616]	; (8009570 <_dtoa_r+0x370>)
 8009306:	f7f8 fbd3 	bl	8001ab0 <__aeabi_dsub>
 800930a:	4a9a      	ldr	r2, [pc, #616]	; (8009574 <_dtoa_r+0x374>)
 800930c:	4b9a      	ldr	r3, [pc, #616]	; (8009578 <_dtoa_r+0x378>)
 800930e:	f7f8 f963 	bl	80015d8 <__aeabi_dmul>
 8009312:	4a9a      	ldr	r2, [pc, #616]	; (800957c <_dtoa_r+0x37c>)
 8009314:	4b9a      	ldr	r3, [pc, #616]	; (8009580 <_dtoa_r+0x380>)
 8009316:	f7f7 fa21 	bl	800075c <__aeabi_dadd>
 800931a:	0004      	movs	r4, r0
 800931c:	0030      	movs	r0, r6
 800931e:	000d      	movs	r5, r1
 8009320:	f7f8 ffac 	bl	800227c <__aeabi_i2d>
 8009324:	4a97      	ldr	r2, [pc, #604]	; (8009584 <_dtoa_r+0x384>)
 8009326:	4b98      	ldr	r3, [pc, #608]	; (8009588 <_dtoa_r+0x388>)
 8009328:	f7f8 f956 	bl	80015d8 <__aeabi_dmul>
 800932c:	0002      	movs	r2, r0
 800932e:	000b      	movs	r3, r1
 8009330:	0020      	movs	r0, r4
 8009332:	0029      	movs	r1, r5
 8009334:	f7f7 fa12 	bl	800075c <__aeabi_dadd>
 8009338:	0004      	movs	r4, r0
 800933a:	000d      	movs	r5, r1
 800933c:	f7f8 ff68 	bl	8002210 <__aeabi_d2iz>
 8009340:	2200      	movs	r2, #0
 8009342:	9002      	str	r0, [sp, #8]
 8009344:	2300      	movs	r3, #0
 8009346:	0020      	movs	r0, r4
 8009348:	0029      	movs	r1, r5
 800934a:	f7f7 f883 	bl	8000454 <__aeabi_dcmplt>
 800934e:	2800      	cmp	r0, #0
 8009350:	d00b      	beq.n	800936a <_dtoa_r+0x16a>
 8009352:	9802      	ldr	r0, [sp, #8]
 8009354:	f7f8 ff92 	bl	800227c <__aeabi_i2d>
 8009358:	002b      	movs	r3, r5
 800935a:	0022      	movs	r2, r4
 800935c:	f7f7 f874 	bl	8000448 <__aeabi_dcmpeq>
 8009360:	4243      	negs	r3, r0
 8009362:	4158      	adcs	r0, r3
 8009364:	9b02      	ldr	r3, [sp, #8]
 8009366:	1a1b      	subs	r3, r3, r0
 8009368:	9302      	str	r3, [sp, #8]
 800936a:	2301      	movs	r3, #1
 800936c:	9316      	str	r3, [sp, #88]	; 0x58
 800936e:	9b02      	ldr	r3, [sp, #8]
 8009370:	2b16      	cmp	r3, #22
 8009372:	d80f      	bhi.n	8009394 <_dtoa_r+0x194>
 8009374:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009376:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009378:	00da      	lsls	r2, r3, #3
 800937a:	4b84      	ldr	r3, [pc, #528]	; (800958c <_dtoa_r+0x38c>)
 800937c:	189b      	adds	r3, r3, r2
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	f7f7 f867 	bl	8000454 <__aeabi_dcmplt>
 8009386:	2800      	cmp	r0, #0
 8009388:	d049      	beq.n	800941e <_dtoa_r+0x21e>
 800938a:	9b02      	ldr	r3, [sp, #8]
 800938c:	3b01      	subs	r3, #1
 800938e:	9302      	str	r3, [sp, #8]
 8009390:	2300      	movs	r3, #0
 8009392:	9316      	str	r3, [sp, #88]	; 0x58
 8009394:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009396:	1b9e      	subs	r6, r3, r6
 8009398:	2300      	movs	r3, #0
 800939a:	930a      	str	r3, [sp, #40]	; 0x28
 800939c:	0033      	movs	r3, r6
 800939e:	3b01      	subs	r3, #1
 80093a0:	930d      	str	r3, [sp, #52]	; 0x34
 80093a2:	d504      	bpl.n	80093ae <_dtoa_r+0x1ae>
 80093a4:	2301      	movs	r3, #1
 80093a6:	1b9b      	subs	r3, r3, r6
 80093a8:	930a      	str	r3, [sp, #40]	; 0x28
 80093aa:	2300      	movs	r3, #0
 80093ac:	930d      	str	r3, [sp, #52]	; 0x34
 80093ae:	9b02      	ldr	r3, [sp, #8]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	db36      	blt.n	8009422 <_dtoa_r+0x222>
 80093b4:	9a02      	ldr	r2, [sp, #8]
 80093b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093b8:	4694      	mov	ip, r2
 80093ba:	4463      	add	r3, ip
 80093bc:	930d      	str	r3, [sp, #52]	; 0x34
 80093be:	2300      	movs	r3, #0
 80093c0:	9215      	str	r2, [sp, #84]	; 0x54
 80093c2:	930e      	str	r3, [sp, #56]	; 0x38
 80093c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093c6:	2401      	movs	r4, #1
 80093c8:	2b09      	cmp	r3, #9
 80093ca:	d864      	bhi.n	8009496 <_dtoa_r+0x296>
 80093cc:	2b05      	cmp	r3, #5
 80093ce:	dd02      	ble.n	80093d6 <_dtoa_r+0x1d6>
 80093d0:	2400      	movs	r4, #0
 80093d2:	3b04      	subs	r3, #4
 80093d4:	9322      	str	r3, [sp, #136]	; 0x88
 80093d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093d8:	1e98      	subs	r0, r3, #2
 80093da:	2803      	cmp	r0, #3
 80093dc:	d864      	bhi.n	80094a8 <_dtoa_r+0x2a8>
 80093de:	f7f6 fe99 	bl	8000114 <__gnu_thumb1_case_uqi>
 80093e2:	3829      	.short	0x3829
 80093e4:	5836      	.short	0x5836
 80093e6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80093e8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80093ea:	189e      	adds	r6, r3, r2
 80093ec:	4b68      	ldr	r3, [pc, #416]	; (8009590 <_dtoa_r+0x390>)
 80093ee:	18f2      	adds	r2, r6, r3
 80093f0:	2a20      	cmp	r2, #32
 80093f2:	dd0f      	ble.n	8009414 <_dtoa_r+0x214>
 80093f4:	2340      	movs	r3, #64	; 0x40
 80093f6:	1a9b      	subs	r3, r3, r2
 80093f8:	409d      	lsls	r5, r3
 80093fa:	4b66      	ldr	r3, [pc, #408]	; (8009594 <_dtoa_r+0x394>)
 80093fc:	9802      	ldr	r0, [sp, #8]
 80093fe:	18f3      	adds	r3, r6, r3
 8009400:	40d8      	lsrs	r0, r3
 8009402:	4328      	orrs	r0, r5
 8009404:	f7f8 ff6a 	bl	80022dc <__aeabi_ui2d>
 8009408:	2301      	movs	r3, #1
 800940a:	4c63      	ldr	r4, [pc, #396]	; (8009598 <_dtoa_r+0x398>)
 800940c:	3e01      	subs	r6, #1
 800940e:	1909      	adds	r1, r1, r4
 8009410:	9318      	str	r3, [sp, #96]	; 0x60
 8009412:	e776      	b.n	8009302 <_dtoa_r+0x102>
 8009414:	2320      	movs	r3, #32
 8009416:	9802      	ldr	r0, [sp, #8]
 8009418:	1a9b      	subs	r3, r3, r2
 800941a:	4098      	lsls	r0, r3
 800941c:	e7f2      	b.n	8009404 <_dtoa_r+0x204>
 800941e:	9016      	str	r0, [sp, #88]	; 0x58
 8009420:	e7b8      	b.n	8009394 <_dtoa_r+0x194>
 8009422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009424:	9a02      	ldr	r2, [sp, #8]
 8009426:	1a9b      	subs	r3, r3, r2
 8009428:	930a      	str	r3, [sp, #40]	; 0x28
 800942a:	4253      	negs	r3, r2
 800942c:	930e      	str	r3, [sp, #56]	; 0x38
 800942e:	2300      	movs	r3, #0
 8009430:	9315      	str	r3, [sp, #84]	; 0x54
 8009432:	e7c7      	b.n	80093c4 <_dtoa_r+0x1c4>
 8009434:	2300      	movs	r3, #0
 8009436:	930f      	str	r3, [sp, #60]	; 0x3c
 8009438:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800943a:	930c      	str	r3, [sp, #48]	; 0x30
 800943c:	9307      	str	r3, [sp, #28]
 800943e:	2b00      	cmp	r3, #0
 8009440:	dc13      	bgt.n	800946a <_dtoa_r+0x26a>
 8009442:	2301      	movs	r3, #1
 8009444:	001a      	movs	r2, r3
 8009446:	930c      	str	r3, [sp, #48]	; 0x30
 8009448:	9307      	str	r3, [sp, #28]
 800944a:	9223      	str	r2, [sp, #140]	; 0x8c
 800944c:	e00d      	b.n	800946a <_dtoa_r+0x26a>
 800944e:	2301      	movs	r3, #1
 8009450:	e7f1      	b.n	8009436 <_dtoa_r+0x236>
 8009452:	2300      	movs	r3, #0
 8009454:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009456:	930f      	str	r3, [sp, #60]	; 0x3c
 8009458:	4694      	mov	ip, r2
 800945a:	9b02      	ldr	r3, [sp, #8]
 800945c:	4463      	add	r3, ip
 800945e:	930c      	str	r3, [sp, #48]	; 0x30
 8009460:	3301      	adds	r3, #1
 8009462:	9307      	str	r3, [sp, #28]
 8009464:	2b00      	cmp	r3, #0
 8009466:	dc00      	bgt.n	800946a <_dtoa_r+0x26a>
 8009468:	2301      	movs	r3, #1
 800946a:	2200      	movs	r2, #0
 800946c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800946e:	6042      	str	r2, [r0, #4]
 8009470:	3204      	adds	r2, #4
 8009472:	0015      	movs	r5, r2
 8009474:	3514      	adds	r5, #20
 8009476:	6841      	ldr	r1, [r0, #4]
 8009478:	429d      	cmp	r5, r3
 800947a:	d919      	bls.n	80094b0 <_dtoa_r+0x2b0>
 800947c:	0038      	movs	r0, r7
 800947e:	f001 f87f 	bl	800a580 <_Balloc>
 8009482:	9006      	str	r0, [sp, #24]
 8009484:	2800      	cmp	r0, #0
 8009486:	d117      	bne.n	80094b8 <_dtoa_r+0x2b8>
 8009488:	21d5      	movs	r1, #213	; 0xd5
 800948a:	0002      	movs	r2, r0
 800948c:	4b43      	ldr	r3, [pc, #268]	; (800959c <_dtoa_r+0x39c>)
 800948e:	0049      	lsls	r1, r1, #1
 8009490:	e6cb      	b.n	800922a <_dtoa_r+0x2a>
 8009492:	2301      	movs	r3, #1
 8009494:	e7de      	b.n	8009454 <_dtoa_r+0x254>
 8009496:	2300      	movs	r3, #0
 8009498:	940f      	str	r4, [sp, #60]	; 0x3c
 800949a:	9322      	str	r3, [sp, #136]	; 0x88
 800949c:	3b01      	subs	r3, #1
 800949e:	930c      	str	r3, [sp, #48]	; 0x30
 80094a0:	9307      	str	r3, [sp, #28]
 80094a2:	2200      	movs	r2, #0
 80094a4:	3313      	adds	r3, #19
 80094a6:	e7d0      	b.n	800944a <_dtoa_r+0x24a>
 80094a8:	2301      	movs	r3, #1
 80094aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80094ac:	3b02      	subs	r3, #2
 80094ae:	e7f6      	b.n	800949e <_dtoa_r+0x29e>
 80094b0:	3101      	adds	r1, #1
 80094b2:	6041      	str	r1, [r0, #4]
 80094b4:	0052      	lsls	r2, r2, #1
 80094b6:	e7dc      	b.n	8009472 <_dtoa_r+0x272>
 80094b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ba:	9a06      	ldr	r2, [sp, #24]
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	9b07      	ldr	r3, [sp, #28]
 80094c0:	2b0e      	cmp	r3, #14
 80094c2:	d900      	bls.n	80094c6 <_dtoa_r+0x2c6>
 80094c4:	e0eb      	b.n	800969e <_dtoa_r+0x49e>
 80094c6:	2c00      	cmp	r4, #0
 80094c8:	d100      	bne.n	80094cc <_dtoa_r+0x2cc>
 80094ca:	e0e8      	b.n	800969e <_dtoa_r+0x49e>
 80094cc:	9b02      	ldr	r3, [sp, #8]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	dd68      	ble.n	80095a4 <_dtoa_r+0x3a4>
 80094d2:	001a      	movs	r2, r3
 80094d4:	210f      	movs	r1, #15
 80094d6:	4b2d      	ldr	r3, [pc, #180]	; (800958c <_dtoa_r+0x38c>)
 80094d8:	400a      	ands	r2, r1
 80094da:	00d2      	lsls	r2, r2, #3
 80094dc:	189b      	adds	r3, r3, r2
 80094de:	681d      	ldr	r5, [r3, #0]
 80094e0:	685e      	ldr	r6, [r3, #4]
 80094e2:	9b02      	ldr	r3, [sp, #8]
 80094e4:	111c      	asrs	r4, r3, #4
 80094e6:	2302      	movs	r3, #2
 80094e8:	9310      	str	r3, [sp, #64]	; 0x40
 80094ea:	9b02      	ldr	r3, [sp, #8]
 80094ec:	05db      	lsls	r3, r3, #23
 80094ee:	d50b      	bpl.n	8009508 <_dtoa_r+0x308>
 80094f0:	4b2b      	ldr	r3, [pc, #172]	; (80095a0 <_dtoa_r+0x3a0>)
 80094f2:	400c      	ands	r4, r1
 80094f4:	6a1a      	ldr	r2, [r3, #32]
 80094f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094f8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80094fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80094fc:	f7f7 fc6a 	bl	8000dd4 <__aeabi_ddiv>
 8009500:	2303      	movs	r3, #3
 8009502:	9008      	str	r0, [sp, #32]
 8009504:	9109      	str	r1, [sp, #36]	; 0x24
 8009506:	9310      	str	r3, [sp, #64]	; 0x40
 8009508:	4b25      	ldr	r3, [pc, #148]	; (80095a0 <_dtoa_r+0x3a0>)
 800950a:	9314      	str	r3, [sp, #80]	; 0x50
 800950c:	2c00      	cmp	r4, #0
 800950e:	d108      	bne.n	8009522 <_dtoa_r+0x322>
 8009510:	9808      	ldr	r0, [sp, #32]
 8009512:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009514:	002a      	movs	r2, r5
 8009516:	0033      	movs	r3, r6
 8009518:	f7f7 fc5c 	bl	8000dd4 <__aeabi_ddiv>
 800951c:	9008      	str	r0, [sp, #32]
 800951e:	9109      	str	r1, [sp, #36]	; 0x24
 8009520:	e05c      	b.n	80095dc <_dtoa_r+0x3dc>
 8009522:	2301      	movs	r3, #1
 8009524:	421c      	tst	r4, r3
 8009526:	d00b      	beq.n	8009540 <_dtoa_r+0x340>
 8009528:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800952a:	0028      	movs	r0, r5
 800952c:	3301      	adds	r3, #1
 800952e:	9310      	str	r3, [sp, #64]	; 0x40
 8009530:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009532:	0031      	movs	r1, r6
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f7f8 f84e 	bl	80015d8 <__aeabi_dmul>
 800953c:	0005      	movs	r5, r0
 800953e:	000e      	movs	r6, r1
 8009540:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009542:	1064      	asrs	r4, r4, #1
 8009544:	3308      	adds	r3, #8
 8009546:	e7e0      	b.n	800950a <_dtoa_r+0x30a>
 8009548:	0800c135 	.word	0x0800c135
 800954c:	0800c14c 	.word	0x0800c14c
 8009550:	7ff00000 	.word	0x7ff00000
 8009554:	0000270f 	.word	0x0000270f
 8009558:	0800c131 	.word	0x0800c131
 800955c:	0800c134 	.word	0x0800c134
 8009560:	0800c0ac 	.word	0x0800c0ac
 8009564:	0800c0ad 	.word	0x0800c0ad
 8009568:	3ff00000 	.word	0x3ff00000
 800956c:	fffffc01 	.word	0xfffffc01
 8009570:	3ff80000 	.word	0x3ff80000
 8009574:	636f4361 	.word	0x636f4361
 8009578:	3fd287a7 	.word	0x3fd287a7
 800957c:	8b60c8b3 	.word	0x8b60c8b3
 8009580:	3fc68a28 	.word	0x3fc68a28
 8009584:	509f79fb 	.word	0x509f79fb
 8009588:	3fd34413 	.word	0x3fd34413
 800958c:	0800c2b8 	.word	0x0800c2b8
 8009590:	00000432 	.word	0x00000432
 8009594:	00000412 	.word	0x00000412
 8009598:	fe100000 	.word	0xfe100000
 800959c:	0800c1a7 	.word	0x0800c1a7
 80095a0:	0800c290 	.word	0x0800c290
 80095a4:	2302      	movs	r3, #2
 80095a6:	9310      	str	r3, [sp, #64]	; 0x40
 80095a8:	9b02      	ldr	r3, [sp, #8]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d016      	beq.n	80095dc <_dtoa_r+0x3dc>
 80095ae:	9812      	ldr	r0, [sp, #72]	; 0x48
 80095b0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80095b2:	425c      	negs	r4, r3
 80095b4:	230f      	movs	r3, #15
 80095b6:	4ab6      	ldr	r2, [pc, #728]	; (8009890 <_dtoa_r+0x690>)
 80095b8:	4023      	ands	r3, r4
 80095ba:	00db      	lsls	r3, r3, #3
 80095bc:	18d3      	adds	r3, r2, r3
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f7f8 f809 	bl	80015d8 <__aeabi_dmul>
 80095c6:	2601      	movs	r6, #1
 80095c8:	2300      	movs	r3, #0
 80095ca:	9008      	str	r0, [sp, #32]
 80095cc:	9109      	str	r1, [sp, #36]	; 0x24
 80095ce:	4db1      	ldr	r5, [pc, #708]	; (8009894 <_dtoa_r+0x694>)
 80095d0:	1124      	asrs	r4, r4, #4
 80095d2:	2c00      	cmp	r4, #0
 80095d4:	d000      	beq.n	80095d8 <_dtoa_r+0x3d8>
 80095d6:	e094      	b.n	8009702 <_dtoa_r+0x502>
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d19f      	bne.n	800951c <_dtoa_r+0x31c>
 80095dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d100      	bne.n	80095e4 <_dtoa_r+0x3e4>
 80095e2:	e09b      	b.n	800971c <_dtoa_r+0x51c>
 80095e4:	9c08      	ldr	r4, [sp, #32]
 80095e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80095e8:	2200      	movs	r2, #0
 80095ea:	0020      	movs	r0, r4
 80095ec:	0029      	movs	r1, r5
 80095ee:	4baa      	ldr	r3, [pc, #680]	; (8009898 <_dtoa_r+0x698>)
 80095f0:	f7f6 ff30 	bl	8000454 <__aeabi_dcmplt>
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d100      	bne.n	80095fa <_dtoa_r+0x3fa>
 80095f8:	e090      	b.n	800971c <_dtoa_r+0x51c>
 80095fa:	9b07      	ldr	r3, [sp, #28]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d100      	bne.n	8009602 <_dtoa_r+0x402>
 8009600:	e08c      	b.n	800971c <_dtoa_r+0x51c>
 8009602:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009604:	2b00      	cmp	r3, #0
 8009606:	dd46      	ble.n	8009696 <_dtoa_r+0x496>
 8009608:	9b02      	ldr	r3, [sp, #8]
 800960a:	2200      	movs	r2, #0
 800960c:	0020      	movs	r0, r4
 800960e:	0029      	movs	r1, r5
 8009610:	1e5e      	subs	r6, r3, #1
 8009612:	4ba2      	ldr	r3, [pc, #648]	; (800989c <_dtoa_r+0x69c>)
 8009614:	f7f7 ffe0 	bl	80015d8 <__aeabi_dmul>
 8009618:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800961a:	9008      	str	r0, [sp, #32]
 800961c:	9109      	str	r1, [sp, #36]	; 0x24
 800961e:	3301      	adds	r3, #1
 8009620:	9310      	str	r3, [sp, #64]	; 0x40
 8009622:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009624:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009626:	9c08      	ldr	r4, [sp, #32]
 8009628:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800962a:	9314      	str	r3, [sp, #80]	; 0x50
 800962c:	f7f8 fe26 	bl	800227c <__aeabi_i2d>
 8009630:	0022      	movs	r2, r4
 8009632:	002b      	movs	r3, r5
 8009634:	f7f7 ffd0 	bl	80015d8 <__aeabi_dmul>
 8009638:	2200      	movs	r2, #0
 800963a:	4b99      	ldr	r3, [pc, #612]	; (80098a0 <_dtoa_r+0x6a0>)
 800963c:	f7f7 f88e 	bl	800075c <__aeabi_dadd>
 8009640:	9010      	str	r0, [sp, #64]	; 0x40
 8009642:	9111      	str	r1, [sp, #68]	; 0x44
 8009644:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009646:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009648:	9208      	str	r2, [sp, #32]
 800964a:	9309      	str	r3, [sp, #36]	; 0x24
 800964c:	4a95      	ldr	r2, [pc, #596]	; (80098a4 <_dtoa_r+0x6a4>)
 800964e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009650:	4694      	mov	ip, r2
 8009652:	4463      	add	r3, ip
 8009654:	9317      	str	r3, [sp, #92]	; 0x5c
 8009656:	9309      	str	r3, [sp, #36]	; 0x24
 8009658:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800965a:	2b00      	cmp	r3, #0
 800965c:	d161      	bne.n	8009722 <_dtoa_r+0x522>
 800965e:	2200      	movs	r2, #0
 8009660:	0020      	movs	r0, r4
 8009662:	0029      	movs	r1, r5
 8009664:	4b90      	ldr	r3, [pc, #576]	; (80098a8 <_dtoa_r+0x6a8>)
 8009666:	f7f8 fa23 	bl	8001ab0 <__aeabi_dsub>
 800966a:	9a08      	ldr	r2, [sp, #32]
 800966c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800966e:	0004      	movs	r4, r0
 8009670:	000d      	movs	r5, r1
 8009672:	f7f6 ff03 	bl	800047c <__aeabi_dcmpgt>
 8009676:	2800      	cmp	r0, #0
 8009678:	d000      	beq.n	800967c <_dtoa_r+0x47c>
 800967a:	e2af      	b.n	8009bdc <_dtoa_r+0x9dc>
 800967c:	488b      	ldr	r0, [pc, #556]	; (80098ac <_dtoa_r+0x6ac>)
 800967e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009680:	4684      	mov	ip, r0
 8009682:	4461      	add	r1, ip
 8009684:	000b      	movs	r3, r1
 8009686:	0020      	movs	r0, r4
 8009688:	0029      	movs	r1, r5
 800968a:	9a08      	ldr	r2, [sp, #32]
 800968c:	f7f6 fee2 	bl	8000454 <__aeabi_dcmplt>
 8009690:	2800      	cmp	r0, #0
 8009692:	d000      	beq.n	8009696 <_dtoa_r+0x496>
 8009694:	e29f      	b.n	8009bd6 <_dtoa_r+0x9d6>
 8009696:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009698:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800969a:	9308      	str	r3, [sp, #32]
 800969c:	9409      	str	r4, [sp, #36]	; 0x24
 800969e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	da00      	bge.n	80096a6 <_dtoa_r+0x4a6>
 80096a4:	e172      	b.n	800998c <_dtoa_r+0x78c>
 80096a6:	9a02      	ldr	r2, [sp, #8]
 80096a8:	2a0e      	cmp	r2, #14
 80096aa:	dd00      	ble.n	80096ae <_dtoa_r+0x4ae>
 80096ac:	e16e      	b.n	800998c <_dtoa_r+0x78c>
 80096ae:	4b78      	ldr	r3, [pc, #480]	; (8009890 <_dtoa_r+0x690>)
 80096b0:	00d2      	lsls	r2, r2, #3
 80096b2:	189b      	adds	r3, r3, r2
 80096b4:	685c      	ldr	r4, [r3, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	930a      	str	r3, [sp, #40]	; 0x28
 80096ba:	940b      	str	r4, [sp, #44]	; 0x2c
 80096bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80096be:	2b00      	cmp	r3, #0
 80096c0:	db00      	blt.n	80096c4 <_dtoa_r+0x4c4>
 80096c2:	e0f7      	b.n	80098b4 <_dtoa_r+0x6b4>
 80096c4:	9b07      	ldr	r3, [sp, #28]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	dd00      	ble.n	80096cc <_dtoa_r+0x4cc>
 80096ca:	e0f3      	b.n	80098b4 <_dtoa_r+0x6b4>
 80096cc:	d000      	beq.n	80096d0 <_dtoa_r+0x4d0>
 80096ce:	e282      	b.n	8009bd6 <_dtoa_r+0x9d6>
 80096d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80096d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80096d4:	2200      	movs	r2, #0
 80096d6:	4b74      	ldr	r3, [pc, #464]	; (80098a8 <_dtoa_r+0x6a8>)
 80096d8:	f7f7 ff7e 	bl	80015d8 <__aeabi_dmul>
 80096dc:	9a08      	ldr	r2, [sp, #32]
 80096de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e0:	f7f6 fed6 	bl	8000490 <__aeabi_dcmpge>
 80096e4:	9e07      	ldr	r6, [sp, #28]
 80096e6:	0035      	movs	r5, r6
 80096e8:	2800      	cmp	r0, #0
 80096ea:	d000      	beq.n	80096ee <_dtoa_r+0x4ee>
 80096ec:	e259      	b.n	8009ba2 <_dtoa_r+0x9a2>
 80096ee:	9b06      	ldr	r3, [sp, #24]
 80096f0:	9a06      	ldr	r2, [sp, #24]
 80096f2:	3301      	adds	r3, #1
 80096f4:	9308      	str	r3, [sp, #32]
 80096f6:	2331      	movs	r3, #49	; 0x31
 80096f8:	7013      	strb	r3, [r2, #0]
 80096fa:	9b02      	ldr	r3, [sp, #8]
 80096fc:	3301      	adds	r3, #1
 80096fe:	9302      	str	r3, [sp, #8]
 8009700:	e254      	b.n	8009bac <_dtoa_r+0x9ac>
 8009702:	4234      	tst	r4, r6
 8009704:	d007      	beq.n	8009716 <_dtoa_r+0x516>
 8009706:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009708:	3301      	adds	r3, #1
 800970a:	9310      	str	r3, [sp, #64]	; 0x40
 800970c:	682a      	ldr	r2, [r5, #0]
 800970e:	686b      	ldr	r3, [r5, #4]
 8009710:	f7f7 ff62 	bl	80015d8 <__aeabi_dmul>
 8009714:	0033      	movs	r3, r6
 8009716:	1064      	asrs	r4, r4, #1
 8009718:	3508      	adds	r5, #8
 800971a:	e75a      	b.n	80095d2 <_dtoa_r+0x3d2>
 800971c:	9e02      	ldr	r6, [sp, #8]
 800971e:	9b07      	ldr	r3, [sp, #28]
 8009720:	e780      	b.n	8009624 <_dtoa_r+0x424>
 8009722:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009724:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009726:	1e5a      	subs	r2, r3, #1
 8009728:	4b59      	ldr	r3, [pc, #356]	; (8009890 <_dtoa_r+0x690>)
 800972a:	00d2      	lsls	r2, r2, #3
 800972c:	189b      	adds	r3, r3, r2
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	2900      	cmp	r1, #0
 8009734:	d051      	beq.n	80097da <_dtoa_r+0x5da>
 8009736:	2000      	movs	r0, #0
 8009738:	495d      	ldr	r1, [pc, #372]	; (80098b0 <_dtoa_r+0x6b0>)
 800973a:	f7f7 fb4b 	bl	8000dd4 <__aeabi_ddiv>
 800973e:	9a08      	ldr	r2, [sp, #32]
 8009740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009742:	f7f8 f9b5 	bl	8001ab0 <__aeabi_dsub>
 8009746:	9a06      	ldr	r2, [sp, #24]
 8009748:	9b06      	ldr	r3, [sp, #24]
 800974a:	4694      	mov	ip, r2
 800974c:	9317      	str	r3, [sp, #92]	; 0x5c
 800974e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009750:	9010      	str	r0, [sp, #64]	; 0x40
 8009752:	9111      	str	r1, [sp, #68]	; 0x44
 8009754:	4463      	add	r3, ip
 8009756:	9319      	str	r3, [sp, #100]	; 0x64
 8009758:	0029      	movs	r1, r5
 800975a:	0020      	movs	r0, r4
 800975c:	f7f8 fd58 	bl	8002210 <__aeabi_d2iz>
 8009760:	9014      	str	r0, [sp, #80]	; 0x50
 8009762:	f7f8 fd8b 	bl	800227c <__aeabi_i2d>
 8009766:	0002      	movs	r2, r0
 8009768:	000b      	movs	r3, r1
 800976a:	0020      	movs	r0, r4
 800976c:	0029      	movs	r1, r5
 800976e:	f7f8 f99f 	bl	8001ab0 <__aeabi_dsub>
 8009772:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009774:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009776:	3301      	adds	r3, #1
 8009778:	9308      	str	r3, [sp, #32]
 800977a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800977c:	0004      	movs	r4, r0
 800977e:	3330      	adds	r3, #48	; 0x30
 8009780:	7013      	strb	r3, [r2, #0]
 8009782:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009784:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009786:	000d      	movs	r5, r1
 8009788:	f7f6 fe64 	bl	8000454 <__aeabi_dcmplt>
 800978c:	2800      	cmp	r0, #0
 800978e:	d175      	bne.n	800987c <_dtoa_r+0x67c>
 8009790:	0022      	movs	r2, r4
 8009792:	002b      	movs	r3, r5
 8009794:	2000      	movs	r0, #0
 8009796:	4940      	ldr	r1, [pc, #256]	; (8009898 <_dtoa_r+0x698>)
 8009798:	f7f8 f98a 	bl	8001ab0 <__aeabi_dsub>
 800979c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800979e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097a0:	f7f6 fe58 	bl	8000454 <__aeabi_dcmplt>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d000      	beq.n	80097aa <_dtoa_r+0x5aa>
 80097a8:	e0d2      	b.n	8009950 <_dtoa_r+0x750>
 80097aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097ac:	9a08      	ldr	r2, [sp, #32]
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d100      	bne.n	80097b4 <_dtoa_r+0x5b4>
 80097b2:	e770      	b.n	8009696 <_dtoa_r+0x496>
 80097b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80097b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80097b8:	2200      	movs	r2, #0
 80097ba:	4b38      	ldr	r3, [pc, #224]	; (800989c <_dtoa_r+0x69c>)
 80097bc:	f7f7 ff0c 	bl	80015d8 <__aeabi_dmul>
 80097c0:	4b36      	ldr	r3, [pc, #216]	; (800989c <_dtoa_r+0x69c>)
 80097c2:	9010      	str	r0, [sp, #64]	; 0x40
 80097c4:	9111      	str	r1, [sp, #68]	; 0x44
 80097c6:	2200      	movs	r2, #0
 80097c8:	0020      	movs	r0, r4
 80097ca:	0029      	movs	r1, r5
 80097cc:	f7f7 ff04 	bl	80015d8 <__aeabi_dmul>
 80097d0:	9b08      	ldr	r3, [sp, #32]
 80097d2:	0004      	movs	r4, r0
 80097d4:	000d      	movs	r5, r1
 80097d6:	9317      	str	r3, [sp, #92]	; 0x5c
 80097d8:	e7be      	b.n	8009758 <_dtoa_r+0x558>
 80097da:	9808      	ldr	r0, [sp, #32]
 80097dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097de:	f7f7 fefb 	bl	80015d8 <__aeabi_dmul>
 80097e2:	9a06      	ldr	r2, [sp, #24]
 80097e4:	9b06      	ldr	r3, [sp, #24]
 80097e6:	4694      	mov	ip, r2
 80097e8:	9308      	str	r3, [sp, #32]
 80097ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097ec:	9010      	str	r0, [sp, #64]	; 0x40
 80097ee:	9111      	str	r1, [sp, #68]	; 0x44
 80097f0:	4463      	add	r3, ip
 80097f2:	9319      	str	r3, [sp, #100]	; 0x64
 80097f4:	0029      	movs	r1, r5
 80097f6:	0020      	movs	r0, r4
 80097f8:	f7f8 fd0a 	bl	8002210 <__aeabi_d2iz>
 80097fc:	9017      	str	r0, [sp, #92]	; 0x5c
 80097fe:	f7f8 fd3d 	bl	800227c <__aeabi_i2d>
 8009802:	0002      	movs	r2, r0
 8009804:	000b      	movs	r3, r1
 8009806:	0020      	movs	r0, r4
 8009808:	0029      	movs	r1, r5
 800980a:	f7f8 f951 	bl	8001ab0 <__aeabi_dsub>
 800980e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009810:	9a08      	ldr	r2, [sp, #32]
 8009812:	3330      	adds	r3, #48	; 0x30
 8009814:	7013      	strb	r3, [r2, #0]
 8009816:	0013      	movs	r3, r2
 8009818:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800981a:	3301      	adds	r3, #1
 800981c:	0004      	movs	r4, r0
 800981e:	000d      	movs	r5, r1
 8009820:	9308      	str	r3, [sp, #32]
 8009822:	4293      	cmp	r3, r2
 8009824:	d12c      	bne.n	8009880 <_dtoa_r+0x680>
 8009826:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009828:	9911      	ldr	r1, [sp, #68]	; 0x44
 800982a:	9a06      	ldr	r2, [sp, #24]
 800982c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800982e:	4694      	mov	ip, r2
 8009830:	4463      	add	r3, ip
 8009832:	2200      	movs	r2, #0
 8009834:	9308      	str	r3, [sp, #32]
 8009836:	4b1e      	ldr	r3, [pc, #120]	; (80098b0 <_dtoa_r+0x6b0>)
 8009838:	f7f6 ff90 	bl	800075c <__aeabi_dadd>
 800983c:	0002      	movs	r2, r0
 800983e:	000b      	movs	r3, r1
 8009840:	0020      	movs	r0, r4
 8009842:	0029      	movs	r1, r5
 8009844:	f7f6 fe1a 	bl	800047c <__aeabi_dcmpgt>
 8009848:	2800      	cmp	r0, #0
 800984a:	d000      	beq.n	800984e <_dtoa_r+0x64e>
 800984c:	e080      	b.n	8009950 <_dtoa_r+0x750>
 800984e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009850:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009852:	2000      	movs	r0, #0
 8009854:	4916      	ldr	r1, [pc, #88]	; (80098b0 <_dtoa_r+0x6b0>)
 8009856:	f7f8 f92b 	bl	8001ab0 <__aeabi_dsub>
 800985a:	0002      	movs	r2, r0
 800985c:	000b      	movs	r3, r1
 800985e:	0020      	movs	r0, r4
 8009860:	0029      	movs	r1, r5
 8009862:	f7f6 fdf7 	bl	8000454 <__aeabi_dcmplt>
 8009866:	2800      	cmp	r0, #0
 8009868:	d100      	bne.n	800986c <_dtoa_r+0x66c>
 800986a:	e714      	b.n	8009696 <_dtoa_r+0x496>
 800986c:	9b08      	ldr	r3, [sp, #32]
 800986e:	001a      	movs	r2, r3
 8009870:	3a01      	subs	r2, #1
 8009872:	9208      	str	r2, [sp, #32]
 8009874:	7812      	ldrb	r2, [r2, #0]
 8009876:	2a30      	cmp	r2, #48	; 0x30
 8009878:	d0f8      	beq.n	800986c <_dtoa_r+0x66c>
 800987a:	9308      	str	r3, [sp, #32]
 800987c:	9602      	str	r6, [sp, #8]
 800987e:	e055      	b.n	800992c <_dtoa_r+0x72c>
 8009880:	2200      	movs	r2, #0
 8009882:	4b06      	ldr	r3, [pc, #24]	; (800989c <_dtoa_r+0x69c>)
 8009884:	f7f7 fea8 	bl	80015d8 <__aeabi_dmul>
 8009888:	0004      	movs	r4, r0
 800988a:	000d      	movs	r5, r1
 800988c:	e7b2      	b.n	80097f4 <_dtoa_r+0x5f4>
 800988e:	46c0      	nop			; (mov r8, r8)
 8009890:	0800c2b8 	.word	0x0800c2b8
 8009894:	0800c290 	.word	0x0800c290
 8009898:	3ff00000 	.word	0x3ff00000
 800989c:	40240000 	.word	0x40240000
 80098a0:	401c0000 	.word	0x401c0000
 80098a4:	fcc00000 	.word	0xfcc00000
 80098a8:	40140000 	.word	0x40140000
 80098ac:	7cc00000 	.word	0x7cc00000
 80098b0:	3fe00000 	.word	0x3fe00000
 80098b4:	9b07      	ldr	r3, [sp, #28]
 80098b6:	9e06      	ldr	r6, [sp, #24]
 80098b8:	3b01      	subs	r3, #1
 80098ba:	199b      	adds	r3, r3, r6
 80098bc:	930c      	str	r3, [sp, #48]	; 0x30
 80098be:	9c08      	ldr	r4, [sp, #32]
 80098c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80098c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098c6:	0020      	movs	r0, r4
 80098c8:	0029      	movs	r1, r5
 80098ca:	f7f7 fa83 	bl	8000dd4 <__aeabi_ddiv>
 80098ce:	f7f8 fc9f 	bl	8002210 <__aeabi_d2iz>
 80098d2:	9007      	str	r0, [sp, #28]
 80098d4:	f7f8 fcd2 	bl	800227c <__aeabi_i2d>
 80098d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098dc:	f7f7 fe7c 	bl	80015d8 <__aeabi_dmul>
 80098e0:	0002      	movs	r2, r0
 80098e2:	000b      	movs	r3, r1
 80098e4:	0020      	movs	r0, r4
 80098e6:	0029      	movs	r1, r5
 80098e8:	f7f8 f8e2 	bl	8001ab0 <__aeabi_dsub>
 80098ec:	0033      	movs	r3, r6
 80098ee:	9a07      	ldr	r2, [sp, #28]
 80098f0:	3601      	adds	r6, #1
 80098f2:	3230      	adds	r2, #48	; 0x30
 80098f4:	701a      	strb	r2, [r3, #0]
 80098f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80098f8:	9608      	str	r6, [sp, #32]
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d139      	bne.n	8009972 <_dtoa_r+0x772>
 80098fe:	0002      	movs	r2, r0
 8009900:	000b      	movs	r3, r1
 8009902:	f7f6 ff2b 	bl	800075c <__aeabi_dadd>
 8009906:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009908:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800990a:	0004      	movs	r4, r0
 800990c:	000d      	movs	r5, r1
 800990e:	f7f6 fdb5 	bl	800047c <__aeabi_dcmpgt>
 8009912:	2800      	cmp	r0, #0
 8009914:	d11b      	bne.n	800994e <_dtoa_r+0x74e>
 8009916:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009918:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800991a:	0020      	movs	r0, r4
 800991c:	0029      	movs	r1, r5
 800991e:	f7f6 fd93 	bl	8000448 <__aeabi_dcmpeq>
 8009922:	2800      	cmp	r0, #0
 8009924:	d002      	beq.n	800992c <_dtoa_r+0x72c>
 8009926:	9b07      	ldr	r3, [sp, #28]
 8009928:	07db      	lsls	r3, r3, #31
 800992a:	d410      	bmi.n	800994e <_dtoa_r+0x74e>
 800992c:	0038      	movs	r0, r7
 800992e:	9905      	ldr	r1, [sp, #20]
 8009930:	f000 fe6a 	bl	800a608 <_Bfree>
 8009934:	2300      	movs	r3, #0
 8009936:	9a08      	ldr	r2, [sp, #32]
 8009938:	9802      	ldr	r0, [sp, #8]
 800993a:	7013      	strb	r3, [r2, #0]
 800993c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800993e:	3001      	adds	r0, #1
 8009940:	6018      	str	r0, [r3, #0]
 8009942:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009944:	2b00      	cmp	r3, #0
 8009946:	d100      	bne.n	800994a <_dtoa_r+0x74a>
 8009948:	e4a6      	b.n	8009298 <_dtoa_r+0x98>
 800994a:	601a      	str	r2, [r3, #0]
 800994c:	e4a4      	b.n	8009298 <_dtoa_r+0x98>
 800994e:	9e02      	ldr	r6, [sp, #8]
 8009950:	9b08      	ldr	r3, [sp, #32]
 8009952:	9308      	str	r3, [sp, #32]
 8009954:	3b01      	subs	r3, #1
 8009956:	781a      	ldrb	r2, [r3, #0]
 8009958:	2a39      	cmp	r2, #57	; 0x39
 800995a:	d106      	bne.n	800996a <_dtoa_r+0x76a>
 800995c:	9a06      	ldr	r2, [sp, #24]
 800995e:	429a      	cmp	r2, r3
 8009960:	d1f7      	bne.n	8009952 <_dtoa_r+0x752>
 8009962:	2230      	movs	r2, #48	; 0x30
 8009964:	9906      	ldr	r1, [sp, #24]
 8009966:	3601      	adds	r6, #1
 8009968:	700a      	strb	r2, [r1, #0]
 800996a:	781a      	ldrb	r2, [r3, #0]
 800996c:	3201      	adds	r2, #1
 800996e:	701a      	strb	r2, [r3, #0]
 8009970:	e784      	b.n	800987c <_dtoa_r+0x67c>
 8009972:	2200      	movs	r2, #0
 8009974:	4baa      	ldr	r3, [pc, #680]	; (8009c20 <_dtoa_r+0xa20>)
 8009976:	f7f7 fe2f 	bl	80015d8 <__aeabi_dmul>
 800997a:	2200      	movs	r2, #0
 800997c:	2300      	movs	r3, #0
 800997e:	0004      	movs	r4, r0
 8009980:	000d      	movs	r5, r1
 8009982:	f7f6 fd61 	bl	8000448 <__aeabi_dcmpeq>
 8009986:	2800      	cmp	r0, #0
 8009988:	d09b      	beq.n	80098c2 <_dtoa_r+0x6c2>
 800998a:	e7cf      	b.n	800992c <_dtoa_r+0x72c>
 800998c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800998e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009990:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009992:	2d00      	cmp	r5, #0
 8009994:	d012      	beq.n	80099bc <_dtoa_r+0x7bc>
 8009996:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009998:	2a01      	cmp	r2, #1
 800999a:	dc66      	bgt.n	8009a6a <_dtoa_r+0x86a>
 800999c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800999e:	2a00      	cmp	r2, #0
 80099a0:	d05d      	beq.n	8009a5e <_dtoa_r+0x85e>
 80099a2:	4aa0      	ldr	r2, [pc, #640]	; (8009c24 <_dtoa_r+0xa24>)
 80099a4:	189b      	adds	r3, r3, r2
 80099a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099a8:	2101      	movs	r1, #1
 80099aa:	18d2      	adds	r2, r2, r3
 80099ac:	920a      	str	r2, [sp, #40]	; 0x28
 80099ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099b0:	0038      	movs	r0, r7
 80099b2:	18d3      	adds	r3, r2, r3
 80099b4:	930d      	str	r3, [sp, #52]	; 0x34
 80099b6:	f000 ff23 	bl	800a800 <__i2b>
 80099ba:	0005      	movs	r5, r0
 80099bc:	2c00      	cmp	r4, #0
 80099be:	dd0e      	ble.n	80099de <_dtoa_r+0x7de>
 80099c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	dd0b      	ble.n	80099de <_dtoa_r+0x7de>
 80099c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099c8:	0023      	movs	r3, r4
 80099ca:	4294      	cmp	r4, r2
 80099cc:	dd00      	ble.n	80099d0 <_dtoa_r+0x7d0>
 80099ce:	0013      	movs	r3, r2
 80099d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099d2:	1ae4      	subs	r4, r4, r3
 80099d4:	1ad2      	subs	r2, r2, r3
 80099d6:	920a      	str	r2, [sp, #40]	; 0x28
 80099d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099da:	1ad3      	subs	r3, r2, r3
 80099dc:	930d      	str	r3, [sp, #52]	; 0x34
 80099de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d01f      	beq.n	8009a24 <_dtoa_r+0x824>
 80099e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d054      	beq.n	8009a94 <_dtoa_r+0x894>
 80099ea:	2e00      	cmp	r6, #0
 80099ec:	dd11      	ble.n	8009a12 <_dtoa_r+0x812>
 80099ee:	0029      	movs	r1, r5
 80099f0:	0032      	movs	r2, r6
 80099f2:	0038      	movs	r0, r7
 80099f4:	f000 ffca 	bl	800a98c <__pow5mult>
 80099f8:	9a05      	ldr	r2, [sp, #20]
 80099fa:	0001      	movs	r1, r0
 80099fc:	0005      	movs	r5, r0
 80099fe:	0038      	movs	r0, r7
 8009a00:	f000 ff14 	bl	800a82c <__multiply>
 8009a04:	9905      	ldr	r1, [sp, #20]
 8009a06:	9014      	str	r0, [sp, #80]	; 0x50
 8009a08:	0038      	movs	r0, r7
 8009a0a:	f000 fdfd 	bl	800a608 <_Bfree>
 8009a0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a10:	9305      	str	r3, [sp, #20]
 8009a12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a14:	1b9a      	subs	r2, r3, r6
 8009a16:	42b3      	cmp	r3, r6
 8009a18:	d004      	beq.n	8009a24 <_dtoa_r+0x824>
 8009a1a:	0038      	movs	r0, r7
 8009a1c:	9905      	ldr	r1, [sp, #20]
 8009a1e:	f000 ffb5 	bl	800a98c <__pow5mult>
 8009a22:	9005      	str	r0, [sp, #20]
 8009a24:	2101      	movs	r1, #1
 8009a26:	0038      	movs	r0, r7
 8009a28:	f000 feea 	bl	800a800 <__i2b>
 8009a2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a2e:	0006      	movs	r6, r0
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	dd31      	ble.n	8009a98 <_dtoa_r+0x898>
 8009a34:	001a      	movs	r2, r3
 8009a36:	0001      	movs	r1, r0
 8009a38:	0038      	movs	r0, r7
 8009a3a:	f000 ffa7 	bl	800a98c <__pow5mult>
 8009a3e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009a40:	0006      	movs	r6, r0
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	dd2d      	ble.n	8009aa2 <_dtoa_r+0x8a2>
 8009a46:	2300      	movs	r3, #0
 8009a48:	930e      	str	r3, [sp, #56]	; 0x38
 8009a4a:	6933      	ldr	r3, [r6, #16]
 8009a4c:	3303      	adds	r3, #3
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	18f3      	adds	r3, r6, r3
 8009a52:	6858      	ldr	r0, [r3, #4]
 8009a54:	f000 fe8c 	bl	800a770 <__hi0bits>
 8009a58:	2320      	movs	r3, #32
 8009a5a:	1a18      	subs	r0, r3, r0
 8009a5c:	e039      	b.n	8009ad2 <_dtoa_r+0x8d2>
 8009a5e:	2336      	movs	r3, #54	; 0x36
 8009a60:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009a62:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009a64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a66:	1a9b      	subs	r3, r3, r2
 8009a68:	e79d      	b.n	80099a6 <_dtoa_r+0x7a6>
 8009a6a:	9b07      	ldr	r3, [sp, #28]
 8009a6c:	1e5e      	subs	r6, r3, #1
 8009a6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a70:	42b3      	cmp	r3, r6
 8009a72:	db07      	blt.n	8009a84 <_dtoa_r+0x884>
 8009a74:	1b9e      	subs	r6, r3, r6
 8009a76:	9b07      	ldr	r3, [sp, #28]
 8009a78:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	da93      	bge.n	80099a6 <_dtoa_r+0x7a6>
 8009a7e:	1ae4      	subs	r4, r4, r3
 8009a80:	2300      	movs	r3, #0
 8009a82:	e790      	b.n	80099a6 <_dtoa_r+0x7a6>
 8009a84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a88:	1af3      	subs	r3, r6, r3
 8009a8a:	18d3      	adds	r3, r2, r3
 8009a8c:	960e      	str	r6, [sp, #56]	; 0x38
 8009a8e:	9315      	str	r3, [sp, #84]	; 0x54
 8009a90:	2600      	movs	r6, #0
 8009a92:	e7f0      	b.n	8009a76 <_dtoa_r+0x876>
 8009a94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a96:	e7c0      	b.n	8009a1a <_dtoa_r+0x81a>
 8009a98:	2300      	movs	r3, #0
 8009a9a:	930e      	str	r3, [sp, #56]	; 0x38
 8009a9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	dc13      	bgt.n	8009aca <_dtoa_r+0x8ca>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	930e      	str	r3, [sp, #56]	; 0x38
 8009aa6:	9b08      	ldr	r3, [sp, #32]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d10e      	bne.n	8009aca <_dtoa_r+0x8ca>
 8009aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aae:	031b      	lsls	r3, r3, #12
 8009ab0:	d10b      	bne.n	8009aca <_dtoa_r+0x8ca>
 8009ab2:	4b5d      	ldr	r3, [pc, #372]	; (8009c28 <_dtoa_r+0xa28>)
 8009ab4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ab6:	4213      	tst	r3, r2
 8009ab8:	d007      	beq.n	8009aca <_dtoa_r+0x8ca>
 8009aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009abc:	3301      	adds	r3, #1
 8009abe:	930a      	str	r3, [sp, #40]	; 0x28
 8009ac0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	930d      	str	r3, [sp, #52]	; 0x34
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	930e      	str	r3, [sp, #56]	; 0x38
 8009aca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009acc:	2001      	movs	r0, #1
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1bb      	bne.n	8009a4a <_dtoa_r+0x84a>
 8009ad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ad4:	221f      	movs	r2, #31
 8009ad6:	1818      	adds	r0, r3, r0
 8009ad8:	0003      	movs	r3, r0
 8009ada:	4013      	ands	r3, r2
 8009adc:	4210      	tst	r0, r2
 8009ade:	d046      	beq.n	8009b6e <_dtoa_r+0x96e>
 8009ae0:	3201      	adds	r2, #1
 8009ae2:	1ad2      	subs	r2, r2, r3
 8009ae4:	2a04      	cmp	r2, #4
 8009ae6:	dd3f      	ble.n	8009b68 <_dtoa_r+0x968>
 8009ae8:	221c      	movs	r2, #28
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009aee:	18e4      	adds	r4, r4, r3
 8009af0:	18d2      	adds	r2, r2, r3
 8009af2:	920a      	str	r2, [sp, #40]	; 0x28
 8009af4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009af6:	18d3      	adds	r3, r2, r3
 8009af8:	930d      	str	r3, [sp, #52]	; 0x34
 8009afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	dd05      	ble.n	8009b0c <_dtoa_r+0x90c>
 8009b00:	001a      	movs	r2, r3
 8009b02:	0038      	movs	r0, r7
 8009b04:	9905      	ldr	r1, [sp, #20]
 8009b06:	f000 ff9d 	bl	800aa44 <__lshift>
 8009b0a:	9005      	str	r0, [sp, #20]
 8009b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	dd05      	ble.n	8009b1e <_dtoa_r+0x91e>
 8009b12:	0031      	movs	r1, r6
 8009b14:	001a      	movs	r2, r3
 8009b16:	0038      	movs	r0, r7
 8009b18:	f000 ff94 	bl	800aa44 <__lshift>
 8009b1c:	0006      	movs	r6, r0
 8009b1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d026      	beq.n	8009b72 <_dtoa_r+0x972>
 8009b24:	0031      	movs	r1, r6
 8009b26:	9805      	ldr	r0, [sp, #20]
 8009b28:	f000 fffa 	bl	800ab20 <__mcmp>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	da20      	bge.n	8009b72 <_dtoa_r+0x972>
 8009b30:	9b02      	ldr	r3, [sp, #8]
 8009b32:	220a      	movs	r2, #10
 8009b34:	3b01      	subs	r3, #1
 8009b36:	9302      	str	r3, [sp, #8]
 8009b38:	0038      	movs	r0, r7
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	9905      	ldr	r1, [sp, #20]
 8009b3e:	f000 fd87 	bl	800a650 <__multadd>
 8009b42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b44:	9005      	str	r0, [sp, #20]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d100      	bne.n	8009b4c <_dtoa_r+0x94c>
 8009b4a:	e166      	b.n	8009e1a <_dtoa_r+0xc1a>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	0029      	movs	r1, r5
 8009b50:	220a      	movs	r2, #10
 8009b52:	0038      	movs	r0, r7
 8009b54:	f000 fd7c 	bl	800a650 <__multadd>
 8009b58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b5a:	0005      	movs	r5, r0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	dc47      	bgt.n	8009bf0 <_dtoa_r+0x9f0>
 8009b60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	dc0d      	bgt.n	8009b82 <_dtoa_r+0x982>
 8009b66:	e043      	b.n	8009bf0 <_dtoa_r+0x9f0>
 8009b68:	2a04      	cmp	r2, #4
 8009b6a:	d0c6      	beq.n	8009afa <_dtoa_r+0x8fa>
 8009b6c:	0013      	movs	r3, r2
 8009b6e:	331c      	adds	r3, #28
 8009b70:	e7bc      	b.n	8009aec <_dtoa_r+0x8ec>
 8009b72:	9b07      	ldr	r3, [sp, #28]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	dc35      	bgt.n	8009be4 <_dtoa_r+0x9e4>
 8009b78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	dd32      	ble.n	8009be4 <_dtoa_r+0x9e4>
 8009b7e:	9b07      	ldr	r3, [sp, #28]
 8009b80:	930c      	str	r3, [sp, #48]	; 0x30
 8009b82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d10c      	bne.n	8009ba2 <_dtoa_r+0x9a2>
 8009b88:	0031      	movs	r1, r6
 8009b8a:	2205      	movs	r2, #5
 8009b8c:	0038      	movs	r0, r7
 8009b8e:	f000 fd5f 	bl	800a650 <__multadd>
 8009b92:	0006      	movs	r6, r0
 8009b94:	0001      	movs	r1, r0
 8009b96:	9805      	ldr	r0, [sp, #20]
 8009b98:	f000 ffc2 	bl	800ab20 <__mcmp>
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	dd00      	ble.n	8009ba2 <_dtoa_r+0x9a2>
 8009ba0:	e5a5      	b.n	80096ee <_dtoa_r+0x4ee>
 8009ba2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ba4:	43db      	mvns	r3, r3
 8009ba6:	9302      	str	r3, [sp, #8]
 8009ba8:	9b06      	ldr	r3, [sp, #24]
 8009baa:	9308      	str	r3, [sp, #32]
 8009bac:	2400      	movs	r4, #0
 8009bae:	0031      	movs	r1, r6
 8009bb0:	0038      	movs	r0, r7
 8009bb2:	f000 fd29 	bl	800a608 <_Bfree>
 8009bb6:	2d00      	cmp	r5, #0
 8009bb8:	d100      	bne.n	8009bbc <_dtoa_r+0x9bc>
 8009bba:	e6b7      	b.n	800992c <_dtoa_r+0x72c>
 8009bbc:	2c00      	cmp	r4, #0
 8009bbe:	d005      	beq.n	8009bcc <_dtoa_r+0x9cc>
 8009bc0:	42ac      	cmp	r4, r5
 8009bc2:	d003      	beq.n	8009bcc <_dtoa_r+0x9cc>
 8009bc4:	0021      	movs	r1, r4
 8009bc6:	0038      	movs	r0, r7
 8009bc8:	f000 fd1e 	bl	800a608 <_Bfree>
 8009bcc:	0029      	movs	r1, r5
 8009bce:	0038      	movs	r0, r7
 8009bd0:	f000 fd1a 	bl	800a608 <_Bfree>
 8009bd4:	e6aa      	b.n	800992c <_dtoa_r+0x72c>
 8009bd6:	2600      	movs	r6, #0
 8009bd8:	0035      	movs	r5, r6
 8009bda:	e7e2      	b.n	8009ba2 <_dtoa_r+0x9a2>
 8009bdc:	9602      	str	r6, [sp, #8]
 8009bde:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009be0:	0035      	movs	r5, r6
 8009be2:	e584      	b.n	80096ee <_dtoa_r+0x4ee>
 8009be4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d100      	bne.n	8009bec <_dtoa_r+0x9ec>
 8009bea:	e0ce      	b.n	8009d8a <_dtoa_r+0xb8a>
 8009bec:	9b07      	ldr	r3, [sp, #28]
 8009bee:	930c      	str	r3, [sp, #48]	; 0x30
 8009bf0:	2c00      	cmp	r4, #0
 8009bf2:	dd05      	ble.n	8009c00 <_dtoa_r+0xa00>
 8009bf4:	0029      	movs	r1, r5
 8009bf6:	0022      	movs	r2, r4
 8009bf8:	0038      	movs	r0, r7
 8009bfa:	f000 ff23 	bl	800aa44 <__lshift>
 8009bfe:	0005      	movs	r5, r0
 8009c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c02:	0028      	movs	r0, r5
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d022      	beq.n	8009c4e <_dtoa_r+0xa4e>
 8009c08:	0038      	movs	r0, r7
 8009c0a:	6869      	ldr	r1, [r5, #4]
 8009c0c:	f000 fcb8 	bl	800a580 <_Balloc>
 8009c10:	1e04      	subs	r4, r0, #0
 8009c12:	d10f      	bne.n	8009c34 <_dtoa_r+0xa34>
 8009c14:	0002      	movs	r2, r0
 8009c16:	4b05      	ldr	r3, [pc, #20]	; (8009c2c <_dtoa_r+0xa2c>)
 8009c18:	4905      	ldr	r1, [pc, #20]	; (8009c30 <_dtoa_r+0xa30>)
 8009c1a:	f7ff fb06 	bl	800922a <_dtoa_r+0x2a>
 8009c1e:	46c0      	nop			; (mov r8, r8)
 8009c20:	40240000 	.word	0x40240000
 8009c24:	00000433 	.word	0x00000433
 8009c28:	7ff00000 	.word	0x7ff00000
 8009c2c:	0800c1a7 	.word	0x0800c1a7
 8009c30:	000002ea 	.word	0x000002ea
 8009c34:	0029      	movs	r1, r5
 8009c36:	692b      	ldr	r3, [r5, #16]
 8009c38:	310c      	adds	r1, #12
 8009c3a:	1c9a      	adds	r2, r3, #2
 8009c3c:	0092      	lsls	r2, r2, #2
 8009c3e:	300c      	adds	r0, #12
 8009c40:	f7fd fbe0 	bl	8007404 <memcpy>
 8009c44:	2201      	movs	r2, #1
 8009c46:	0021      	movs	r1, r4
 8009c48:	0038      	movs	r0, r7
 8009c4a:	f000 fefb 	bl	800aa44 <__lshift>
 8009c4e:	9b06      	ldr	r3, [sp, #24]
 8009c50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c52:	930a      	str	r3, [sp, #40]	; 0x28
 8009c54:	3b01      	subs	r3, #1
 8009c56:	189b      	adds	r3, r3, r2
 8009c58:	2201      	movs	r2, #1
 8009c5a:	002c      	movs	r4, r5
 8009c5c:	0005      	movs	r5, r0
 8009c5e:	9314      	str	r3, [sp, #80]	; 0x50
 8009c60:	9b08      	ldr	r3, [sp, #32]
 8009c62:	4013      	ands	r3, r2
 8009c64:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c66:	0031      	movs	r1, r6
 8009c68:	9805      	ldr	r0, [sp, #20]
 8009c6a:	f7ff fa3d 	bl	80090e8 <quorem>
 8009c6e:	0003      	movs	r3, r0
 8009c70:	0021      	movs	r1, r4
 8009c72:	3330      	adds	r3, #48	; 0x30
 8009c74:	900d      	str	r0, [sp, #52]	; 0x34
 8009c76:	9805      	ldr	r0, [sp, #20]
 8009c78:	9307      	str	r3, [sp, #28]
 8009c7a:	f000 ff51 	bl	800ab20 <__mcmp>
 8009c7e:	002a      	movs	r2, r5
 8009c80:	900e      	str	r0, [sp, #56]	; 0x38
 8009c82:	0031      	movs	r1, r6
 8009c84:	0038      	movs	r0, r7
 8009c86:	f000 ff67 	bl	800ab58 <__mdiff>
 8009c8a:	68c3      	ldr	r3, [r0, #12]
 8009c8c:	9008      	str	r0, [sp, #32]
 8009c8e:	9310      	str	r3, [sp, #64]	; 0x40
 8009c90:	2301      	movs	r3, #1
 8009c92:	930c      	str	r3, [sp, #48]	; 0x30
 8009c94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d104      	bne.n	8009ca4 <_dtoa_r+0xaa4>
 8009c9a:	0001      	movs	r1, r0
 8009c9c:	9805      	ldr	r0, [sp, #20]
 8009c9e:	f000 ff3f 	bl	800ab20 <__mcmp>
 8009ca2:	900c      	str	r0, [sp, #48]	; 0x30
 8009ca4:	0038      	movs	r0, r7
 8009ca6:	9908      	ldr	r1, [sp, #32]
 8009ca8:	f000 fcae 	bl	800a608 <_Bfree>
 8009cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	9308      	str	r3, [sp, #32]
 8009cb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	d10c      	bne.n	8009cd8 <_dtoa_r+0xad8>
 8009cbe:	9b07      	ldr	r3, [sp, #28]
 8009cc0:	2b39      	cmp	r3, #57	; 0x39
 8009cc2:	d026      	beq.n	8009d12 <_dtoa_r+0xb12>
 8009cc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	dd02      	ble.n	8009cd0 <_dtoa_r+0xad0>
 8009cca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ccc:	3331      	adds	r3, #49	; 0x31
 8009cce:	9307      	str	r3, [sp, #28]
 8009cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cd2:	9a07      	ldr	r2, [sp, #28]
 8009cd4:	701a      	strb	r2, [r3, #0]
 8009cd6:	e76a      	b.n	8009bae <_dtoa_r+0x9ae>
 8009cd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	db04      	blt.n	8009ce8 <_dtoa_r+0xae8>
 8009cde:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	d11f      	bne.n	8009d28 <_dtoa_r+0xb28>
 8009ce8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	ddf0      	ble.n	8009cd0 <_dtoa_r+0xad0>
 8009cee:	9905      	ldr	r1, [sp, #20]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	0038      	movs	r0, r7
 8009cf4:	f000 fea6 	bl	800aa44 <__lshift>
 8009cf8:	0031      	movs	r1, r6
 8009cfa:	9005      	str	r0, [sp, #20]
 8009cfc:	f000 ff10 	bl	800ab20 <__mcmp>
 8009d00:	2800      	cmp	r0, #0
 8009d02:	dc03      	bgt.n	8009d0c <_dtoa_r+0xb0c>
 8009d04:	d1e4      	bne.n	8009cd0 <_dtoa_r+0xad0>
 8009d06:	9b07      	ldr	r3, [sp, #28]
 8009d08:	07db      	lsls	r3, r3, #31
 8009d0a:	d5e1      	bpl.n	8009cd0 <_dtoa_r+0xad0>
 8009d0c:	9b07      	ldr	r3, [sp, #28]
 8009d0e:	2b39      	cmp	r3, #57	; 0x39
 8009d10:	d1db      	bne.n	8009cca <_dtoa_r+0xaca>
 8009d12:	2339      	movs	r3, #57	; 0x39
 8009d14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d16:	7013      	strb	r3, [r2, #0]
 8009d18:	9b08      	ldr	r3, [sp, #32]
 8009d1a:	9308      	str	r3, [sp, #32]
 8009d1c:	3b01      	subs	r3, #1
 8009d1e:	781a      	ldrb	r2, [r3, #0]
 8009d20:	2a39      	cmp	r2, #57	; 0x39
 8009d22:	d068      	beq.n	8009df6 <_dtoa_r+0xbf6>
 8009d24:	3201      	adds	r2, #1
 8009d26:	e7d5      	b.n	8009cd4 <_dtoa_r+0xad4>
 8009d28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	dd07      	ble.n	8009d3e <_dtoa_r+0xb3e>
 8009d2e:	9b07      	ldr	r3, [sp, #28]
 8009d30:	2b39      	cmp	r3, #57	; 0x39
 8009d32:	d0ee      	beq.n	8009d12 <_dtoa_r+0xb12>
 8009d34:	9b07      	ldr	r3, [sp, #28]
 8009d36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d38:	3301      	adds	r3, #1
 8009d3a:	7013      	strb	r3, [r2, #0]
 8009d3c:	e737      	b.n	8009bae <_dtoa_r+0x9ae>
 8009d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d40:	9a07      	ldr	r2, [sp, #28]
 8009d42:	701a      	strb	r2, [r3, #0]
 8009d44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d03e      	beq.n	8009dca <_dtoa_r+0xbca>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	220a      	movs	r2, #10
 8009d50:	9905      	ldr	r1, [sp, #20]
 8009d52:	0038      	movs	r0, r7
 8009d54:	f000 fc7c 	bl	800a650 <__multadd>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9005      	str	r0, [sp, #20]
 8009d5c:	220a      	movs	r2, #10
 8009d5e:	0021      	movs	r1, r4
 8009d60:	0038      	movs	r0, r7
 8009d62:	42ac      	cmp	r4, r5
 8009d64:	d106      	bne.n	8009d74 <_dtoa_r+0xb74>
 8009d66:	f000 fc73 	bl	800a650 <__multadd>
 8009d6a:	0004      	movs	r4, r0
 8009d6c:	0005      	movs	r5, r0
 8009d6e:	9b08      	ldr	r3, [sp, #32]
 8009d70:	930a      	str	r3, [sp, #40]	; 0x28
 8009d72:	e778      	b.n	8009c66 <_dtoa_r+0xa66>
 8009d74:	f000 fc6c 	bl	800a650 <__multadd>
 8009d78:	0029      	movs	r1, r5
 8009d7a:	0004      	movs	r4, r0
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	220a      	movs	r2, #10
 8009d80:	0038      	movs	r0, r7
 8009d82:	f000 fc65 	bl	800a650 <__multadd>
 8009d86:	0005      	movs	r5, r0
 8009d88:	e7f1      	b.n	8009d6e <_dtoa_r+0xb6e>
 8009d8a:	9b07      	ldr	r3, [sp, #28]
 8009d8c:	930c      	str	r3, [sp, #48]	; 0x30
 8009d8e:	2400      	movs	r4, #0
 8009d90:	0031      	movs	r1, r6
 8009d92:	9805      	ldr	r0, [sp, #20]
 8009d94:	f7ff f9a8 	bl	80090e8 <quorem>
 8009d98:	9b06      	ldr	r3, [sp, #24]
 8009d9a:	3030      	adds	r0, #48	; 0x30
 8009d9c:	5518      	strb	r0, [r3, r4]
 8009d9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009da0:	3401      	adds	r4, #1
 8009da2:	9007      	str	r0, [sp, #28]
 8009da4:	42a3      	cmp	r3, r4
 8009da6:	dd07      	ble.n	8009db8 <_dtoa_r+0xbb8>
 8009da8:	2300      	movs	r3, #0
 8009daa:	220a      	movs	r2, #10
 8009dac:	0038      	movs	r0, r7
 8009dae:	9905      	ldr	r1, [sp, #20]
 8009db0:	f000 fc4e 	bl	800a650 <__multadd>
 8009db4:	9005      	str	r0, [sp, #20]
 8009db6:	e7eb      	b.n	8009d90 <_dtoa_r+0xb90>
 8009db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009dba:	2001      	movs	r0, #1
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	dd00      	ble.n	8009dc2 <_dtoa_r+0xbc2>
 8009dc0:	0018      	movs	r0, r3
 8009dc2:	2400      	movs	r4, #0
 8009dc4:	9b06      	ldr	r3, [sp, #24]
 8009dc6:	181b      	adds	r3, r3, r0
 8009dc8:	9308      	str	r3, [sp, #32]
 8009dca:	9905      	ldr	r1, [sp, #20]
 8009dcc:	2201      	movs	r2, #1
 8009dce:	0038      	movs	r0, r7
 8009dd0:	f000 fe38 	bl	800aa44 <__lshift>
 8009dd4:	0031      	movs	r1, r6
 8009dd6:	9005      	str	r0, [sp, #20]
 8009dd8:	f000 fea2 	bl	800ab20 <__mcmp>
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	dc9b      	bgt.n	8009d18 <_dtoa_r+0xb18>
 8009de0:	d102      	bne.n	8009de8 <_dtoa_r+0xbe8>
 8009de2:	9b07      	ldr	r3, [sp, #28]
 8009de4:	07db      	lsls	r3, r3, #31
 8009de6:	d497      	bmi.n	8009d18 <_dtoa_r+0xb18>
 8009de8:	9b08      	ldr	r3, [sp, #32]
 8009dea:	9308      	str	r3, [sp, #32]
 8009dec:	3b01      	subs	r3, #1
 8009dee:	781a      	ldrb	r2, [r3, #0]
 8009df0:	2a30      	cmp	r2, #48	; 0x30
 8009df2:	d0fa      	beq.n	8009dea <_dtoa_r+0xbea>
 8009df4:	e6db      	b.n	8009bae <_dtoa_r+0x9ae>
 8009df6:	9a06      	ldr	r2, [sp, #24]
 8009df8:	429a      	cmp	r2, r3
 8009dfa:	d18e      	bne.n	8009d1a <_dtoa_r+0xb1a>
 8009dfc:	9b02      	ldr	r3, [sp, #8]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	9302      	str	r3, [sp, #8]
 8009e02:	2331      	movs	r3, #49	; 0x31
 8009e04:	e799      	b.n	8009d3a <_dtoa_r+0xb3a>
 8009e06:	4b09      	ldr	r3, [pc, #36]	; (8009e2c <_dtoa_r+0xc2c>)
 8009e08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009e0a:	9306      	str	r3, [sp, #24]
 8009e0c:	4b08      	ldr	r3, [pc, #32]	; (8009e30 <_dtoa_r+0xc30>)
 8009e0e:	2a00      	cmp	r2, #0
 8009e10:	d001      	beq.n	8009e16 <_dtoa_r+0xc16>
 8009e12:	f7ff fa3f 	bl	8009294 <_dtoa_r+0x94>
 8009e16:	f7ff fa3f 	bl	8009298 <_dtoa_r+0x98>
 8009e1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	dcb6      	bgt.n	8009d8e <_dtoa_r+0xb8e>
 8009e20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	dd00      	ble.n	8009e28 <_dtoa_r+0xc28>
 8009e26:	e6ac      	b.n	8009b82 <_dtoa_r+0x982>
 8009e28:	e7b1      	b.n	8009d8e <_dtoa_r+0xb8e>
 8009e2a:	46c0      	nop			; (mov r8, r8)
 8009e2c:	0800c128 	.word	0x0800c128
 8009e30:	0800c130 	.word	0x0800c130

08009e34 <rshift>:
 8009e34:	0002      	movs	r2, r0
 8009e36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e38:	6904      	ldr	r4, [r0, #16]
 8009e3a:	3214      	adds	r2, #20
 8009e3c:	0013      	movs	r3, r2
 8009e3e:	b085      	sub	sp, #20
 8009e40:	114f      	asrs	r7, r1, #5
 8009e42:	42bc      	cmp	r4, r7
 8009e44:	dd31      	ble.n	8009eaa <rshift+0x76>
 8009e46:	00bb      	lsls	r3, r7, #2
 8009e48:	18d3      	adds	r3, r2, r3
 8009e4a:	261f      	movs	r6, #31
 8009e4c:	9301      	str	r3, [sp, #4]
 8009e4e:	000b      	movs	r3, r1
 8009e50:	00a5      	lsls	r5, r4, #2
 8009e52:	4033      	ands	r3, r6
 8009e54:	1955      	adds	r5, r2, r5
 8009e56:	9302      	str	r3, [sp, #8]
 8009e58:	4231      	tst	r1, r6
 8009e5a:	d10c      	bne.n	8009e76 <rshift+0x42>
 8009e5c:	0016      	movs	r6, r2
 8009e5e:	9901      	ldr	r1, [sp, #4]
 8009e60:	428d      	cmp	r5, r1
 8009e62:	d838      	bhi.n	8009ed6 <rshift+0xa2>
 8009e64:	9901      	ldr	r1, [sp, #4]
 8009e66:	2300      	movs	r3, #0
 8009e68:	3903      	subs	r1, #3
 8009e6a:	428d      	cmp	r5, r1
 8009e6c:	d301      	bcc.n	8009e72 <rshift+0x3e>
 8009e6e:	1be3      	subs	r3, r4, r7
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	18d3      	adds	r3, r2, r3
 8009e74:	e019      	b.n	8009eaa <rshift+0x76>
 8009e76:	2120      	movs	r1, #32
 8009e78:	9b02      	ldr	r3, [sp, #8]
 8009e7a:	9e01      	ldr	r6, [sp, #4]
 8009e7c:	1acb      	subs	r3, r1, r3
 8009e7e:	9303      	str	r3, [sp, #12]
 8009e80:	ce02      	ldmia	r6!, {r1}
 8009e82:	9b02      	ldr	r3, [sp, #8]
 8009e84:	4694      	mov	ip, r2
 8009e86:	40d9      	lsrs	r1, r3
 8009e88:	9100      	str	r1, [sp, #0]
 8009e8a:	42b5      	cmp	r5, r6
 8009e8c:	d816      	bhi.n	8009ebc <rshift+0x88>
 8009e8e:	9e01      	ldr	r6, [sp, #4]
 8009e90:	2300      	movs	r3, #0
 8009e92:	3601      	adds	r6, #1
 8009e94:	42b5      	cmp	r5, r6
 8009e96:	d302      	bcc.n	8009e9e <rshift+0x6a>
 8009e98:	1be3      	subs	r3, r4, r7
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	3b04      	subs	r3, #4
 8009e9e:	9900      	ldr	r1, [sp, #0]
 8009ea0:	18d3      	adds	r3, r2, r3
 8009ea2:	6019      	str	r1, [r3, #0]
 8009ea4:	2900      	cmp	r1, #0
 8009ea6:	d000      	beq.n	8009eaa <rshift+0x76>
 8009ea8:	3304      	adds	r3, #4
 8009eaa:	1a99      	subs	r1, r3, r2
 8009eac:	1089      	asrs	r1, r1, #2
 8009eae:	6101      	str	r1, [r0, #16]
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d101      	bne.n	8009eb8 <rshift+0x84>
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	6143      	str	r3, [r0, #20]
 8009eb8:	b005      	add	sp, #20
 8009eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ebc:	6833      	ldr	r3, [r6, #0]
 8009ebe:	9903      	ldr	r1, [sp, #12]
 8009ec0:	408b      	lsls	r3, r1
 8009ec2:	9900      	ldr	r1, [sp, #0]
 8009ec4:	4319      	orrs	r1, r3
 8009ec6:	4663      	mov	r3, ip
 8009ec8:	c302      	stmia	r3!, {r1}
 8009eca:	469c      	mov	ip, r3
 8009ecc:	ce02      	ldmia	r6!, {r1}
 8009ece:	9b02      	ldr	r3, [sp, #8]
 8009ed0:	40d9      	lsrs	r1, r3
 8009ed2:	9100      	str	r1, [sp, #0]
 8009ed4:	e7d9      	b.n	8009e8a <rshift+0x56>
 8009ed6:	c908      	ldmia	r1!, {r3}
 8009ed8:	c608      	stmia	r6!, {r3}
 8009eda:	e7c1      	b.n	8009e60 <rshift+0x2c>

08009edc <__hexdig_fun>:
 8009edc:	0002      	movs	r2, r0
 8009ede:	3a30      	subs	r2, #48	; 0x30
 8009ee0:	0003      	movs	r3, r0
 8009ee2:	2a09      	cmp	r2, #9
 8009ee4:	d802      	bhi.n	8009eec <__hexdig_fun+0x10>
 8009ee6:	3b20      	subs	r3, #32
 8009ee8:	b2d8      	uxtb	r0, r3
 8009eea:	4770      	bx	lr
 8009eec:	0002      	movs	r2, r0
 8009eee:	3a61      	subs	r2, #97	; 0x61
 8009ef0:	2a05      	cmp	r2, #5
 8009ef2:	d801      	bhi.n	8009ef8 <__hexdig_fun+0x1c>
 8009ef4:	3b47      	subs	r3, #71	; 0x47
 8009ef6:	e7f7      	b.n	8009ee8 <__hexdig_fun+0xc>
 8009ef8:	001a      	movs	r2, r3
 8009efa:	3a41      	subs	r2, #65	; 0x41
 8009efc:	2000      	movs	r0, #0
 8009efe:	2a05      	cmp	r2, #5
 8009f00:	d8f3      	bhi.n	8009eea <__hexdig_fun+0xe>
 8009f02:	3b27      	subs	r3, #39	; 0x27
 8009f04:	e7f0      	b.n	8009ee8 <__hexdig_fun+0xc>
	...

08009f08 <__gethex>:
 8009f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f0a:	b08d      	sub	sp, #52	; 0x34
 8009f0c:	930a      	str	r3, [sp, #40]	; 0x28
 8009f0e:	4bbf      	ldr	r3, [pc, #764]	; (800a20c <__gethex+0x304>)
 8009f10:	9005      	str	r0, [sp, #20]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	9109      	str	r1, [sp, #36]	; 0x24
 8009f16:	0018      	movs	r0, r3
 8009f18:	9202      	str	r2, [sp, #8]
 8009f1a:	9307      	str	r3, [sp, #28]
 8009f1c:	f7f6 f8f2 	bl	8000104 <strlen>
 8009f20:	2202      	movs	r2, #2
 8009f22:	9b07      	ldr	r3, [sp, #28]
 8009f24:	4252      	negs	r2, r2
 8009f26:	181b      	adds	r3, r3, r0
 8009f28:	3b01      	subs	r3, #1
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	9003      	str	r0, [sp, #12]
 8009f2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f32:	6819      	ldr	r1, [r3, #0]
 8009f34:	1c8b      	adds	r3, r1, #2
 8009f36:	1a52      	subs	r2, r2, r1
 8009f38:	18d1      	adds	r1, r2, r3
 8009f3a:	9301      	str	r3, [sp, #4]
 8009f3c:	9108      	str	r1, [sp, #32]
 8009f3e:	9901      	ldr	r1, [sp, #4]
 8009f40:	3301      	adds	r3, #1
 8009f42:	7808      	ldrb	r0, [r1, #0]
 8009f44:	2830      	cmp	r0, #48	; 0x30
 8009f46:	d0f7      	beq.n	8009f38 <__gethex+0x30>
 8009f48:	f7ff ffc8 	bl	8009edc <__hexdig_fun>
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	001c      	movs	r4, r3
 8009f50:	9304      	str	r3, [sp, #16]
 8009f52:	4298      	cmp	r0, r3
 8009f54:	d11f      	bne.n	8009f96 <__gethex+0x8e>
 8009f56:	9a03      	ldr	r2, [sp, #12]
 8009f58:	9907      	ldr	r1, [sp, #28]
 8009f5a:	9801      	ldr	r0, [sp, #4]
 8009f5c:	f001 f96e 	bl	800b23c <strncmp>
 8009f60:	0007      	movs	r7, r0
 8009f62:	42a0      	cmp	r0, r4
 8009f64:	d000      	beq.n	8009f68 <__gethex+0x60>
 8009f66:	e06b      	b.n	800a040 <__gethex+0x138>
 8009f68:	9b01      	ldr	r3, [sp, #4]
 8009f6a:	9a03      	ldr	r2, [sp, #12]
 8009f6c:	5c98      	ldrb	r0, [r3, r2]
 8009f6e:	189d      	adds	r5, r3, r2
 8009f70:	f7ff ffb4 	bl	8009edc <__hexdig_fun>
 8009f74:	2301      	movs	r3, #1
 8009f76:	9304      	str	r3, [sp, #16]
 8009f78:	42a0      	cmp	r0, r4
 8009f7a:	d030      	beq.n	8009fde <__gethex+0xd6>
 8009f7c:	9501      	str	r5, [sp, #4]
 8009f7e:	9b01      	ldr	r3, [sp, #4]
 8009f80:	7818      	ldrb	r0, [r3, #0]
 8009f82:	2830      	cmp	r0, #48	; 0x30
 8009f84:	d009      	beq.n	8009f9a <__gethex+0x92>
 8009f86:	f7ff ffa9 	bl	8009edc <__hexdig_fun>
 8009f8a:	4242      	negs	r2, r0
 8009f8c:	4142      	adcs	r2, r0
 8009f8e:	2301      	movs	r3, #1
 8009f90:	002c      	movs	r4, r5
 8009f92:	9204      	str	r2, [sp, #16]
 8009f94:	9308      	str	r3, [sp, #32]
 8009f96:	9d01      	ldr	r5, [sp, #4]
 8009f98:	e004      	b.n	8009fa4 <__gethex+0x9c>
 8009f9a:	9b01      	ldr	r3, [sp, #4]
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	9301      	str	r3, [sp, #4]
 8009fa0:	e7ed      	b.n	8009f7e <__gethex+0x76>
 8009fa2:	3501      	adds	r5, #1
 8009fa4:	7828      	ldrb	r0, [r5, #0]
 8009fa6:	f7ff ff99 	bl	8009edc <__hexdig_fun>
 8009faa:	1e07      	subs	r7, r0, #0
 8009fac:	d1f9      	bne.n	8009fa2 <__gethex+0x9a>
 8009fae:	0028      	movs	r0, r5
 8009fb0:	9a03      	ldr	r2, [sp, #12]
 8009fb2:	9907      	ldr	r1, [sp, #28]
 8009fb4:	f001 f942 	bl	800b23c <strncmp>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d10e      	bne.n	8009fda <__gethex+0xd2>
 8009fbc:	2c00      	cmp	r4, #0
 8009fbe:	d107      	bne.n	8009fd0 <__gethex+0xc8>
 8009fc0:	9b03      	ldr	r3, [sp, #12]
 8009fc2:	18ed      	adds	r5, r5, r3
 8009fc4:	002c      	movs	r4, r5
 8009fc6:	7828      	ldrb	r0, [r5, #0]
 8009fc8:	f7ff ff88 	bl	8009edc <__hexdig_fun>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	d102      	bne.n	8009fd6 <__gethex+0xce>
 8009fd0:	1b64      	subs	r4, r4, r5
 8009fd2:	00a7      	lsls	r7, r4, #2
 8009fd4:	e003      	b.n	8009fde <__gethex+0xd6>
 8009fd6:	3501      	adds	r5, #1
 8009fd8:	e7f5      	b.n	8009fc6 <__gethex+0xbe>
 8009fda:	2c00      	cmp	r4, #0
 8009fdc:	d1f8      	bne.n	8009fd0 <__gethex+0xc8>
 8009fde:	2220      	movs	r2, #32
 8009fe0:	782b      	ldrb	r3, [r5, #0]
 8009fe2:	002e      	movs	r6, r5
 8009fe4:	4393      	bics	r3, r2
 8009fe6:	2b50      	cmp	r3, #80	; 0x50
 8009fe8:	d11d      	bne.n	800a026 <__gethex+0x11e>
 8009fea:	786b      	ldrb	r3, [r5, #1]
 8009fec:	2b2b      	cmp	r3, #43	; 0x2b
 8009fee:	d02c      	beq.n	800a04a <__gethex+0x142>
 8009ff0:	2b2d      	cmp	r3, #45	; 0x2d
 8009ff2:	d02e      	beq.n	800a052 <__gethex+0x14a>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	1c6e      	adds	r6, r5, #1
 8009ff8:	9306      	str	r3, [sp, #24]
 8009ffa:	7830      	ldrb	r0, [r6, #0]
 8009ffc:	f7ff ff6e 	bl	8009edc <__hexdig_fun>
 800a000:	1e43      	subs	r3, r0, #1
 800a002:	b2db      	uxtb	r3, r3
 800a004:	2b18      	cmp	r3, #24
 800a006:	d82b      	bhi.n	800a060 <__gethex+0x158>
 800a008:	3810      	subs	r0, #16
 800a00a:	0004      	movs	r4, r0
 800a00c:	7870      	ldrb	r0, [r6, #1]
 800a00e:	f7ff ff65 	bl	8009edc <__hexdig_fun>
 800a012:	1e43      	subs	r3, r0, #1
 800a014:	b2db      	uxtb	r3, r3
 800a016:	3601      	adds	r6, #1
 800a018:	2b18      	cmp	r3, #24
 800a01a:	d91c      	bls.n	800a056 <__gethex+0x14e>
 800a01c:	9b06      	ldr	r3, [sp, #24]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d000      	beq.n	800a024 <__gethex+0x11c>
 800a022:	4264      	negs	r4, r4
 800a024:	193f      	adds	r7, r7, r4
 800a026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a028:	601e      	str	r6, [r3, #0]
 800a02a:	9b04      	ldr	r3, [sp, #16]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d019      	beq.n	800a064 <__gethex+0x15c>
 800a030:	2600      	movs	r6, #0
 800a032:	9b08      	ldr	r3, [sp, #32]
 800a034:	42b3      	cmp	r3, r6
 800a036:	d100      	bne.n	800a03a <__gethex+0x132>
 800a038:	3606      	adds	r6, #6
 800a03a:	0030      	movs	r0, r6
 800a03c:	b00d      	add	sp, #52	; 0x34
 800a03e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a040:	2301      	movs	r3, #1
 800a042:	2700      	movs	r7, #0
 800a044:	9d01      	ldr	r5, [sp, #4]
 800a046:	9304      	str	r3, [sp, #16]
 800a048:	e7c9      	b.n	8009fde <__gethex+0xd6>
 800a04a:	2300      	movs	r3, #0
 800a04c:	9306      	str	r3, [sp, #24]
 800a04e:	1cae      	adds	r6, r5, #2
 800a050:	e7d3      	b.n	8009ffa <__gethex+0xf2>
 800a052:	2301      	movs	r3, #1
 800a054:	e7fa      	b.n	800a04c <__gethex+0x144>
 800a056:	230a      	movs	r3, #10
 800a058:	435c      	muls	r4, r3
 800a05a:	1824      	adds	r4, r4, r0
 800a05c:	3c10      	subs	r4, #16
 800a05e:	e7d5      	b.n	800a00c <__gethex+0x104>
 800a060:	002e      	movs	r6, r5
 800a062:	e7e0      	b.n	800a026 <__gethex+0x11e>
 800a064:	9b01      	ldr	r3, [sp, #4]
 800a066:	9904      	ldr	r1, [sp, #16]
 800a068:	1aeb      	subs	r3, r5, r3
 800a06a:	3b01      	subs	r3, #1
 800a06c:	2b07      	cmp	r3, #7
 800a06e:	dc0a      	bgt.n	800a086 <__gethex+0x17e>
 800a070:	9805      	ldr	r0, [sp, #20]
 800a072:	f000 fa85 	bl	800a580 <_Balloc>
 800a076:	1e04      	subs	r4, r0, #0
 800a078:	d108      	bne.n	800a08c <__gethex+0x184>
 800a07a:	0002      	movs	r2, r0
 800a07c:	21de      	movs	r1, #222	; 0xde
 800a07e:	4b64      	ldr	r3, [pc, #400]	; (800a210 <__gethex+0x308>)
 800a080:	4864      	ldr	r0, [pc, #400]	; (800a214 <__gethex+0x30c>)
 800a082:	f001 f8fb 	bl	800b27c <__assert_func>
 800a086:	3101      	adds	r1, #1
 800a088:	105b      	asrs	r3, r3, #1
 800a08a:	e7ef      	b.n	800a06c <__gethex+0x164>
 800a08c:	0003      	movs	r3, r0
 800a08e:	3314      	adds	r3, #20
 800a090:	9304      	str	r3, [sp, #16]
 800a092:	9309      	str	r3, [sp, #36]	; 0x24
 800a094:	2300      	movs	r3, #0
 800a096:	001e      	movs	r6, r3
 800a098:	9306      	str	r3, [sp, #24]
 800a09a:	9b01      	ldr	r3, [sp, #4]
 800a09c:	42ab      	cmp	r3, r5
 800a09e:	d340      	bcc.n	800a122 <__gethex+0x21a>
 800a0a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a0a2:	9b04      	ldr	r3, [sp, #16]
 800a0a4:	c540      	stmia	r5!, {r6}
 800a0a6:	1aed      	subs	r5, r5, r3
 800a0a8:	10ad      	asrs	r5, r5, #2
 800a0aa:	0030      	movs	r0, r6
 800a0ac:	6125      	str	r5, [r4, #16]
 800a0ae:	f000 fb5f 	bl	800a770 <__hi0bits>
 800a0b2:	9b02      	ldr	r3, [sp, #8]
 800a0b4:	016d      	lsls	r5, r5, #5
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	1a2e      	subs	r6, r5, r0
 800a0ba:	9301      	str	r3, [sp, #4]
 800a0bc:	429e      	cmp	r6, r3
 800a0be:	dd5a      	ble.n	800a176 <__gethex+0x26e>
 800a0c0:	1af6      	subs	r6, r6, r3
 800a0c2:	0031      	movs	r1, r6
 800a0c4:	0020      	movs	r0, r4
 800a0c6:	f000 ff01 	bl	800aecc <__any_on>
 800a0ca:	1e05      	subs	r5, r0, #0
 800a0cc:	d016      	beq.n	800a0fc <__gethex+0x1f4>
 800a0ce:	2501      	movs	r5, #1
 800a0d0:	211f      	movs	r1, #31
 800a0d2:	0028      	movs	r0, r5
 800a0d4:	1e73      	subs	r3, r6, #1
 800a0d6:	4019      	ands	r1, r3
 800a0d8:	4088      	lsls	r0, r1
 800a0da:	0001      	movs	r1, r0
 800a0dc:	115a      	asrs	r2, r3, #5
 800a0de:	9804      	ldr	r0, [sp, #16]
 800a0e0:	0092      	lsls	r2, r2, #2
 800a0e2:	5812      	ldr	r2, [r2, r0]
 800a0e4:	420a      	tst	r2, r1
 800a0e6:	d009      	beq.n	800a0fc <__gethex+0x1f4>
 800a0e8:	42ab      	cmp	r3, r5
 800a0ea:	dd06      	ble.n	800a0fa <__gethex+0x1f2>
 800a0ec:	0020      	movs	r0, r4
 800a0ee:	1eb1      	subs	r1, r6, #2
 800a0f0:	f000 feec 	bl	800aecc <__any_on>
 800a0f4:	3502      	adds	r5, #2
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	d100      	bne.n	800a0fc <__gethex+0x1f4>
 800a0fa:	2502      	movs	r5, #2
 800a0fc:	0031      	movs	r1, r6
 800a0fe:	0020      	movs	r0, r4
 800a100:	f7ff fe98 	bl	8009e34 <rshift>
 800a104:	19bf      	adds	r7, r7, r6
 800a106:	9b02      	ldr	r3, [sp, #8]
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	9303      	str	r3, [sp, #12]
 800a10c:	42bb      	cmp	r3, r7
 800a10e:	da42      	bge.n	800a196 <__gethex+0x28e>
 800a110:	0021      	movs	r1, r4
 800a112:	9805      	ldr	r0, [sp, #20]
 800a114:	f000 fa78 	bl	800a608 <_Bfree>
 800a118:	2300      	movs	r3, #0
 800a11a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a11c:	26a3      	movs	r6, #163	; 0xa3
 800a11e:	6013      	str	r3, [r2, #0]
 800a120:	e78b      	b.n	800a03a <__gethex+0x132>
 800a122:	1e6b      	subs	r3, r5, #1
 800a124:	9308      	str	r3, [sp, #32]
 800a126:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d014      	beq.n	800a158 <__gethex+0x250>
 800a12e:	9b06      	ldr	r3, [sp, #24]
 800a130:	2b20      	cmp	r3, #32
 800a132:	d104      	bne.n	800a13e <__gethex+0x236>
 800a134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a136:	c340      	stmia	r3!, {r6}
 800a138:	2600      	movs	r6, #0
 800a13a:	9309      	str	r3, [sp, #36]	; 0x24
 800a13c:	9606      	str	r6, [sp, #24]
 800a13e:	9b08      	ldr	r3, [sp, #32]
 800a140:	7818      	ldrb	r0, [r3, #0]
 800a142:	f7ff fecb 	bl	8009edc <__hexdig_fun>
 800a146:	230f      	movs	r3, #15
 800a148:	4018      	ands	r0, r3
 800a14a:	9b06      	ldr	r3, [sp, #24]
 800a14c:	9d08      	ldr	r5, [sp, #32]
 800a14e:	4098      	lsls	r0, r3
 800a150:	3304      	adds	r3, #4
 800a152:	4306      	orrs	r6, r0
 800a154:	9306      	str	r3, [sp, #24]
 800a156:	e7a0      	b.n	800a09a <__gethex+0x192>
 800a158:	2301      	movs	r3, #1
 800a15a:	9a03      	ldr	r2, [sp, #12]
 800a15c:	1a9d      	subs	r5, r3, r2
 800a15e:	9b08      	ldr	r3, [sp, #32]
 800a160:	195d      	adds	r5, r3, r5
 800a162:	9b01      	ldr	r3, [sp, #4]
 800a164:	429d      	cmp	r5, r3
 800a166:	d3e2      	bcc.n	800a12e <__gethex+0x226>
 800a168:	0028      	movs	r0, r5
 800a16a:	9907      	ldr	r1, [sp, #28]
 800a16c:	f001 f866 	bl	800b23c <strncmp>
 800a170:	2800      	cmp	r0, #0
 800a172:	d1dc      	bne.n	800a12e <__gethex+0x226>
 800a174:	e791      	b.n	800a09a <__gethex+0x192>
 800a176:	9b01      	ldr	r3, [sp, #4]
 800a178:	2500      	movs	r5, #0
 800a17a:	429e      	cmp	r6, r3
 800a17c:	dac3      	bge.n	800a106 <__gethex+0x1fe>
 800a17e:	1b9e      	subs	r6, r3, r6
 800a180:	0021      	movs	r1, r4
 800a182:	0032      	movs	r2, r6
 800a184:	9805      	ldr	r0, [sp, #20]
 800a186:	f000 fc5d 	bl	800aa44 <__lshift>
 800a18a:	0003      	movs	r3, r0
 800a18c:	3314      	adds	r3, #20
 800a18e:	0004      	movs	r4, r0
 800a190:	1bbf      	subs	r7, r7, r6
 800a192:	9304      	str	r3, [sp, #16]
 800a194:	e7b7      	b.n	800a106 <__gethex+0x1fe>
 800a196:	9b02      	ldr	r3, [sp, #8]
 800a198:	685e      	ldr	r6, [r3, #4]
 800a19a:	42be      	cmp	r6, r7
 800a19c:	dd71      	ble.n	800a282 <__gethex+0x37a>
 800a19e:	9b01      	ldr	r3, [sp, #4]
 800a1a0:	1bf6      	subs	r6, r6, r7
 800a1a2:	42b3      	cmp	r3, r6
 800a1a4:	dc38      	bgt.n	800a218 <__gethex+0x310>
 800a1a6:	9b02      	ldr	r3, [sp, #8]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d026      	beq.n	800a1fc <__gethex+0x2f4>
 800a1ae:	2b03      	cmp	r3, #3
 800a1b0:	d028      	beq.n	800a204 <__gethex+0x2fc>
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d119      	bne.n	800a1ea <__gethex+0x2e2>
 800a1b6:	9b01      	ldr	r3, [sp, #4]
 800a1b8:	42b3      	cmp	r3, r6
 800a1ba:	d116      	bne.n	800a1ea <__gethex+0x2e2>
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d10d      	bne.n	800a1dc <__gethex+0x2d4>
 800a1c0:	9b02      	ldr	r3, [sp, #8]
 800a1c2:	2662      	movs	r6, #98	; 0x62
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	9301      	str	r3, [sp, #4]
 800a1c8:	9a01      	ldr	r2, [sp, #4]
 800a1ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1cc:	601a      	str	r2, [r3, #0]
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	9a04      	ldr	r2, [sp, #16]
 800a1d2:	6123      	str	r3, [r4, #16]
 800a1d4:	6013      	str	r3, [r2, #0]
 800a1d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a1d8:	601c      	str	r4, [r3, #0]
 800a1da:	e72e      	b.n	800a03a <__gethex+0x132>
 800a1dc:	9901      	ldr	r1, [sp, #4]
 800a1de:	0020      	movs	r0, r4
 800a1e0:	3901      	subs	r1, #1
 800a1e2:	f000 fe73 	bl	800aecc <__any_on>
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d1ea      	bne.n	800a1c0 <__gethex+0x2b8>
 800a1ea:	0021      	movs	r1, r4
 800a1ec:	9805      	ldr	r0, [sp, #20]
 800a1ee:	f000 fa0b 	bl	800a608 <_Bfree>
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1f6:	2650      	movs	r6, #80	; 0x50
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	e71e      	b.n	800a03a <__gethex+0x132>
 800a1fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d1f3      	bne.n	800a1ea <__gethex+0x2e2>
 800a202:	e7dd      	b.n	800a1c0 <__gethex+0x2b8>
 800a204:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1da      	bne.n	800a1c0 <__gethex+0x2b8>
 800a20a:	e7ee      	b.n	800a1ea <__gethex+0x2e2>
 800a20c:	0800c220 	.word	0x0800c220
 800a210:	0800c1a7 	.word	0x0800c1a7
 800a214:	0800c1b8 	.word	0x0800c1b8
 800a218:	1e77      	subs	r7, r6, #1
 800a21a:	2d00      	cmp	r5, #0
 800a21c:	d12f      	bne.n	800a27e <__gethex+0x376>
 800a21e:	2f00      	cmp	r7, #0
 800a220:	d004      	beq.n	800a22c <__gethex+0x324>
 800a222:	0039      	movs	r1, r7
 800a224:	0020      	movs	r0, r4
 800a226:	f000 fe51 	bl	800aecc <__any_on>
 800a22a:	0005      	movs	r5, r0
 800a22c:	231f      	movs	r3, #31
 800a22e:	117a      	asrs	r2, r7, #5
 800a230:	401f      	ands	r7, r3
 800a232:	3b1e      	subs	r3, #30
 800a234:	40bb      	lsls	r3, r7
 800a236:	9904      	ldr	r1, [sp, #16]
 800a238:	0092      	lsls	r2, r2, #2
 800a23a:	5852      	ldr	r2, [r2, r1]
 800a23c:	421a      	tst	r2, r3
 800a23e:	d001      	beq.n	800a244 <__gethex+0x33c>
 800a240:	2302      	movs	r3, #2
 800a242:	431d      	orrs	r5, r3
 800a244:	9b01      	ldr	r3, [sp, #4]
 800a246:	0031      	movs	r1, r6
 800a248:	1b9b      	subs	r3, r3, r6
 800a24a:	2602      	movs	r6, #2
 800a24c:	0020      	movs	r0, r4
 800a24e:	9301      	str	r3, [sp, #4]
 800a250:	f7ff fdf0 	bl	8009e34 <rshift>
 800a254:	9b02      	ldr	r3, [sp, #8]
 800a256:	685f      	ldr	r7, [r3, #4]
 800a258:	2d00      	cmp	r5, #0
 800a25a:	d041      	beq.n	800a2e0 <__gethex+0x3d8>
 800a25c:	9b02      	ldr	r3, [sp, #8]
 800a25e:	68db      	ldr	r3, [r3, #12]
 800a260:	2b02      	cmp	r3, #2
 800a262:	d010      	beq.n	800a286 <__gethex+0x37e>
 800a264:	2b03      	cmp	r3, #3
 800a266:	d012      	beq.n	800a28e <__gethex+0x386>
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d106      	bne.n	800a27a <__gethex+0x372>
 800a26c:	07aa      	lsls	r2, r5, #30
 800a26e:	d504      	bpl.n	800a27a <__gethex+0x372>
 800a270:	9a04      	ldr	r2, [sp, #16]
 800a272:	6810      	ldr	r0, [r2, #0]
 800a274:	4305      	orrs	r5, r0
 800a276:	421d      	tst	r5, r3
 800a278:	d10c      	bne.n	800a294 <__gethex+0x38c>
 800a27a:	2310      	movs	r3, #16
 800a27c:	e02f      	b.n	800a2de <__gethex+0x3d6>
 800a27e:	2501      	movs	r5, #1
 800a280:	e7d4      	b.n	800a22c <__gethex+0x324>
 800a282:	2601      	movs	r6, #1
 800a284:	e7e8      	b.n	800a258 <__gethex+0x350>
 800a286:	2301      	movs	r3, #1
 800a288:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a28a:	1a9b      	subs	r3, r3, r2
 800a28c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a28e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a290:	2b00      	cmp	r3, #0
 800a292:	d0f2      	beq.n	800a27a <__gethex+0x372>
 800a294:	6923      	ldr	r3, [r4, #16]
 800a296:	2000      	movs	r0, #0
 800a298:	9303      	str	r3, [sp, #12]
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	9304      	str	r3, [sp, #16]
 800a29e:	0023      	movs	r3, r4
 800a2a0:	9a04      	ldr	r2, [sp, #16]
 800a2a2:	3314      	adds	r3, #20
 800a2a4:	1899      	adds	r1, r3, r2
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	1c55      	adds	r5, r2, #1
 800a2aa:	d01e      	beq.n	800a2ea <__gethex+0x3e2>
 800a2ac:	3201      	adds	r2, #1
 800a2ae:	601a      	str	r2, [r3, #0]
 800a2b0:	0023      	movs	r3, r4
 800a2b2:	3314      	adds	r3, #20
 800a2b4:	2e02      	cmp	r6, #2
 800a2b6:	d140      	bne.n	800a33a <__gethex+0x432>
 800a2b8:	9a02      	ldr	r2, [sp, #8]
 800a2ba:	9901      	ldr	r1, [sp, #4]
 800a2bc:	6812      	ldr	r2, [r2, #0]
 800a2be:	3a01      	subs	r2, #1
 800a2c0:	428a      	cmp	r2, r1
 800a2c2:	d10b      	bne.n	800a2dc <__gethex+0x3d4>
 800a2c4:	114a      	asrs	r2, r1, #5
 800a2c6:	211f      	movs	r1, #31
 800a2c8:	9801      	ldr	r0, [sp, #4]
 800a2ca:	0092      	lsls	r2, r2, #2
 800a2cc:	4001      	ands	r1, r0
 800a2ce:	2001      	movs	r0, #1
 800a2d0:	0005      	movs	r5, r0
 800a2d2:	408d      	lsls	r5, r1
 800a2d4:	58d3      	ldr	r3, [r2, r3]
 800a2d6:	422b      	tst	r3, r5
 800a2d8:	d000      	beq.n	800a2dc <__gethex+0x3d4>
 800a2da:	2601      	movs	r6, #1
 800a2dc:	2320      	movs	r3, #32
 800a2de:	431e      	orrs	r6, r3
 800a2e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2e2:	601c      	str	r4, [r3, #0]
 800a2e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2e6:	601f      	str	r7, [r3, #0]
 800a2e8:	e6a7      	b.n	800a03a <__gethex+0x132>
 800a2ea:	c301      	stmia	r3!, {r0}
 800a2ec:	4299      	cmp	r1, r3
 800a2ee:	d8da      	bhi.n	800a2a6 <__gethex+0x39e>
 800a2f0:	9b03      	ldr	r3, [sp, #12]
 800a2f2:	68a2      	ldr	r2, [r4, #8]
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	db17      	blt.n	800a328 <__gethex+0x420>
 800a2f8:	6863      	ldr	r3, [r4, #4]
 800a2fa:	9805      	ldr	r0, [sp, #20]
 800a2fc:	1c59      	adds	r1, r3, #1
 800a2fe:	f000 f93f 	bl	800a580 <_Balloc>
 800a302:	1e05      	subs	r5, r0, #0
 800a304:	d103      	bne.n	800a30e <__gethex+0x406>
 800a306:	0002      	movs	r2, r0
 800a308:	2184      	movs	r1, #132	; 0x84
 800a30a:	4b1c      	ldr	r3, [pc, #112]	; (800a37c <__gethex+0x474>)
 800a30c:	e6b8      	b.n	800a080 <__gethex+0x178>
 800a30e:	0021      	movs	r1, r4
 800a310:	6923      	ldr	r3, [r4, #16]
 800a312:	310c      	adds	r1, #12
 800a314:	1c9a      	adds	r2, r3, #2
 800a316:	0092      	lsls	r2, r2, #2
 800a318:	300c      	adds	r0, #12
 800a31a:	f7fd f873 	bl	8007404 <memcpy>
 800a31e:	0021      	movs	r1, r4
 800a320:	9805      	ldr	r0, [sp, #20]
 800a322:	f000 f971 	bl	800a608 <_Bfree>
 800a326:	002c      	movs	r4, r5
 800a328:	6923      	ldr	r3, [r4, #16]
 800a32a:	1c5a      	adds	r2, r3, #1
 800a32c:	6122      	str	r2, [r4, #16]
 800a32e:	2201      	movs	r2, #1
 800a330:	3304      	adds	r3, #4
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	18e3      	adds	r3, r4, r3
 800a336:	605a      	str	r2, [r3, #4]
 800a338:	e7ba      	b.n	800a2b0 <__gethex+0x3a8>
 800a33a:	6922      	ldr	r2, [r4, #16]
 800a33c:	9903      	ldr	r1, [sp, #12]
 800a33e:	428a      	cmp	r2, r1
 800a340:	dd09      	ble.n	800a356 <__gethex+0x44e>
 800a342:	2101      	movs	r1, #1
 800a344:	0020      	movs	r0, r4
 800a346:	f7ff fd75 	bl	8009e34 <rshift>
 800a34a:	9b02      	ldr	r3, [sp, #8]
 800a34c:	3701      	adds	r7, #1
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	42bb      	cmp	r3, r7
 800a352:	dac2      	bge.n	800a2da <__gethex+0x3d2>
 800a354:	e6dc      	b.n	800a110 <__gethex+0x208>
 800a356:	221f      	movs	r2, #31
 800a358:	9d01      	ldr	r5, [sp, #4]
 800a35a:	9901      	ldr	r1, [sp, #4]
 800a35c:	2601      	movs	r6, #1
 800a35e:	4015      	ands	r5, r2
 800a360:	4211      	tst	r1, r2
 800a362:	d0bb      	beq.n	800a2dc <__gethex+0x3d4>
 800a364:	9a04      	ldr	r2, [sp, #16]
 800a366:	189b      	adds	r3, r3, r2
 800a368:	3b04      	subs	r3, #4
 800a36a:	6818      	ldr	r0, [r3, #0]
 800a36c:	f000 fa00 	bl	800a770 <__hi0bits>
 800a370:	2320      	movs	r3, #32
 800a372:	1b5d      	subs	r5, r3, r5
 800a374:	42a8      	cmp	r0, r5
 800a376:	dbe4      	blt.n	800a342 <__gethex+0x43a>
 800a378:	e7b0      	b.n	800a2dc <__gethex+0x3d4>
 800a37a:	46c0      	nop			; (mov r8, r8)
 800a37c:	0800c1a7 	.word	0x0800c1a7

0800a380 <L_shift>:
 800a380:	2308      	movs	r3, #8
 800a382:	b570      	push	{r4, r5, r6, lr}
 800a384:	2520      	movs	r5, #32
 800a386:	1a9a      	subs	r2, r3, r2
 800a388:	0092      	lsls	r2, r2, #2
 800a38a:	1aad      	subs	r5, r5, r2
 800a38c:	6843      	ldr	r3, [r0, #4]
 800a38e:	6806      	ldr	r6, [r0, #0]
 800a390:	001c      	movs	r4, r3
 800a392:	40ac      	lsls	r4, r5
 800a394:	40d3      	lsrs	r3, r2
 800a396:	4334      	orrs	r4, r6
 800a398:	6004      	str	r4, [r0, #0]
 800a39a:	6043      	str	r3, [r0, #4]
 800a39c:	3004      	adds	r0, #4
 800a39e:	4288      	cmp	r0, r1
 800a3a0:	d3f4      	bcc.n	800a38c <L_shift+0xc>
 800a3a2:	bd70      	pop	{r4, r5, r6, pc}

0800a3a4 <__match>:
 800a3a4:	b530      	push	{r4, r5, lr}
 800a3a6:	6803      	ldr	r3, [r0, #0]
 800a3a8:	780c      	ldrb	r4, [r1, #0]
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	2c00      	cmp	r4, #0
 800a3ae:	d102      	bne.n	800a3b6 <__match+0x12>
 800a3b0:	6003      	str	r3, [r0, #0]
 800a3b2:	2001      	movs	r0, #1
 800a3b4:	bd30      	pop	{r4, r5, pc}
 800a3b6:	781a      	ldrb	r2, [r3, #0]
 800a3b8:	0015      	movs	r5, r2
 800a3ba:	3d41      	subs	r5, #65	; 0x41
 800a3bc:	2d19      	cmp	r5, #25
 800a3be:	d800      	bhi.n	800a3c2 <__match+0x1e>
 800a3c0:	3220      	adds	r2, #32
 800a3c2:	3101      	adds	r1, #1
 800a3c4:	42a2      	cmp	r2, r4
 800a3c6:	d0ef      	beq.n	800a3a8 <__match+0x4>
 800a3c8:	2000      	movs	r0, #0
 800a3ca:	e7f3      	b.n	800a3b4 <__match+0x10>

0800a3cc <__hexnan>:
 800a3cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3ce:	680b      	ldr	r3, [r1, #0]
 800a3d0:	b08b      	sub	sp, #44	; 0x2c
 800a3d2:	9201      	str	r2, [sp, #4]
 800a3d4:	9901      	ldr	r1, [sp, #4]
 800a3d6:	115a      	asrs	r2, r3, #5
 800a3d8:	0092      	lsls	r2, r2, #2
 800a3da:	188a      	adds	r2, r1, r2
 800a3dc:	9202      	str	r2, [sp, #8]
 800a3de:	0019      	movs	r1, r3
 800a3e0:	221f      	movs	r2, #31
 800a3e2:	4011      	ands	r1, r2
 800a3e4:	9008      	str	r0, [sp, #32]
 800a3e6:	9106      	str	r1, [sp, #24]
 800a3e8:	4213      	tst	r3, r2
 800a3ea:	d002      	beq.n	800a3f2 <__hexnan+0x26>
 800a3ec:	9b02      	ldr	r3, [sp, #8]
 800a3ee:	3304      	adds	r3, #4
 800a3f0:	9302      	str	r3, [sp, #8]
 800a3f2:	9b02      	ldr	r3, [sp, #8]
 800a3f4:	2500      	movs	r5, #0
 800a3f6:	1f1e      	subs	r6, r3, #4
 800a3f8:	0037      	movs	r7, r6
 800a3fa:	0034      	movs	r4, r6
 800a3fc:	9b08      	ldr	r3, [sp, #32]
 800a3fe:	6035      	str	r5, [r6, #0]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	9507      	str	r5, [sp, #28]
 800a404:	9305      	str	r3, [sp, #20]
 800a406:	9503      	str	r5, [sp, #12]
 800a408:	9b05      	ldr	r3, [sp, #20]
 800a40a:	3301      	adds	r3, #1
 800a40c:	9309      	str	r3, [sp, #36]	; 0x24
 800a40e:	9b05      	ldr	r3, [sp, #20]
 800a410:	785b      	ldrb	r3, [r3, #1]
 800a412:	9304      	str	r3, [sp, #16]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d028      	beq.n	800a46a <__hexnan+0x9e>
 800a418:	9804      	ldr	r0, [sp, #16]
 800a41a:	f7ff fd5f 	bl	8009edc <__hexdig_fun>
 800a41e:	2800      	cmp	r0, #0
 800a420:	d154      	bne.n	800a4cc <__hexnan+0x100>
 800a422:	9b04      	ldr	r3, [sp, #16]
 800a424:	2b20      	cmp	r3, #32
 800a426:	d819      	bhi.n	800a45c <__hexnan+0x90>
 800a428:	9b03      	ldr	r3, [sp, #12]
 800a42a:	9a07      	ldr	r2, [sp, #28]
 800a42c:	4293      	cmp	r3, r2
 800a42e:	dd12      	ble.n	800a456 <__hexnan+0x8a>
 800a430:	42bc      	cmp	r4, r7
 800a432:	d206      	bcs.n	800a442 <__hexnan+0x76>
 800a434:	2d07      	cmp	r5, #7
 800a436:	dc04      	bgt.n	800a442 <__hexnan+0x76>
 800a438:	002a      	movs	r2, r5
 800a43a:	0039      	movs	r1, r7
 800a43c:	0020      	movs	r0, r4
 800a43e:	f7ff ff9f 	bl	800a380 <L_shift>
 800a442:	9b01      	ldr	r3, [sp, #4]
 800a444:	2508      	movs	r5, #8
 800a446:	429c      	cmp	r4, r3
 800a448:	d905      	bls.n	800a456 <__hexnan+0x8a>
 800a44a:	1f27      	subs	r7, r4, #4
 800a44c:	2500      	movs	r5, #0
 800a44e:	003c      	movs	r4, r7
 800a450:	9b03      	ldr	r3, [sp, #12]
 800a452:	603d      	str	r5, [r7, #0]
 800a454:	9307      	str	r3, [sp, #28]
 800a456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a458:	9305      	str	r3, [sp, #20]
 800a45a:	e7d5      	b.n	800a408 <__hexnan+0x3c>
 800a45c:	9b04      	ldr	r3, [sp, #16]
 800a45e:	2b29      	cmp	r3, #41	; 0x29
 800a460:	d159      	bne.n	800a516 <__hexnan+0x14a>
 800a462:	9b05      	ldr	r3, [sp, #20]
 800a464:	9a08      	ldr	r2, [sp, #32]
 800a466:	3302      	adds	r3, #2
 800a468:	6013      	str	r3, [r2, #0]
 800a46a:	9b03      	ldr	r3, [sp, #12]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d052      	beq.n	800a516 <__hexnan+0x14a>
 800a470:	42bc      	cmp	r4, r7
 800a472:	d206      	bcs.n	800a482 <__hexnan+0xb6>
 800a474:	2d07      	cmp	r5, #7
 800a476:	dc04      	bgt.n	800a482 <__hexnan+0xb6>
 800a478:	002a      	movs	r2, r5
 800a47a:	0039      	movs	r1, r7
 800a47c:	0020      	movs	r0, r4
 800a47e:	f7ff ff7f 	bl	800a380 <L_shift>
 800a482:	9b01      	ldr	r3, [sp, #4]
 800a484:	429c      	cmp	r4, r3
 800a486:	d935      	bls.n	800a4f4 <__hexnan+0x128>
 800a488:	001a      	movs	r2, r3
 800a48a:	0023      	movs	r3, r4
 800a48c:	cb02      	ldmia	r3!, {r1}
 800a48e:	c202      	stmia	r2!, {r1}
 800a490:	429e      	cmp	r6, r3
 800a492:	d2fb      	bcs.n	800a48c <__hexnan+0xc0>
 800a494:	9b02      	ldr	r3, [sp, #8]
 800a496:	1c61      	adds	r1, r4, #1
 800a498:	1eda      	subs	r2, r3, #3
 800a49a:	2304      	movs	r3, #4
 800a49c:	4291      	cmp	r1, r2
 800a49e:	d805      	bhi.n	800a4ac <__hexnan+0xe0>
 800a4a0:	9b02      	ldr	r3, [sp, #8]
 800a4a2:	3b04      	subs	r3, #4
 800a4a4:	1b1b      	subs	r3, r3, r4
 800a4a6:	089b      	lsrs	r3, r3, #2
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	9a01      	ldr	r2, [sp, #4]
 800a4ae:	18d3      	adds	r3, r2, r3
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	c304      	stmia	r3!, {r2}
 800a4b4:	429e      	cmp	r6, r3
 800a4b6:	d2fc      	bcs.n	800a4b2 <__hexnan+0xe6>
 800a4b8:	6833      	ldr	r3, [r6, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d104      	bne.n	800a4c8 <__hexnan+0xfc>
 800a4be:	9b01      	ldr	r3, [sp, #4]
 800a4c0:	429e      	cmp	r6, r3
 800a4c2:	d126      	bne.n	800a512 <__hexnan+0x146>
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	6033      	str	r3, [r6, #0]
 800a4c8:	2005      	movs	r0, #5
 800a4ca:	e025      	b.n	800a518 <__hexnan+0x14c>
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	3501      	adds	r5, #1
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	9303      	str	r3, [sp, #12]
 800a4d4:	2d08      	cmp	r5, #8
 800a4d6:	dd06      	ble.n	800a4e6 <__hexnan+0x11a>
 800a4d8:	9b01      	ldr	r3, [sp, #4]
 800a4da:	429c      	cmp	r4, r3
 800a4dc:	d9bb      	bls.n	800a456 <__hexnan+0x8a>
 800a4de:	2300      	movs	r3, #0
 800a4e0:	2501      	movs	r5, #1
 800a4e2:	3c04      	subs	r4, #4
 800a4e4:	6023      	str	r3, [r4, #0]
 800a4e6:	220f      	movs	r2, #15
 800a4e8:	6823      	ldr	r3, [r4, #0]
 800a4ea:	4010      	ands	r0, r2
 800a4ec:	011b      	lsls	r3, r3, #4
 800a4ee:	4318      	orrs	r0, r3
 800a4f0:	6020      	str	r0, [r4, #0]
 800a4f2:	e7b0      	b.n	800a456 <__hexnan+0x8a>
 800a4f4:	9b06      	ldr	r3, [sp, #24]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d0de      	beq.n	800a4b8 <__hexnan+0xec>
 800a4fa:	2120      	movs	r1, #32
 800a4fc:	9a06      	ldr	r2, [sp, #24]
 800a4fe:	9b02      	ldr	r3, [sp, #8]
 800a500:	1a89      	subs	r1, r1, r2
 800a502:	2201      	movs	r2, #1
 800a504:	4252      	negs	r2, r2
 800a506:	40ca      	lsrs	r2, r1
 800a508:	3b04      	subs	r3, #4
 800a50a:	6819      	ldr	r1, [r3, #0]
 800a50c:	400a      	ands	r2, r1
 800a50e:	601a      	str	r2, [r3, #0]
 800a510:	e7d2      	b.n	800a4b8 <__hexnan+0xec>
 800a512:	3e04      	subs	r6, #4
 800a514:	e7d0      	b.n	800a4b8 <__hexnan+0xec>
 800a516:	2004      	movs	r0, #4
 800a518:	b00b      	add	sp, #44	; 0x2c
 800a51a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a51c <_localeconv_r>:
 800a51c:	4800      	ldr	r0, [pc, #0]	; (800a520 <_localeconv_r+0x4>)
 800a51e:	4770      	bx	lr
 800a520:	20000164 	.word	0x20000164

0800a524 <__ascii_mbtowc>:
 800a524:	b082      	sub	sp, #8
 800a526:	2900      	cmp	r1, #0
 800a528:	d100      	bne.n	800a52c <__ascii_mbtowc+0x8>
 800a52a:	a901      	add	r1, sp, #4
 800a52c:	1e10      	subs	r0, r2, #0
 800a52e:	d006      	beq.n	800a53e <__ascii_mbtowc+0x1a>
 800a530:	2b00      	cmp	r3, #0
 800a532:	d006      	beq.n	800a542 <__ascii_mbtowc+0x1e>
 800a534:	7813      	ldrb	r3, [r2, #0]
 800a536:	600b      	str	r3, [r1, #0]
 800a538:	7810      	ldrb	r0, [r2, #0]
 800a53a:	1e43      	subs	r3, r0, #1
 800a53c:	4198      	sbcs	r0, r3
 800a53e:	b002      	add	sp, #8
 800a540:	4770      	bx	lr
 800a542:	2002      	movs	r0, #2
 800a544:	4240      	negs	r0, r0
 800a546:	e7fa      	b.n	800a53e <__ascii_mbtowc+0x1a>

0800a548 <memchr>:
 800a548:	b2c9      	uxtb	r1, r1
 800a54a:	1882      	adds	r2, r0, r2
 800a54c:	4290      	cmp	r0, r2
 800a54e:	d101      	bne.n	800a554 <memchr+0xc>
 800a550:	2000      	movs	r0, #0
 800a552:	4770      	bx	lr
 800a554:	7803      	ldrb	r3, [r0, #0]
 800a556:	428b      	cmp	r3, r1
 800a558:	d0fb      	beq.n	800a552 <memchr+0xa>
 800a55a:	3001      	adds	r0, #1
 800a55c:	e7f6      	b.n	800a54c <memchr+0x4>
	...

0800a560 <__malloc_lock>:
 800a560:	b510      	push	{r4, lr}
 800a562:	4802      	ldr	r0, [pc, #8]	; (800a56c <__malloc_lock+0xc>)
 800a564:	f000 feb9 	bl	800b2da <__retarget_lock_acquire_recursive>
 800a568:	bd10      	pop	{r4, pc}
 800a56a:	46c0      	nop			; (mov r8, r8)
 800a56c:	20000498 	.word	0x20000498

0800a570 <__malloc_unlock>:
 800a570:	b510      	push	{r4, lr}
 800a572:	4802      	ldr	r0, [pc, #8]	; (800a57c <__malloc_unlock+0xc>)
 800a574:	f000 feb2 	bl	800b2dc <__retarget_lock_release_recursive>
 800a578:	bd10      	pop	{r4, pc}
 800a57a:	46c0      	nop			; (mov r8, r8)
 800a57c:	20000498 	.word	0x20000498

0800a580 <_Balloc>:
 800a580:	b570      	push	{r4, r5, r6, lr}
 800a582:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a584:	0006      	movs	r6, r0
 800a586:	000c      	movs	r4, r1
 800a588:	2d00      	cmp	r5, #0
 800a58a:	d10e      	bne.n	800a5aa <_Balloc+0x2a>
 800a58c:	2010      	movs	r0, #16
 800a58e:	f7fc ff2f 	bl	80073f0 <malloc>
 800a592:	1e02      	subs	r2, r0, #0
 800a594:	6270      	str	r0, [r6, #36]	; 0x24
 800a596:	d104      	bne.n	800a5a2 <_Balloc+0x22>
 800a598:	2166      	movs	r1, #102	; 0x66
 800a59a:	4b19      	ldr	r3, [pc, #100]	; (800a600 <_Balloc+0x80>)
 800a59c:	4819      	ldr	r0, [pc, #100]	; (800a604 <_Balloc+0x84>)
 800a59e:	f000 fe6d 	bl	800b27c <__assert_func>
 800a5a2:	6045      	str	r5, [r0, #4]
 800a5a4:	6085      	str	r5, [r0, #8]
 800a5a6:	6005      	str	r5, [r0, #0]
 800a5a8:	60c5      	str	r5, [r0, #12]
 800a5aa:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800a5ac:	68eb      	ldr	r3, [r5, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d013      	beq.n	800a5da <_Balloc+0x5a>
 800a5b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a5b4:	00a2      	lsls	r2, r4, #2
 800a5b6:	68db      	ldr	r3, [r3, #12]
 800a5b8:	189b      	adds	r3, r3, r2
 800a5ba:	6818      	ldr	r0, [r3, #0]
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	d118      	bne.n	800a5f2 <_Balloc+0x72>
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	000d      	movs	r5, r1
 800a5c4:	40a5      	lsls	r5, r4
 800a5c6:	1d6a      	adds	r2, r5, #5
 800a5c8:	0030      	movs	r0, r6
 800a5ca:	0092      	lsls	r2, r2, #2
 800a5cc:	f000 fca1 	bl	800af12 <_calloc_r>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	d00c      	beq.n	800a5ee <_Balloc+0x6e>
 800a5d4:	6044      	str	r4, [r0, #4]
 800a5d6:	6085      	str	r5, [r0, #8]
 800a5d8:	e00d      	b.n	800a5f6 <_Balloc+0x76>
 800a5da:	2221      	movs	r2, #33	; 0x21
 800a5dc:	2104      	movs	r1, #4
 800a5de:	0030      	movs	r0, r6
 800a5e0:	f000 fc97 	bl	800af12 <_calloc_r>
 800a5e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a5e6:	60e8      	str	r0, [r5, #12]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d1e1      	bne.n	800a5b2 <_Balloc+0x32>
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	bd70      	pop	{r4, r5, r6, pc}
 800a5f2:	6802      	ldr	r2, [r0, #0]
 800a5f4:	601a      	str	r2, [r3, #0]
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	6103      	str	r3, [r0, #16]
 800a5fa:	60c3      	str	r3, [r0, #12]
 800a5fc:	e7f8      	b.n	800a5f0 <_Balloc+0x70>
 800a5fe:	46c0      	nop			; (mov r8, r8)
 800a600:	0800c135 	.word	0x0800c135
 800a604:	0800c234 	.word	0x0800c234

0800a608 <_Bfree>:
 800a608:	b570      	push	{r4, r5, r6, lr}
 800a60a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a60c:	0005      	movs	r5, r0
 800a60e:	000c      	movs	r4, r1
 800a610:	2e00      	cmp	r6, #0
 800a612:	d10e      	bne.n	800a632 <_Bfree+0x2a>
 800a614:	2010      	movs	r0, #16
 800a616:	f7fc feeb 	bl	80073f0 <malloc>
 800a61a:	1e02      	subs	r2, r0, #0
 800a61c:	6268      	str	r0, [r5, #36]	; 0x24
 800a61e:	d104      	bne.n	800a62a <_Bfree+0x22>
 800a620:	218a      	movs	r1, #138	; 0x8a
 800a622:	4b09      	ldr	r3, [pc, #36]	; (800a648 <_Bfree+0x40>)
 800a624:	4809      	ldr	r0, [pc, #36]	; (800a64c <_Bfree+0x44>)
 800a626:	f000 fe29 	bl	800b27c <__assert_func>
 800a62a:	6046      	str	r6, [r0, #4]
 800a62c:	6086      	str	r6, [r0, #8]
 800a62e:	6006      	str	r6, [r0, #0]
 800a630:	60c6      	str	r6, [r0, #12]
 800a632:	2c00      	cmp	r4, #0
 800a634:	d007      	beq.n	800a646 <_Bfree+0x3e>
 800a636:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a638:	6862      	ldr	r2, [r4, #4]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	0092      	lsls	r2, r2, #2
 800a63e:	189b      	adds	r3, r3, r2
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	6022      	str	r2, [r4, #0]
 800a644:	601c      	str	r4, [r3, #0]
 800a646:	bd70      	pop	{r4, r5, r6, pc}
 800a648:	0800c135 	.word	0x0800c135
 800a64c:	0800c234 	.word	0x0800c234

0800a650 <__multadd>:
 800a650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a652:	000e      	movs	r6, r1
 800a654:	9001      	str	r0, [sp, #4]
 800a656:	000c      	movs	r4, r1
 800a658:	001d      	movs	r5, r3
 800a65a:	2000      	movs	r0, #0
 800a65c:	690f      	ldr	r7, [r1, #16]
 800a65e:	3614      	adds	r6, #20
 800a660:	6833      	ldr	r3, [r6, #0]
 800a662:	3001      	adds	r0, #1
 800a664:	b299      	uxth	r1, r3
 800a666:	4351      	muls	r1, r2
 800a668:	0c1b      	lsrs	r3, r3, #16
 800a66a:	4353      	muls	r3, r2
 800a66c:	1949      	adds	r1, r1, r5
 800a66e:	0c0d      	lsrs	r5, r1, #16
 800a670:	195b      	adds	r3, r3, r5
 800a672:	0c1d      	lsrs	r5, r3, #16
 800a674:	b289      	uxth	r1, r1
 800a676:	041b      	lsls	r3, r3, #16
 800a678:	185b      	adds	r3, r3, r1
 800a67a:	c608      	stmia	r6!, {r3}
 800a67c:	4287      	cmp	r7, r0
 800a67e:	dcef      	bgt.n	800a660 <__multadd+0x10>
 800a680:	2d00      	cmp	r5, #0
 800a682:	d022      	beq.n	800a6ca <__multadd+0x7a>
 800a684:	68a3      	ldr	r3, [r4, #8]
 800a686:	42bb      	cmp	r3, r7
 800a688:	dc19      	bgt.n	800a6be <__multadd+0x6e>
 800a68a:	6863      	ldr	r3, [r4, #4]
 800a68c:	9801      	ldr	r0, [sp, #4]
 800a68e:	1c59      	adds	r1, r3, #1
 800a690:	f7ff ff76 	bl	800a580 <_Balloc>
 800a694:	1e06      	subs	r6, r0, #0
 800a696:	d105      	bne.n	800a6a4 <__multadd+0x54>
 800a698:	0002      	movs	r2, r0
 800a69a:	21b5      	movs	r1, #181	; 0xb5
 800a69c:	4b0c      	ldr	r3, [pc, #48]	; (800a6d0 <__multadd+0x80>)
 800a69e:	480d      	ldr	r0, [pc, #52]	; (800a6d4 <__multadd+0x84>)
 800a6a0:	f000 fdec 	bl	800b27c <__assert_func>
 800a6a4:	0021      	movs	r1, r4
 800a6a6:	6923      	ldr	r3, [r4, #16]
 800a6a8:	310c      	adds	r1, #12
 800a6aa:	1c9a      	adds	r2, r3, #2
 800a6ac:	0092      	lsls	r2, r2, #2
 800a6ae:	300c      	adds	r0, #12
 800a6b0:	f7fc fea8 	bl	8007404 <memcpy>
 800a6b4:	0021      	movs	r1, r4
 800a6b6:	9801      	ldr	r0, [sp, #4]
 800a6b8:	f7ff ffa6 	bl	800a608 <_Bfree>
 800a6bc:	0034      	movs	r4, r6
 800a6be:	1d3b      	adds	r3, r7, #4
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	18e3      	adds	r3, r4, r3
 800a6c4:	605d      	str	r5, [r3, #4]
 800a6c6:	1c7b      	adds	r3, r7, #1
 800a6c8:	6123      	str	r3, [r4, #16]
 800a6ca:	0020      	movs	r0, r4
 800a6cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6ce:	46c0      	nop			; (mov r8, r8)
 800a6d0:	0800c1a7 	.word	0x0800c1a7
 800a6d4:	0800c234 	.word	0x0800c234

0800a6d8 <__s2b>:
 800a6d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6da:	0006      	movs	r6, r0
 800a6dc:	0018      	movs	r0, r3
 800a6de:	000c      	movs	r4, r1
 800a6e0:	3008      	adds	r0, #8
 800a6e2:	2109      	movs	r1, #9
 800a6e4:	9301      	str	r3, [sp, #4]
 800a6e6:	0015      	movs	r5, r2
 800a6e8:	f7f5 fdb2 	bl	8000250 <__divsi3>
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	2100      	movs	r1, #0
 800a6f0:	4283      	cmp	r3, r0
 800a6f2:	db0a      	blt.n	800a70a <__s2b+0x32>
 800a6f4:	0030      	movs	r0, r6
 800a6f6:	f7ff ff43 	bl	800a580 <_Balloc>
 800a6fa:	1e01      	subs	r1, r0, #0
 800a6fc:	d108      	bne.n	800a710 <__s2b+0x38>
 800a6fe:	0002      	movs	r2, r0
 800a700:	4b19      	ldr	r3, [pc, #100]	; (800a768 <__s2b+0x90>)
 800a702:	481a      	ldr	r0, [pc, #104]	; (800a76c <__s2b+0x94>)
 800a704:	31ce      	adds	r1, #206	; 0xce
 800a706:	f000 fdb9 	bl	800b27c <__assert_func>
 800a70a:	005b      	lsls	r3, r3, #1
 800a70c:	3101      	adds	r1, #1
 800a70e:	e7ef      	b.n	800a6f0 <__s2b+0x18>
 800a710:	9b08      	ldr	r3, [sp, #32]
 800a712:	6143      	str	r3, [r0, #20]
 800a714:	2301      	movs	r3, #1
 800a716:	6103      	str	r3, [r0, #16]
 800a718:	2d09      	cmp	r5, #9
 800a71a:	dd18      	ble.n	800a74e <__s2b+0x76>
 800a71c:	0023      	movs	r3, r4
 800a71e:	3309      	adds	r3, #9
 800a720:	001f      	movs	r7, r3
 800a722:	9300      	str	r3, [sp, #0]
 800a724:	1964      	adds	r4, r4, r5
 800a726:	783b      	ldrb	r3, [r7, #0]
 800a728:	220a      	movs	r2, #10
 800a72a:	0030      	movs	r0, r6
 800a72c:	3b30      	subs	r3, #48	; 0x30
 800a72e:	f7ff ff8f 	bl	800a650 <__multadd>
 800a732:	3701      	adds	r7, #1
 800a734:	0001      	movs	r1, r0
 800a736:	42a7      	cmp	r7, r4
 800a738:	d1f5      	bne.n	800a726 <__s2b+0x4e>
 800a73a:	002c      	movs	r4, r5
 800a73c:	9b00      	ldr	r3, [sp, #0]
 800a73e:	3c08      	subs	r4, #8
 800a740:	191c      	adds	r4, r3, r4
 800a742:	002f      	movs	r7, r5
 800a744:	9b01      	ldr	r3, [sp, #4]
 800a746:	429f      	cmp	r7, r3
 800a748:	db04      	blt.n	800a754 <__s2b+0x7c>
 800a74a:	0008      	movs	r0, r1
 800a74c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a74e:	2509      	movs	r5, #9
 800a750:	340a      	adds	r4, #10
 800a752:	e7f6      	b.n	800a742 <__s2b+0x6a>
 800a754:	1b63      	subs	r3, r4, r5
 800a756:	5ddb      	ldrb	r3, [r3, r7]
 800a758:	220a      	movs	r2, #10
 800a75a:	0030      	movs	r0, r6
 800a75c:	3b30      	subs	r3, #48	; 0x30
 800a75e:	f7ff ff77 	bl	800a650 <__multadd>
 800a762:	3701      	adds	r7, #1
 800a764:	0001      	movs	r1, r0
 800a766:	e7ed      	b.n	800a744 <__s2b+0x6c>
 800a768:	0800c1a7 	.word	0x0800c1a7
 800a76c:	0800c234 	.word	0x0800c234

0800a770 <__hi0bits>:
 800a770:	0003      	movs	r3, r0
 800a772:	0c02      	lsrs	r2, r0, #16
 800a774:	2000      	movs	r0, #0
 800a776:	4282      	cmp	r2, r0
 800a778:	d101      	bne.n	800a77e <__hi0bits+0xe>
 800a77a:	041b      	lsls	r3, r3, #16
 800a77c:	3010      	adds	r0, #16
 800a77e:	0e1a      	lsrs	r2, r3, #24
 800a780:	d101      	bne.n	800a786 <__hi0bits+0x16>
 800a782:	3008      	adds	r0, #8
 800a784:	021b      	lsls	r3, r3, #8
 800a786:	0f1a      	lsrs	r2, r3, #28
 800a788:	d101      	bne.n	800a78e <__hi0bits+0x1e>
 800a78a:	3004      	adds	r0, #4
 800a78c:	011b      	lsls	r3, r3, #4
 800a78e:	0f9a      	lsrs	r2, r3, #30
 800a790:	d101      	bne.n	800a796 <__hi0bits+0x26>
 800a792:	3002      	adds	r0, #2
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	2b00      	cmp	r3, #0
 800a798:	db03      	blt.n	800a7a2 <__hi0bits+0x32>
 800a79a:	3001      	adds	r0, #1
 800a79c:	005b      	lsls	r3, r3, #1
 800a79e:	d400      	bmi.n	800a7a2 <__hi0bits+0x32>
 800a7a0:	2020      	movs	r0, #32
 800a7a2:	4770      	bx	lr

0800a7a4 <__lo0bits>:
 800a7a4:	6803      	ldr	r3, [r0, #0]
 800a7a6:	0002      	movs	r2, r0
 800a7a8:	2107      	movs	r1, #7
 800a7aa:	0018      	movs	r0, r3
 800a7ac:	4008      	ands	r0, r1
 800a7ae:	420b      	tst	r3, r1
 800a7b0:	d00d      	beq.n	800a7ce <__lo0bits+0x2a>
 800a7b2:	3906      	subs	r1, #6
 800a7b4:	2000      	movs	r0, #0
 800a7b6:	420b      	tst	r3, r1
 800a7b8:	d105      	bne.n	800a7c6 <__lo0bits+0x22>
 800a7ba:	3002      	adds	r0, #2
 800a7bc:	4203      	tst	r3, r0
 800a7be:	d003      	beq.n	800a7c8 <__lo0bits+0x24>
 800a7c0:	40cb      	lsrs	r3, r1
 800a7c2:	0008      	movs	r0, r1
 800a7c4:	6013      	str	r3, [r2, #0]
 800a7c6:	4770      	bx	lr
 800a7c8:	089b      	lsrs	r3, r3, #2
 800a7ca:	6013      	str	r3, [r2, #0]
 800a7cc:	e7fb      	b.n	800a7c6 <__lo0bits+0x22>
 800a7ce:	b299      	uxth	r1, r3
 800a7d0:	2900      	cmp	r1, #0
 800a7d2:	d101      	bne.n	800a7d8 <__lo0bits+0x34>
 800a7d4:	2010      	movs	r0, #16
 800a7d6:	0c1b      	lsrs	r3, r3, #16
 800a7d8:	b2d9      	uxtb	r1, r3
 800a7da:	2900      	cmp	r1, #0
 800a7dc:	d101      	bne.n	800a7e2 <__lo0bits+0x3e>
 800a7de:	3008      	adds	r0, #8
 800a7e0:	0a1b      	lsrs	r3, r3, #8
 800a7e2:	0719      	lsls	r1, r3, #28
 800a7e4:	d101      	bne.n	800a7ea <__lo0bits+0x46>
 800a7e6:	3004      	adds	r0, #4
 800a7e8:	091b      	lsrs	r3, r3, #4
 800a7ea:	0799      	lsls	r1, r3, #30
 800a7ec:	d101      	bne.n	800a7f2 <__lo0bits+0x4e>
 800a7ee:	3002      	adds	r0, #2
 800a7f0:	089b      	lsrs	r3, r3, #2
 800a7f2:	07d9      	lsls	r1, r3, #31
 800a7f4:	d4e9      	bmi.n	800a7ca <__lo0bits+0x26>
 800a7f6:	3001      	adds	r0, #1
 800a7f8:	085b      	lsrs	r3, r3, #1
 800a7fa:	d1e6      	bne.n	800a7ca <__lo0bits+0x26>
 800a7fc:	2020      	movs	r0, #32
 800a7fe:	e7e2      	b.n	800a7c6 <__lo0bits+0x22>

0800a800 <__i2b>:
 800a800:	b510      	push	{r4, lr}
 800a802:	000c      	movs	r4, r1
 800a804:	2101      	movs	r1, #1
 800a806:	f7ff febb 	bl	800a580 <_Balloc>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d106      	bne.n	800a81c <__i2b+0x1c>
 800a80e:	21a0      	movs	r1, #160	; 0xa0
 800a810:	0002      	movs	r2, r0
 800a812:	4b04      	ldr	r3, [pc, #16]	; (800a824 <__i2b+0x24>)
 800a814:	4804      	ldr	r0, [pc, #16]	; (800a828 <__i2b+0x28>)
 800a816:	0049      	lsls	r1, r1, #1
 800a818:	f000 fd30 	bl	800b27c <__assert_func>
 800a81c:	2301      	movs	r3, #1
 800a81e:	6144      	str	r4, [r0, #20]
 800a820:	6103      	str	r3, [r0, #16]
 800a822:	bd10      	pop	{r4, pc}
 800a824:	0800c1a7 	.word	0x0800c1a7
 800a828:	0800c234 	.word	0x0800c234

0800a82c <__multiply>:
 800a82c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a82e:	690b      	ldr	r3, [r1, #16]
 800a830:	0014      	movs	r4, r2
 800a832:	6912      	ldr	r2, [r2, #16]
 800a834:	000d      	movs	r5, r1
 800a836:	b089      	sub	sp, #36	; 0x24
 800a838:	4293      	cmp	r3, r2
 800a83a:	da01      	bge.n	800a840 <__multiply+0x14>
 800a83c:	0025      	movs	r5, r4
 800a83e:	000c      	movs	r4, r1
 800a840:	692f      	ldr	r7, [r5, #16]
 800a842:	6926      	ldr	r6, [r4, #16]
 800a844:	6869      	ldr	r1, [r5, #4]
 800a846:	19bb      	adds	r3, r7, r6
 800a848:	9302      	str	r3, [sp, #8]
 800a84a:	68ab      	ldr	r3, [r5, #8]
 800a84c:	19ba      	adds	r2, r7, r6
 800a84e:	4293      	cmp	r3, r2
 800a850:	da00      	bge.n	800a854 <__multiply+0x28>
 800a852:	3101      	adds	r1, #1
 800a854:	f7ff fe94 	bl	800a580 <_Balloc>
 800a858:	9001      	str	r0, [sp, #4]
 800a85a:	2800      	cmp	r0, #0
 800a85c:	d106      	bne.n	800a86c <__multiply+0x40>
 800a85e:	215e      	movs	r1, #94	; 0x5e
 800a860:	0002      	movs	r2, r0
 800a862:	4b48      	ldr	r3, [pc, #288]	; (800a984 <__multiply+0x158>)
 800a864:	4848      	ldr	r0, [pc, #288]	; (800a988 <__multiply+0x15c>)
 800a866:	31ff      	adds	r1, #255	; 0xff
 800a868:	f000 fd08 	bl	800b27c <__assert_func>
 800a86c:	9b01      	ldr	r3, [sp, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	3314      	adds	r3, #20
 800a872:	469c      	mov	ip, r3
 800a874:	19bb      	adds	r3, r7, r6
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	4463      	add	r3, ip
 800a87a:	9303      	str	r3, [sp, #12]
 800a87c:	4663      	mov	r3, ip
 800a87e:	9903      	ldr	r1, [sp, #12]
 800a880:	428b      	cmp	r3, r1
 800a882:	d32c      	bcc.n	800a8de <__multiply+0xb2>
 800a884:	002b      	movs	r3, r5
 800a886:	0022      	movs	r2, r4
 800a888:	3314      	adds	r3, #20
 800a88a:	00bf      	lsls	r7, r7, #2
 800a88c:	3214      	adds	r2, #20
 800a88e:	9306      	str	r3, [sp, #24]
 800a890:	00b6      	lsls	r6, r6, #2
 800a892:	19db      	adds	r3, r3, r7
 800a894:	9304      	str	r3, [sp, #16]
 800a896:	1993      	adds	r3, r2, r6
 800a898:	9307      	str	r3, [sp, #28]
 800a89a:	2304      	movs	r3, #4
 800a89c:	9305      	str	r3, [sp, #20]
 800a89e:	002b      	movs	r3, r5
 800a8a0:	9904      	ldr	r1, [sp, #16]
 800a8a2:	3315      	adds	r3, #21
 800a8a4:	9200      	str	r2, [sp, #0]
 800a8a6:	4299      	cmp	r1, r3
 800a8a8:	d305      	bcc.n	800a8b6 <__multiply+0x8a>
 800a8aa:	1b4b      	subs	r3, r1, r5
 800a8ac:	3b15      	subs	r3, #21
 800a8ae:	089b      	lsrs	r3, r3, #2
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	009b      	lsls	r3, r3, #2
 800a8b4:	9305      	str	r3, [sp, #20]
 800a8b6:	9b07      	ldr	r3, [sp, #28]
 800a8b8:	9a00      	ldr	r2, [sp, #0]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d311      	bcc.n	800a8e2 <__multiply+0xb6>
 800a8be:	9b02      	ldr	r3, [sp, #8]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	dd06      	ble.n	800a8d2 <__multiply+0xa6>
 800a8c4:	9b03      	ldr	r3, [sp, #12]
 800a8c6:	3b04      	subs	r3, #4
 800a8c8:	9303      	str	r3, [sp, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	9300      	str	r3, [sp, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d053      	beq.n	800a97a <__multiply+0x14e>
 800a8d2:	9b01      	ldr	r3, [sp, #4]
 800a8d4:	9a02      	ldr	r2, [sp, #8]
 800a8d6:	0018      	movs	r0, r3
 800a8d8:	611a      	str	r2, [r3, #16]
 800a8da:	b009      	add	sp, #36	; 0x24
 800a8dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8de:	c304      	stmia	r3!, {r2}
 800a8e0:	e7cd      	b.n	800a87e <__multiply+0x52>
 800a8e2:	9b00      	ldr	r3, [sp, #0]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	b298      	uxth	r0, r3
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	d01b      	beq.n	800a924 <__multiply+0xf8>
 800a8ec:	4667      	mov	r7, ip
 800a8ee:	2400      	movs	r4, #0
 800a8f0:	9e06      	ldr	r6, [sp, #24]
 800a8f2:	ce02      	ldmia	r6!, {r1}
 800a8f4:	683a      	ldr	r2, [r7, #0]
 800a8f6:	b28b      	uxth	r3, r1
 800a8f8:	4343      	muls	r3, r0
 800a8fa:	b292      	uxth	r2, r2
 800a8fc:	189b      	adds	r3, r3, r2
 800a8fe:	191b      	adds	r3, r3, r4
 800a900:	0c0c      	lsrs	r4, r1, #16
 800a902:	4344      	muls	r4, r0
 800a904:	683a      	ldr	r2, [r7, #0]
 800a906:	0c11      	lsrs	r1, r2, #16
 800a908:	1861      	adds	r1, r4, r1
 800a90a:	0c1c      	lsrs	r4, r3, #16
 800a90c:	1909      	adds	r1, r1, r4
 800a90e:	0c0c      	lsrs	r4, r1, #16
 800a910:	b29b      	uxth	r3, r3
 800a912:	0409      	lsls	r1, r1, #16
 800a914:	430b      	orrs	r3, r1
 800a916:	c708      	stmia	r7!, {r3}
 800a918:	9b04      	ldr	r3, [sp, #16]
 800a91a:	42b3      	cmp	r3, r6
 800a91c:	d8e9      	bhi.n	800a8f2 <__multiply+0xc6>
 800a91e:	4663      	mov	r3, ip
 800a920:	9a05      	ldr	r2, [sp, #20]
 800a922:	509c      	str	r4, [r3, r2]
 800a924:	9b00      	ldr	r3, [sp, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	0c1e      	lsrs	r6, r3, #16
 800a92a:	d020      	beq.n	800a96e <__multiply+0x142>
 800a92c:	4663      	mov	r3, ip
 800a92e:	002c      	movs	r4, r5
 800a930:	4660      	mov	r0, ip
 800a932:	2700      	movs	r7, #0
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3414      	adds	r4, #20
 800a938:	6822      	ldr	r2, [r4, #0]
 800a93a:	b29b      	uxth	r3, r3
 800a93c:	b291      	uxth	r1, r2
 800a93e:	4371      	muls	r1, r6
 800a940:	6802      	ldr	r2, [r0, #0]
 800a942:	0c12      	lsrs	r2, r2, #16
 800a944:	1889      	adds	r1, r1, r2
 800a946:	19cf      	adds	r7, r1, r7
 800a948:	0439      	lsls	r1, r7, #16
 800a94a:	430b      	orrs	r3, r1
 800a94c:	6003      	str	r3, [r0, #0]
 800a94e:	cc02      	ldmia	r4!, {r1}
 800a950:	6843      	ldr	r3, [r0, #4]
 800a952:	0c09      	lsrs	r1, r1, #16
 800a954:	4371      	muls	r1, r6
 800a956:	b29b      	uxth	r3, r3
 800a958:	0c3f      	lsrs	r7, r7, #16
 800a95a:	18cb      	adds	r3, r1, r3
 800a95c:	9a04      	ldr	r2, [sp, #16]
 800a95e:	19db      	adds	r3, r3, r7
 800a960:	0c1f      	lsrs	r7, r3, #16
 800a962:	3004      	adds	r0, #4
 800a964:	42a2      	cmp	r2, r4
 800a966:	d8e7      	bhi.n	800a938 <__multiply+0x10c>
 800a968:	4662      	mov	r2, ip
 800a96a:	9905      	ldr	r1, [sp, #20]
 800a96c:	5053      	str	r3, [r2, r1]
 800a96e:	9b00      	ldr	r3, [sp, #0]
 800a970:	3304      	adds	r3, #4
 800a972:	9300      	str	r3, [sp, #0]
 800a974:	2304      	movs	r3, #4
 800a976:	449c      	add	ip, r3
 800a978:	e79d      	b.n	800a8b6 <__multiply+0x8a>
 800a97a:	9b02      	ldr	r3, [sp, #8]
 800a97c:	3b01      	subs	r3, #1
 800a97e:	9302      	str	r3, [sp, #8]
 800a980:	e79d      	b.n	800a8be <__multiply+0x92>
 800a982:	46c0      	nop			; (mov r8, r8)
 800a984:	0800c1a7 	.word	0x0800c1a7
 800a988:	0800c234 	.word	0x0800c234

0800a98c <__pow5mult>:
 800a98c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a98e:	2303      	movs	r3, #3
 800a990:	0015      	movs	r5, r2
 800a992:	0007      	movs	r7, r0
 800a994:	000e      	movs	r6, r1
 800a996:	401a      	ands	r2, r3
 800a998:	421d      	tst	r5, r3
 800a99a:	d008      	beq.n	800a9ae <__pow5mult+0x22>
 800a99c:	4925      	ldr	r1, [pc, #148]	; (800aa34 <__pow5mult+0xa8>)
 800a99e:	3a01      	subs	r2, #1
 800a9a0:	0092      	lsls	r2, r2, #2
 800a9a2:	5852      	ldr	r2, [r2, r1]
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	0031      	movs	r1, r6
 800a9a8:	f7ff fe52 	bl	800a650 <__multadd>
 800a9ac:	0006      	movs	r6, r0
 800a9ae:	10ad      	asrs	r5, r5, #2
 800a9b0:	d03d      	beq.n	800aa2e <__pow5mult+0xa2>
 800a9b2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a9b4:	2c00      	cmp	r4, #0
 800a9b6:	d10f      	bne.n	800a9d8 <__pow5mult+0x4c>
 800a9b8:	2010      	movs	r0, #16
 800a9ba:	f7fc fd19 	bl	80073f0 <malloc>
 800a9be:	1e02      	subs	r2, r0, #0
 800a9c0:	6278      	str	r0, [r7, #36]	; 0x24
 800a9c2:	d105      	bne.n	800a9d0 <__pow5mult+0x44>
 800a9c4:	21d7      	movs	r1, #215	; 0xd7
 800a9c6:	4b1c      	ldr	r3, [pc, #112]	; (800aa38 <__pow5mult+0xac>)
 800a9c8:	481c      	ldr	r0, [pc, #112]	; (800aa3c <__pow5mult+0xb0>)
 800a9ca:	0049      	lsls	r1, r1, #1
 800a9cc:	f000 fc56 	bl	800b27c <__assert_func>
 800a9d0:	6044      	str	r4, [r0, #4]
 800a9d2:	6084      	str	r4, [r0, #8]
 800a9d4:	6004      	str	r4, [r0, #0]
 800a9d6:	60c4      	str	r4, [r0, #12]
 800a9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9da:	689c      	ldr	r4, [r3, #8]
 800a9dc:	9301      	str	r3, [sp, #4]
 800a9de:	2c00      	cmp	r4, #0
 800a9e0:	d108      	bne.n	800a9f4 <__pow5mult+0x68>
 800a9e2:	0038      	movs	r0, r7
 800a9e4:	4916      	ldr	r1, [pc, #88]	; (800aa40 <__pow5mult+0xb4>)
 800a9e6:	f7ff ff0b 	bl	800a800 <__i2b>
 800a9ea:	9b01      	ldr	r3, [sp, #4]
 800a9ec:	0004      	movs	r4, r0
 800a9ee:	6098      	str	r0, [r3, #8]
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	6003      	str	r3, [r0, #0]
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	421d      	tst	r5, r3
 800a9f8:	d00a      	beq.n	800aa10 <__pow5mult+0x84>
 800a9fa:	0031      	movs	r1, r6
 800a9fc:	0022      	movs	r2, r4
 800a9fe:	0038      	movs	r0, r7
 800aa00:	f7ff ff14 	bl	800a82c <__multiply>
 800aa04:	0031      	movs	r1, r6
 800aa06:	9001      	str	r0, [sp, #4]
 800aa08:	0038      	movs	r0, r7
 800aa0a:	f7ff fdfd 	bl	800a608 <_Bfree>
 800aa0e:	9e01      	ldr	r6, [sp, #4]
 800aa10:	106d      	asrs	r5, r5, #1
 800aa12:	d00c      	beq.n	800aa2e <__pow5mult+0xa2>
 800aa14:	6820      	ldr	r0, [r4, #0]
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d107      	bne.n	800aa2a <__pow5mult+0x9e>
 800aa1a:	0022      	movs	r2, r4
 800aa1c:	0021      	movs	r1, r4
 800aa1e:	0038      	movs	r0, r7
 800aa20:	f7ff ff04 	bl	800a82c <__multiply>
 800aa24:	2300      	movs	r3, #0
 800aa26:	6020      	str	r0, [r4, #0]
 800aa28:	6003      	str	r3, [r0, #0]
 800aa2a:	0004      	movs	r4, r0
 800aa2c:	e7e2      	b.n	800a9f4 <__pow5mult+0x68>
 800aa2e:	0030      	movs	r0, r6
 800aa30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa32:	46c0      	nop			; (mov r8, r8)
 800aa34:	0800c380 	.word	0x0800c380
 800aa38:	0800c135 	.word	0x0800c135
 800aa3c:	0800c234 	.word	0x0800c234
 800aa40:	00000271 	.word	0x00000271

0800aa44 <__lshift>:
 800aa44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa46:	000c      	movs	r4, r1
 800aa48:	0017      	movs	r7, r2
 800aa4a:	6923      	ldr	r3, [r4, #16]
 800aa4c:	1155      	asrs	r5, r2, #5
 800aa4e:	b087      	sub	sp, #28
 800aa50:	18eb      	adds	r3, r5, r3
 800aa52:	9302      	str	r3, [sp, #8]
 800aa54:	3301      	adds	r3, #1
 800aa56:	9301      	str	r3, [sp, #4]
 800aa58:	6849      	ldr	r1, [r1, #4]
 800aa5a:	68a3      	ldr	r3, [r4, #8]
 800aa5c:	9004      	str	r0, [sp, #16]
 800aa5e:	9a01      	ldr	r2, [sp, #4]
 800aa60:	4293      	cmp	r3, r2
 800aa62:	db10      	blt.n	800aa86 <__lshift+0x42>
 800aa64:	9804      	ldr	r0, [sp, #16]
 800aa66:	f7ff fd8b 	bl	800a580 <_Balloc>
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	0002      	movs	r2, r0
 800aa6e:	0006      	movs	r6, r0
 800aa70:	0019      	movs	r1, r3
 800aa72:	3214      	adds	r2, #20
 800aa74:	4298      	cmp	r0, r3
 800aa76:	d10c      	bne.n	800aa92 <__lshift+0x4e>
 800aa78:	21da      	movs	r1, #218	; 0xda
 800aa7a:	0002      	movs	r2, r0
 800aa7c:	4b26      	ldr	r3, [pc, #152]	; (800ab18 <__lshift+0xd4>)
 800aa7e:	4827      	ldr	r0, [pc, #156]	; (800ab1c <__lshift+0xd8>)
 800aa80:	31ff      	adds	r1, #255	; 0xff
 800aa82:	f000 fbfb 	bl	800b27c <__assert_func>
 800aa86:	3101      	adds	r1, #1
 800aa88:	005b      	lsls	r3, r3, #1
 800aa8a:	e7e8      	b.n	800aa5e <__lshift+0x1a>
 800aa8c:	0098      	lsls	r0, r3, #2
 800aa8e:	5011      	str	r1, [r2, r0]
 800aa90:	3301      	adds	r3, #1
 800aa92:	42ab      	cmp	r3, r5
 800aa94:	dbfa      	blt.n	800aa8c <__lshift+0x48>
 800aa96:	43eb      	mvns	r3, r5
 800aa98:	17db      	asrs	r3, r3, #31
 800aa9a:	401d      	ands	r5, r3
 800aa9c:	211f      	movs	r1, #31
 800aa9e:	0023      	movs	r3, r4
 800aaa0:	0038      	movs	r0, r7
 800aaa2:	00ad      	lsls	r5, r5, #2
 800aaa4:	1955      	adds	r5, r2, r5
 800aaa6:	6922      	ldr	r2, [r4, #16]
 800aaa8:	3314      	adds	r3, #20
 800aaaa:	0092      	lsls	r2, r2, #2
 800aaac:	4008      	ands	r0, r1
 800aaae:	4684      	mov	ip, r0
 800aab0:	189a      	adds	r2, r3, r2
 800aab2:	420f      	tst	r7, r1
 800aab4:	d02a      	beq.n	800ab0c <__lshift+0xc8>
 800aab6:	3101      	adds	r1, #1
 800aab8:	1a09      	subs	r1, r1, r0
 800aaba:	9105      	str	r1, [sp, #20]
 800aabc:	2100      	movs	r1, #0
 800aabe:	9503      	str	r5, [sp, #12]
 800aac0:	4667      	mov	r7, ip
 800aac2:	6818      	ldr	r0, [r3, #0]
 800aac4:	40b8      	lsls	r0, r7
 800aac6:	4301      	orrs	r1, r0
 800aac8:	9803      	ldr	r0, [sp, #12]
 800aaca:	c002      	stmia	r0!, {r1}
 800aacc:	cb02      	ldmia	r3!, {r1}
 800aace:	9003      	str	r0, [sp, #12]
 800aad0:	9805      	ldr	r0, [sp, #20]
 800aad2:	40c1      	lsrs	r1, r0
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d8f3      	bhi.n	800aac0 <__lshift+0x7c>
 800aad8:	0020      	movs	r0, r4
 800aada:	3015      	adds	r0, #21
 800aadc:	2304      	movs	r3, #4
 800aade:	4282      	cmp	r2, r0
 800aae0:	d304      	bcc.n	800aaec <__lshift+0xa8>
 800aae2:	1b13      	subs	r3, r2, r4
 800aae4:	3b15      	subs	r3, #21
 800aae6:	089b      	lsrs	r3, r3, #2
 800aae8:	3301      	adds	r3, #1
 800aaea:	009b      	lsls	r3, r3, #2
 800aaec:	50e9      	str	r1, [r5, r3]
 800aaee:	2900      	cmp	r1, #0
 800aaf0:	d002      	beq.n	800aaf8 <__lshift+0xb4>
 800aaf2:	9b02      	ldr	r3, [sp, #8]
 800aaf4:	3302      	adds	r3, #2
 800aaf6:	9301      	str	r3, [sp, #4]
 800aaf8:	9b01      	ldr	r3, [sp, #4]
 800aafa:	9804      	ldr	r0, [sp, #16]
 800aafc:	3b01      	subs	r3, #1
 800aafe:	0021      	movs	r1, r4
 800ab00:	6133      	str	r3, [r6, #16]
 800ab02:	f7ff fd81 	bl	800a608 <_Bfree>
 800ab06:	0030      	movs	r0, r6
 800ab08:	b007      	add	sp, #28
 800ab0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab0c:	cb02      	ldmia	r3!, {r1}
 800ab0e:	c502      	stmia	r5!, {r1}
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d8fb      	bhi.n	800ab0c <__lshift+0xc8>
 800ab14:	e7f0      	b.n	800aaf8 <__lshift+0xb4>
 800ab16:	46c0      	nop			; (mov r8, r8)
 800ab18:	0800c1a7 	.word	0x0800c1a7
 800ab1c:	0800c234 	.word	0x0800c234

0800ab20 <__mcmp>:
 800ab20:	6902      	ldr	r2, [r0, #16]
 800ab22:	690b      	ldr	r3, [r1, #16]
 800ab24:	b530      	push	{r4, r5, lr}
 800ab26:	0004      	movs	r4, r0
 800ab28:	1ad0      	subs	r0, r2, r3
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d10d      	bne.n	800ab4a <__mcmp+0x2a>
 800ab2e:	009b      	lsls	r3, r3, #2
 800ab30:	3414      	adds	r4, #20
 800ab32:	3114      	adds	r1, #20
 800ab34:	18e2      	adds	r2, r4, r3
 800ab36:	18c9      	adds	r1, r1, r3
 800ab38:	3a04      	subs	r2, #4
 800ab3a:	3904      	subs	r1, #4
 800ab3c:	6815      	ldr	r5, [r2, #0]
 800ab3e:	680b      	ldr	r3, [r1, #0]
 800ab40:	429d      	cmp	r5, r3
 800ab42:	d003      	beq.n	800ab4c <__mcmp+0x2c>
 800ab44:	2001      	movs	r0, #1
 800ab46:	429d      	cmp	r5, r3
 800ab48:	d303      	bcc.n	800ab52 <__mcmp+0x32>
 800ab4a:	bd30      	pop	{r4, r5, pc}
 800ab4c:	4294      	cmp	r4, r2
 800ab4e:	d3f3      	bcc.n	800ab38 <__mcmp+0x18>
 800ab50:	e7fb      	b.n	800ab4a <__mcmp+0x2a>
 800ab52:	4240      	negs	r0, r0
 800ab54:	e7f9      	b.n	800ab4a <__mcmp+0x2a>
	...

0800ab58 <__mdiff>:
 800ab58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab5a:	000e      	movs	r6, r1
 800ab5c:	0007      	movs	r7, r0
 800ab5e:	0011      	movs	r1, r2
 800ab60:	0030      	movs	r0, r6
 800ab62:	b087      	sub	sp, #28
 800ab64:	0014      	movs	r4, r2
 800ab66:	f7ff ffdb 	bl	800ab20 <__mcmp>
 800ab6a:	1e05      	subs	r5, r0, #0
 800ab6c:	d110      	bne.n	800ab90 <__mdiff+0x38>
 800ab6e:	0001      	movs	r1, r0
 800ab70:	0038      	movs	r0, r7
 800ab72:	f7ff fd05 	bl	800a580 <_Balloc>
 800ab76:	1e02      	subs	r2, r0, #0
 800ab78:	d104      	bne.n	800ab84 <__mdiff+0x2c>
 800ab7a:	4b40      	ldr	r3, [pc, #256]	; (800ac7c <__mdiff+0x124>)
 800ab7c:	4940      	ldr	r1, [pc, #256]	; (800ac80 <__mdiff+0x128>)
 800ab7e:	4841      	ldr	r0, [pc, #260]	; (800ac84 <__mdiff+0x12c>)
 800ab80:	f000 fb7c 	bl	800b27c <__assert_func>
 800ab84:	2301      	movs	r3, #1
 800ab86:	6145      	str	r5, [r0, #20]
 800ab88:	6103      	str	r3, [r0, #16]
 800ab8a:	0010      	movs	r0, r2
 800ab8c:	b007      	add	sp, #28
 800ab8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab90:	2301      	movs	r3, #1
 800ab92:	9301      	str	r3, [sp, #4]
 800ab94:	2800      	cmp	r0, #0
 800ab96:	db04      	blt.n	800aba2 <__mdiff+0x4a>
 800ab98:	0023      	movs	r3, r4
 800ab9a:	0034      	movs	r4, r6
 800ab9c:	001e      	movs	r6, r3
 800ab9e:	2300      	movs	r3, #0
 800aba0:	9301      	str	r3, [sp, #4]
 800aba2:	0038      	movs	r0, r7
 800aba4:	6861      	ldr	r1, [r4, #4]
 800aba6:	f7ff fceb 	bl	800a580 <_Balloc>
 800abaa:	1e02      	subs	r2, r0, #0
 800abac:	d103      	bne.n	800abb6 <__mdiff+0x5e>
 800abae:	2190      	movs	r1, #144	; 0x90
 800abb0:	4b32      	ldr	r3, [pc, #200]	; (800ac7c <__mdiff+0x124>)
 800abb2:	0089      	lsls	r1, r1, #2
 800abb4:	e7e3      	b.n	800ab7e <__mdiff+0x26>
 800abb6:	9b01      	ldr	r3, [sp, #4]
 800abb8:	2700      	movs	r7, #0
 800abba:	60c3      	str	r3, [r0, #12]
 800abbc:	6920      	ldr	r0, [r4, #16]
 800abbe:	3414      	adds	r4, #20
 800abc0:	9401      	str	r4, [sp, #4]
 800abc2:	9b01      	ldr	r3, [sp, #4]
 800abc4:	0084      	lsls	r4, r0, #2
 800abc6:	191b      	adds	r3, r3, r4
 800abc8:	0034      	movs	r4, r6
 800abca:	9302      	str	r3, [sp, #8]
 800abcc:	6933      	ldr	r3, [r6, #16]
 800abce:	3414      	adds	r4, #20
 800abd0:	0099      	lsls	r1, r3, #2
 800abd2:	1863      	adds	r3, r4, r1
 800abd4:	9303      	str	r3, [sp, #12]
 800abd6:	0013      	movs	r3, r2
 800abd8:	3314      	adds	r3, #20
 800abda:	469c      	mov	ip, r3
 800abdc:	9305      	str	r3, [sp, #20]
 800abde:	9b01      	ldr	r3, [sp, #4]
 800abe0:	9304      	str	r3, [sp, #16]
 800abe2:	9b04      	ldr	r3, [sp, #16]
 800abe4:	cc02      	ldmia	r4!, {r1}
 800abe6:	cb20      	ldmia	r3!, {r5}
 800abe8:	9304      	str	r3, [sp, #16]
 800abea:	b2ab      	uxth	r3, r5
 800abec:	19df      	adds	r7, r3, r7
 800abee:	b28b      	uxth	r3, r1
 800abf0:	1afb      	subs	r3, r7, r3
 800abf2:	0c09      	lsrs	r1, r1, #16
 800abf4:	0c2d      	lsrs	r5, r5, #16
 800abf6:	1a6d      	subs	r5, r5, r1
 800abf8:	1419      	asrs	r1, r3, #16
 800abfa:	186d      	adds	r5, r5, r1
 800abfc:	4661      	mov	r1, ip
 800abfe:	142f      	asrs	r7, r5, #16
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	042d      	lsls	r5, r5, #16
 800ac04:	432b      	orrs	r3, r5
 800ac06:	c108      	stmia	r1!, {r3}
 800ac08:	9b03      	ldr	r3, [sp, #12]
 800ac0a:	468c      	mov	ip, r1
 800ac0c:	42a3      	cmp	r3, r4
 800ac0e:	d8e8      	bhi.n	800abe2 <__mdiff+0x8a>
 800ac10:	0031      	movs	r1, r6
 800ac12:	9c03      	ldr	r4, [sp, #12]
 800ac14:	3115      	adds	r1, #21
 800ac16:	2304      	movs	r3, #4
 800ac18:	428c      	cmp	r4, r1
 800ac1a:	d304      	bcc.n	800ac26 <__mdiff+0xce>
 800ac1c:	1ba3      	subs	r3, r4, r6
 800ac1e:	3b15      	subs	r3, #21
 800ac20:	089b      	lsrs	r3, r3, #2
 800ac22:	3301      	adds	r3, #1
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	9901      	ldr	r1, [sp, #4]
 800ac28:	18cc      	adds	r4, r1, r3
 800ac2a:	9905      	ldr	r1, [sp, #20]
 800ac2c:	0026      	movs	r6, r4
 800ac2e:	18cb      	adds	r3, r1, r3
 800ac30:	469c      	mov	ip, r3
 800ac32:	9902      	ldr	r1, [sp, #8]
 800ac34:	428e      	cmp	r6, r1
 800ac36:	d310      	bcc.n	800ac5a <__mdiff+0x102>
 800ac38:	9e02      	ldr	r6, [sp, #8]
 800ac3a:	1ee1      	subs	r1, r4, #3
 800ac3c:	2500      	movs	r5, #0
 800ac3e:	428e      	cmp	r6, r1
 800ac40:	d304      	bcc.n	800ac4c <__mdiff+0xf4>
 800ac42:	0031      	movs	r1, r6
 800ac44:	3103      	adds	r1, #3
 800ac46:	1b0c      	subs	r4, r1, r4
 800ac48:	08a4      	lsrs	r4, r4, #2
 800ac4a:	00a5      	lsls	r5, r4, #2
 800ac4c:	195b      	adds	r3, r3, r5
 800ac4e:	3b04      	subs	r3, #4
 800ac50:	6819      	ldr	r1, [r3, #0]
 800ac52:	2900      	cmp	r1, #0
 800ac54:	d00f      	beq.n	800ac76 <__mdiff+0x11e>
 800ac56:	6110      	str	r0, [r2, #16]
 800ac58:	e797      	b.n	800ab8a <__mdiff+0x32>
 800ac5a:	ce02      	ldmia	r6!, {r1}
 800ac5c:	b28d      	uxth	r5, r1
 800ac5e:	19ed      	adds	r5, r5, r7
 800ac60:	0c0f      	lsrs	r7, r1, #16
 800ac62:	1429      	asrs	r1, r5, #16
 800ac64:	1879      	adds	r1, r7, r1
 800ac66:	140f      	asrs	r7, r1, #16
 800ac68:	b2ad      	uxth	r5, r5
 800ac6a:	0409      	lsls	r1, r1, #16
 800ac6c:	430d      	orrs	r5, r1
 800ac6e:	4661      	mov	r1, ip
 800ac70:	c120      	stmia	r1!, {r5}
 800ac72:	468c      	mov	ip, r1
 800ac74:	e7dd      	b.n	800ac32 <__mdiff+0xda>
 800ac76:	3801      	subs	r0, #1
 800ac78:	e7e9      	b.n	800ac4e <__mdiff+0xf6>
 800ac7a:	46c0      	nop			; (mov r8, r8)
 800ac7c:	0800c1a7 	.word	0x0800c1a7
 800ac80:	00000232 	.word	0x00000232
 800ac84:	0800c234 	.word	0x0800c234

0800ac88 <__ulp>:
 800ac88:	4b0f      	ldr	r3, [pc, #60]	; (800acc8 <__ulp+0x40>)
 800ac8a:	4019      	ands	r1, r3
 800ac8c:	4b0f      	ldr	r3, [pc, #60]	; (800accc <__ulp+0x44>)
 800ac8e:	18c9      	adds	r1, r1, r3
 800ac90:	2900      	cmp	r1, #0
 800ac92:	dd04      	ble.n	800ac9e <__ulp+0x16>
 800ac94:	2200      	movs	r2, #0
 800ac96:	000b      	movs	r3, r1
 800ac98:	0010      	movs	r0, r2
 800ac9a:	0019      	movs	r1, r3
 800ac9c:	4770      	bx	lr
 800ac9e:	4249      	negs	r1, r1
 800aca0:	2200      	movs	r2, #0
 800aca2:	2300      	movs	r3, #0
 800aca4:	1509      	asrs	r1, r1, #20
 800aca6:	2913      	cmp	r1, #19
 800aca8:	dc04      	bgt.n	800acb4 <__ulp+0x2c>
 800acaa:	2080      	movs	r0, #128	; 0x80
 800acac:	0300      	lsls	r0, r0, #12
 800acae:	4108      	asrs	r0, r1
 800acb0:	0003      	movs	r3, r0
 800acb2:	e7f1      	b.n	800ac98 <__ulp+0x10>
 800acb4:	3914      	subs	r1, #20
 800acb6:	2001      	movs	r0, #1
 800acb8:	291e      	cmp	r1, #30
 800acba:	dc02      	bgt.n	800acc2 <__ulp+0x3a>
 800acbc:	2080      	movs	r0, #128	; 0x80
 800acbe:	0600      	lsls	r0, r0, #24
 800acc0:	40c8      	lsrs	r0, r1
 800acc2:	0002      	movs	r2, r0
 800acc4:	e7e8      	b.n	800ac98 <__ulp+0x10>
 800acc6:	46c0      	nop			; (mov r8, r8)
 800acc8:	7ff00000 	.word	0x7ff00000
 800accc:	fcc00000 	.word	0xfcc00000

0800acd0 <__b2d>:
 800acd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acd2:	0006      	movs	r6, r0
 800acd4:	6903      	ldr	r3, [r0, #16]
 800acd6:	3614      	adds	r6, #20
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	18f3      	adds	r3, r6, r3
 800acdc:	1f1d      	subs	r5, r3, #4
 800acde:	682c      	ldr	r4, [r5, #0]
 800ace0:	000f      	movs	r7, r1
 800ace2:	0020      	movs	r0, r4
 800ace4:	9301      	str	r3, [sp, #4]
 800ace6:	f7ff fd43 	bl	800a770 <__hi0bits>
 800acea:	2320      	movs	r3, #32
 800acec:	1a1b      	subs	r3, r3, r0
 800acee:	491f      	ldr	r1, [pc, #124]	; (800ad6c <__b2d+0x9c>)
 800acf0:	603b      	str	r3, [r7, #0]
 800acf2:	280a      	cmp	r0, #10
 800acf4:	dc16      	bgt.n	800ad24 <__b2d+0x54>
 800acf6:	230b      	movs	r3, #11
 800acf8:	0027      	movs	r7, r4
 800acfa:	1a1b      	subs	r3, r3, r0
 800acfc:	40df      	lsrs	r7, r3
 800acfe:	4339      	orrs	r1, r7
 800ad00:	469c      	mov	ip, r3
 800ad02:	000b      	movs	r3, r1
 800ad04:	2100      	movs	r1, #0
 800ad06:	42ae      	cmp	r6, r5
 800ad08:	d202      	bcs.n	800ad10 <__b2d+0x40>
 800ad0a:	9901      	ldr	r1, [sp, #4]
 800ad0c:	3908      	subs	r1, #8
 800ad0e:	6809      	ldr	r1, [r1, #0]
 800ad10:	3015      	adds	r0, #21
 800ad12:	4084      	lsls	r4, r0
 800ad14:	4660      	mov	r0, ip
 800ad16:	40c1      	lsrs	r1, r0
 800ad18:	430c      	orrs	r4, r1
 800ad1a:	0022      	movs	r2, r4
 800ad1c:	0010      	movs	r0, r2
 800ad1e:	0019      	movs	r1, r3
 800ad20:	b003      	add	sp, #12
 800ad22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad24:	2700      	movs	r7, #0
 800ad26:	42ae      	cmp	r6, r5
 800ad28:	d202      	bcs.n	800ad30 <__b2d+0x60>
 800ad2a:	9d01      	ldr	r5, [sp, #4]
 800ad2c:	3d08      	subs	r5, #8
 800ad2e:	682f      	ldr	r7, [r5, #0]
 800ad30:	230b      	movs	r3, #11
 800ad32:	425b      	negs	r3, r3
 800ad34:	469c      	mov	ip, r3
 800ad36:	4484      	add	ip, r0
 800ad38:	280b      	cmp	r0, #11
 800ad3a:	d013      	beq.n	800ad64 <__b2d+0x94>
 800ad3c:	4663      	mov	r3, ip
 800ad3e:	2020      	movs	r0, #32
 800ad40:	409c      	lsls	r4, r3
 800ad42:	1ac0      	subs	r0, r0, r3
 800ad44:	003b      	movs	r3, r7
 800ad46:	40c3      	lsrs	r3, r0
 800ad48:	431c      	orrs	r4, r3
 800ad4a:	4321      	orrs	r1, r4
 800ad4c:	000b      	movs	r3, r1
 800ad4e:	2100      	movs	r1, #0
 800ad50:	42b5      	cmp	r5, r6
 800ad52:	d901      	bls.n	800ad58 <__b2d+0x88>
 800ad54:	3d04      	subs	r5, #4
 800ad56:	6829      	ldr	r1, [r5, #0]
 800ad58:	4664      	mov	r4, ip
 800ad5a:	40c1      	lsrs	r1, r0
 800ad5c:	40a7      	lsls	r7, r4
 800ad5e:	430f      	orrs	r7, r1
 800ad60:	003a      	movs	r2, r7
 800ad62:	e7db      	b.n	800ad1c <__b2d+0x4c>
 800ad64:	4321      	orrs	r1, r4
 800ad66:	000b      	movs	r3, r1
 800ad68:	e7fa      	b.n	800ad60 <__b2d+0x90>
 800ad6a:	46c0      	nop			; (mov r8, r8)
 800ad6c:	3ff00000 	.word	0x3ff00000

0800ad70 <__d2b>:
 800ad70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad72:	2101      	movs	r1, #1
 800ad74:	0014      	movs	r4, r2
 800ad76:	001e      	movs	r6, r3
 800ad78:	9f08      	ldr	r7, [sp, #32]
 800ad7a:	f7ff fc01 	bl	800a580 <_Balloc>
 800ad7e:	1e05      	subs	r5, r0, #0
 800ad80:	d105      	bne.n	800ad8e <__d2b+0x1e>
 800ad82:	0002      	movs	r2, r0
 800ad84:	4b26      	ldr	r3, [pc, #152]	; (800ae20 <__d2b+0xb0>)
 800ad86:	4927      	ldr	r1, [pc, #156]	; (800ae24 <__d2b+0xb4>)
 800ad88:	4827      	ldr	r0, [pc, #156]	; (800ae28 <__d2b+0xb8>)
 800ad8a:	f000 fa77 	bl	800b27c <__assert_func>
 800ad8e:	0333      	lsls	r3, r6, #12
 800ad90:	0076      	lsls	r6, r6, #1
 800ad92:	0b1b      	lsrs	r3, r3, #12
 800ad94:	0d76      	lsrs	r6, r6, #21
 800ad96:	d124      	bne.n	800ade2 <__d2b+0x72>
 800ad98:	9301      	str	r3, [sp, #4]
 800ad9a:	2c00      	cmp	r4, #0
 800ad9c:	d027      	beq.n	800adee <__d2b+0x7e>
 800ad9e:	4668      	mov	r0, sp
 800ada0:	9400      	str	r4, [sp, #0]
 800ada2:	f7ff fcff 	bl	800a7a4 <__lo0bits>
 800ada6:	9c00      	ldr	r4, [sp, #0]
 800ada8:	2800      	cmp	r0, #0
 800adaa:	d01e      	beq.n	800adea <__d2b+0x7a>
 800adac:	9b01      	ldr	r3, [sp, #4]
 800adae:	2120      	movs	r1, #32
 800adb0:	001a      	movs	r2, r3
 800adb2:	1a09      	subs	r1, r1, r0
 800adb4:	408a      	lsls	r2, r1
 800adb6:	40c3      	lsrs	r3, r0
 800adb8:	4322      	orrs	r2, r4
 800adba:	616a      	str	r2, [r5, #20]
 800adbc:	9301      	str	r3, [sp, #4]
 800adbe:	9c01      	ldr	r4, [sp, #4]
 800adc0:	61ac      	str	r4, [r5, #24]
 800adc2:	1e63      	subs	r3, r4, #1
 800adc4:	419c      	sbcs	r4, r3
 800adc6:	3401      	adds	r4, #1
 800adc8:	612c      	str	r4, [r5, #16]
 800adca:	2e00      	cmp	r6, #0
 800adcc:	d018      	beq.n	800ae00 <__d2b+0x90>
 800adce:	4b17      	ldr	r3, [pc, #92]	; (800ae2c <__d2b+0xbc>)
 800add0:	18f6      	adds	r6, r6, r3
 800add2:	2335      	movs	r3, #53	; 0x35
 800add4:	1836      	adds	r6, r6, r0
 800add6:	1a18      	subs	r0, r3, r0
 800add8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adda:	603e      	str	r6, [r7, #0]
 800addc:	6018      	str	r0, [r3, #0]
 800adde:	0028      	movs	r0, r5
 800ade0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ade2:	2280      	movs	r2, #128	; 0x80
 800ade4:	0352      	lsls	r2, r2, #13
 800ade6:	4313      	orrs	r3, r2
 800ade8:	e7d6      	b.n	800ad98 <__d2b+0x28>
 800adea:	616c      	str	r4, [r5, #20]
 800adec:	e7e7      	b.n	800adbe <__d2b+0x4e>
 800adee:	a801      	add	r0, sp, #4
 800adf0:	f7ff fcd8 	bl	800a7a4 <__lo0bits>
 800adf4:	2401      	movs	r4, #1
 800adf6:	9b01      	ldr	r3, [sp, #4]
 800adf8:	612c      	str	r4, [r5, #16]
 800adfa:	616b      	str	r3, [r5, #20]
 800adfc:	3020      	adds	r0, #32
 800adfe:	e7e4      	b.n	800adca <__d2b+0x5a>
 800ae00:	4b0b      	ldr	r3, [pc, #44]	; (800ae30 <__d2b+0xc0>)
 800ae02:	18c0      	adds	r0, r0, r3
 800ae04:	4b0b      	ldr	r3, [pc, #44]	; (800ae34 <__d2b+0xc4>)
 800ae06:	6038      	str	r0, [r7, #0]
 800ae08:	18e3      	adds	r3, r4, r3
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	18eb      	adds	r3, r5, r3
 800ae0e:	6958      	ldr	r0, [r3, #20]
 800ae10:	f7ff fcae 	bl	800a770 <__hi0bits>
 800ae14:	0164      	lsls	r4, r4, #5
 800ae16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae18:	1a24      	subs	r4, r4, r0
 800ae1a:	601c      	str	r4, [r3, #0]
 800ae1c:	e7df      	b.n	800adde <__d2b+0x6e>
 800ae1e:	46c0      	nop			; (mov r8, r8)
 800ae20:	0800c1a7 	.word	0x0800c1a7
 800ae24:	0000030a 	.word	0x0000030a
 800ae28:	0800c234 	.word	0x0800c234
 800ae2c:	fffffbcd 	.word	0xfffffbcd
 800ae30:	fffffbce 	.word	0xfffffbce
 800ae34:	3fffffff 	.word	0x3fffffff

0800ae38 <__ratio>:
 800ae38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae3a:	b087      	sub	sp, #28
 800ae3c:	000f      	movs	r7, r1
 800ae3e:	a904      	add	r1, sp, #16
 800ae40:	0006      	movs	r6, r0
 800ae42:	f7ff ff45 	bl	800acd0 <__b2d>
 800ae46:	9000      	str	r0, [sp, #0]
 800ae48:	9101      	str	r1, [sp, #4]
 800ae4a:	9c00      	ldr	r4, [sp, #0]
 800ae4c:	9d01      	ldr	r5, [sp, #4]
 800ae4e:	0038      	movs	r0, r7
 800ae50:	a905      	add	r1, sp, #20
 800ae52:	f7ff ff3d 	bl	800acd0 <__b2d>
 800ae56:	9002      	str	r0, [sp, #8]
 800ae58:	9103      	str	r1, [sp, #12]
 800ae5a:	9a02      	ldr	r2, [sp, #8]
 800ae5c:	9b03      	ldr	r3, [sp, #12]
 800ae5e:	6931      	ldr	r1, [r6, #16]
 800ae60:	6938      	ldr	r0, [r7, #16]
 800ae62:	9e05      	ldr	r6, [sp, #20]
 800ae64:	1a08      	subs	r0, r1, r0
 800ae66:	9904      	ldr	r1, [sp, #16]
 800ae68:	0140      	lsls	r0, r0, #5
 800ae6a:	1b89      	subs	r1, r1, r6
 800ae6c:	1841      	adds	r1, r0, r1
 800ae6e:	0508      	lsls	r0, r1, #20
 800ae70:	2900      	cmp	r1, #0
 800ae72:	dd07      	ble.n	800ae84 <__ratio+0x4c>
 800ae74:	9901      	ldr	r1, [sp, #4]
 800ae76:	1845      	adds	r5, r0, r1
 800ae78:	0020      	movs	r0, r4
 800ae7a:	0029      	movs	r1, r5
 800ae7c:	f7f5 ffaa 	bl	8000dd4 <__aeabi_ddiv>
 800ae80:	b007      	add	sp, #28
 800ae82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae84:	9903      	ldr	r1, [sp, #12]
 800ae86:	1a0b      	subs	r3, r1, r0
 800ae88:	e7f6      	b.n	800ae78 <__ratio+0x40>

0800ae8a <__copybits>:
 800ae8a:	b570      	push	{r4, r5, r6, lr}
 800ae8c:	0014      	movs	r4, r2
 800ae8e:	0005      	movs	r5, r0
 800ae90:	3901      	subs	r1, #1
 800ae92:	6913      	ldr	r3, [r2, #16]
 800ae94:	1149      	asrs	r1, r1, #5
 800ae96:	3101      	adds	r1, #1
 800ae98:	0089      	lsls	r1, r1, #2
 800ae9a:	3414      	adds	r4, #20
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	1841      	adds	r1, r0, r1
 800aea0:	18e3      	adds	r3, r4, r3
 800aea2:	42a3      	cmp	r3, r4
 800aea4:	d80d      	bhi.n	800aec2 <__copybits+0x38>
 800aea6:	0014      	movs	r4, r2
 800aea8:	3411      	adds	r4, #17
 800aeaa:	2500      	movs	r5, #0
 800aeac:	429c      	cmp	r4, r3
 800aeae:	d803      	bhi.n	800aeb8 <__copybits+0x2e>
 800aeb0:	1a9b      	subs	r3, r3, r2
 800aeb2:	3b11      	subs	r3, #17
 800aeb4:	089b      	lsrs	r3, r3, #2
 800aeb6:	009d      	lsls	r5, r3, #2
 800aeb8:	2300      	movs	r3, #0
 800aeba:	1940      	adds	r0, r0, r5
 800aebc:	4281      	cmp	r1, r0
 800aebe:	d803      	bhi.n	800aec8 <__copybits+0x3e>
 800aec0:	bd70      	pop	{r4, r5, r6, pc}
 800aec2:	cc40      	ldmia	r4!, {r6}
 800aec4:	c540      	stmia	r5!, {r6}
 800aec6:	e7ec      	b.n	800aea2 <__copybits+0x18>
 800aec8:	c008      	stmia	r0!, {r3}
 800aeca:	e7f7      	b.n	800aebc <__copybits+0x32>

0800aecc <__any_on>:
 800aecc:	0002      	movs	r2, r0
 800aece:	6900      	ldr	r0, [r0, #16]
 800aed0:	b510      	push	{r4, lr}
 800aed2:	3214      	adds	r2, #20
 800aed4:	114b      	asrs	r3, r1, #5
 800aed6:	4298      	cmp	r0, r3
 800aed8:	db13      	blt.n	800af02 <__any_on+0x36>
 800aeda:	dd0c      	ble.n	800aef6 <__any_on+0x2a>
 800aedc:	241f      	movs	r4, #31
 800aede:	0008      	movs	r0, r1
 800aee0:	4020      	ands	r0, r4
 800aee2:	4221      	tst	r1, r4
 800aee4:	d007      	beq.n	800aef6 <__any_on+0x2a>
 800aee6:	0099      	lsls	r1, r3, #2
 800aee8:	588c      	ldr	r4, [r1, r2]
 800aeea:	0021      	movs	r1, r4
 800aeec:	40c1      	lsrs	r1, r0
 800aeee:	4081      	lsls	r1, r0
 800aef0:	2001      	movs	r0, #1
 800aef2:	428c      	cmp	r4, r1
 800aef4:	d104      	bne.n	800af00 <__any_on+0x34>
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	18d3      	adds	r3, r2, r3
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d803      	bhi.n	800af06 <__any_on+0x3a>
 800aefe:	2000      	movs	r0, #0
 800af00:	bd10      	pop	{r4, pc}
 800af02:	0003      	movs	r3, r0
 800af04:	e7f7      	b.n	800aef6 <__any_on+0x2a>
 800af06:	3b04      	subs	r3, #4
 800af08:	6819      	ldr	r1, [r3, #0]
 800af0a:	2900      	cmp	r1, #0
 800af0c:	d0f5      	beq.n	800aefa <__any_on+0x2e>
 800af0e:	2001      	movs	r0, #1
 800af10:	e7f6      	b.n	800af00 <__any_on+0x34>

0800af12 <_calloc_r>:
 800af12:	b570      	push	{r4, r5, r6, lr}
 800af14:	0c13      	lsrs	r3, r2, #16
 800af16:	0c0d      	lsrs	r5, r1, #16
 800af18:	d11e      	bne.n	800af58 <_calloc_r+0x46>
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d10c      	bne.n	800af38 <_calloc_r+0x26>
 800af1e:	b289      	uxth	r1, r1
 800af20:	b294      	uxth	r4, r2
 800af22:	434c      	muls	r4, r1
 800af24:	0021      	movs	r1, r4
 800af26:	f7fc faeb 	bl	8007500 <_malloc_r>
 800af2a:	1e05      	subs	r5, r0, #0
 800af2c:	d01b      	beq.n	800af66 <_calloc_r+0x54>
 800af2e:	0022      	movs	r2, r4
 800af30:	2100      	movs	r1, #0
 800af32:	f7fc fa70 	bl	8007416 <memset>
 800af36:	e016      	b.n	800af66 <_calloc_r+0x54>
 800af38:	1c1d      	adds	r5, r3, #0
 800af3a:	1c0b      	adds	r3, r1, #0
 800af3c:	b292      	uxth	r2, r2
 800af3e:	b289      	uxth	r1, r1
 800af40:	b29c      	uxth	r4, r3
 800af42:	4351      	muls	r1, r2
 800af44:	b2ab      	uxth	r3, r5
 800af46:	4363      	muls	r3, r4
 800af48:	0c0c      	lsrs	r4, r1, #16
 800af4a:	191c      	adds	r4, r3, r4
 800af4c:	0c22      	lsrs	r2, r4, #16
 800af4e:	d107      	bne.n	800af60 <_calloc_r+0x4e>
 800af50:	0424      	lsls	r4, r4, #16
 800af52:	b289      	uxth	r1, r1
 800af54:	430c      	orrs	r4, r1
 800af56:	e7e5      	b.n	800af24 <_calloc_r+0x12>
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d101      	bne.n	800af60 <_calloc_r+0x4e>
 800af5c:	1c13      	adds	r3, r2, #0
 800af5e:	e7ed      	b.n	800af3c <_calloc_r+0x2a>
 800af60:	230c      	movs	r3, #12
 800af62:	2500      	movs	r5, #0
 800af64:	6003      	str	r3, [r0, #0]
 800af66:	0028      	movs	r0, r5
 800af68:	bd70      	pop	{r4, r5, r6, pc}
	...

0800af6c <__ssputs_r>:
 800af6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af6e:	688e      	ldr	r6, [r1, #8]
 800af70:	b085      	sub	sp, #20
 800af72:	0007      	movs	r7, r0
 800af74:	000c      	movs	r4, r1
 800af76:	9203      	str	r2, [sp, #12]
 800af78:	9301      	str	r3, [sp, #4]
 800af7a:	429e      	cmp	r6, r3
 800af7c:	d83c      	bhi.n	800aff8 <__ssputs_r+0x8c>
 800af7e:	2390      	movs	r3, #144	; 0x90
 800af80:	898a      	ldrh	r2, [r1, #12]
 800af82:	00db      	lsls	r3, r3, #3
 800af84:	421a      	tst	r2, r3
 800af86:	d034      	beq.n	800aff2 <__ssputs_r+0x86>
 800af88:	6909      	ldr	r1, [r1, #16]
 800af8a:	6823      	ldr	r3, [r4, #0]
 800af8c:	6960      	ldr	r0, [r4, #20]
 800af8e:	1a5b      	subs	r3, r3, r1
 800af90:	9302      	str	r3, [sp, #8]
 800af92:	2303      	movs	r3, #3
 800af94:	4343      	muls	r3, r0
 800af96:	0fdd      	lsrs	r5, r3, #31
 800af98:	18ed      	adds	r5, r5, r3
 800af9a:	9b01      	ldr	r3, [sp, #4]
 800af9c:	9802      	ldr	r0, [sp, #8]
 800af9e:	3301      	adds	r3, #1
 800afa0:	181b      	adds	r3, r3, r0
 800afa2:	106d      	asrs	r5, r5, #1
 800afa4:	42ab      	cmp	r3, r5
 800afa6:	d900      	bls.n	800afaa <__ssputs_r+0x3e>
 800afa8:	001d      	movs	r5, r3
 800afaa:	0553      	lsls	r3, r2, #21
 800afac:	d532      	bpl.n	800b014 <__ssputs_r+0xa8>
 800afae:	0029      	movs	r1, r5
 800afb0:	0038      	movs	r0, r7
 800afb2:	f7fc faa5 	bl	8007500 <_malloc_r>
 800afb6:	1e06      	subs	r6, r0, #0
 800afb8:	d109      	bne.n	800afce <__ssputs_r+0x62>
 800afba:	230c      	movs	r3, #12
 800afbc:	603b      	str	r3, [r7, #0]
 800afbe:	2340      	movs	r3, #64	; 0x40
 800afc0:	2001      	movs	r0, #1
 800afc2:	89a2      	ldrh	r2, [r4, #12]
 800afc4:	4240      	negs	r0, r0
 800afc6:	4313      	orrs	r3, r2
 800afc8:	81a3      	strh	r3, [r4, #12]
 800afca:	b005      	add	sp, #20
 800afcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afce:	9a02      	ldr	r2, [sp, #8]
 800afd0:	6921      	ldr	r1, [r4, #16]
 800afd2:	f7fc fa17 	bl	8007404 <memcpy>
 800afd6:	89a3      	ldrh	r3, [r4, #12]
 800afd8:	4a14      	ldr	r2, [pc, #80]	; (800b02c <__ssputs_r+0xc0>)
 800afda:	401a      	ands	r2, r3
 800afdc:	2380      	movs	r3, #128	; 0x80
 800afde:	4313      	orrs	r3, r2
 800afe0:	81a3      	strh	r3, [r4, #12]
 800afe2:	9b02      	ldr	r3, [sp, #8]
 800afe4:	6126      	str	r6, [r4, #16]
 800afe6:	18f6      	adds	r6, r6, r3
 800afe8:	6026      	str	r6, [r4, #0]
 800afea:	6165      	str	r5, [r4, #20]
 800afec:	9e01      	ldr	r6, [sp, #4]
 800afee:	1aed      	subs	r5, r5, r3
 800aff0:	60a5      	str	r5, [r4, #8]
 800aff2:	9b01      	ldr	r3, [sp, #4]
 800aff4:	429e      	cmp	r6, r3
 800aff6:	d900      	bls.n	800affa <__ssputs_r+0x8e>
 800aff8:	9e01      	ldr	r6, [sp, #4]
 800affa:	0032      	movs	r2, r6
 800affc:	9903      	ldr	r1, [sp, #12]
 800affe:	6820      	ldr	r0, [r4, #0]
 800b000:	f000 f96d 	bl	800b2de <memmove>
 800b004:	68a3      	ldr	r3, [r4, #8]
 800b006:	2000      	movs	r0, #0
 800b008:	1b9b      	subs	r3, r3, r6
 800b00a:	60a3      	str	r3, [r4, #8]
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	199e      	adds	r6, r3, r6
 800b010:	6026      	str	r6, [r4, #0]
 800b012:	e7da      	b.n	800afca <__ssputs_r+0x5e>
 800b014:	002a      	movs	r2, r5
 800b016:	0038      	movs	r0, r7
 800b018:	f000 f974 	bl	800b304 <_realloc_r>
 800b01c:	1e06      	subs	r6, r0, #0
 800b01e:	d1e0      	bne.n	800afe2 <__ssputs_r+0x76>
 800b020:	0038      	movs	r0, r7
 800b022:	6921      	ldr	r1, [r4, #16]
 800b024:	f7fc fa00 	bl	8007428 <_free_r>
 800b028:	e7c7      	b.n	800afba <__ssputs_r+0x4e>
 800b02a:	46c0      	nop			; (mov r8, r8)
 800b02c:	fffffb7f 	.word	0xfffffb7f

0800b030 <_svfiprintf_r>:
 800b030:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b032:	b0a1      	sub	sp, #132	; 0x84
 800b034:	9003      	str	r0, [sp, #12]
 800b036:	001d      	movs	r5, r3
 800b038:	898b      	ldrh	r3, [r1, #12]
 800b03a:	000f      	movs	r7, r1
 800b03c:	0016      	movs	r6, r2
 800b03e:	061b      	lsls	r3, r3, #24
 800b040:	d511      	bpl.n	800b066 <_svfiprintf_r+0x36>
 800b042:	690b      	ldr	r3, [r1, #16]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d10e      	bne.n	800b066 <_svfiprintf_r+0x36>
 800b048:	2140      	movs	r1, #64	; 0x40
 800b04a:	f7fc fa59 	bl	8007500 <_malloc_r>
 800b04e:	6038      	str	r0, [r7, #0]
 800b050:	6138      	str	r0, [r7, #16]
 800b052:	2800      	cmp	r0, #0
 800b054:	d105      	bne.n	800b062 <_svfiprintf_r+0x32>
 800b056:	230c      	movs	r3, #12
 800b058:	9a03      	ldr	r2, [sp, #12]
 800b05a:	3801      	subs	r0, #1
 800b05c:	6013      	str	r3, [r2, #0]
 800b05e:	b021      	add	sp, #132	; 0x84
 800b060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b062:	2340      	movs	r3, #64	; 0x40
 800b064:	617b      	str	r3, [r7, #20]
 800b066:	2300      	movs	r3, #0
 800b068:	ac08      	add	r4, sp, #32
 800b06a:	6163      	str	r3, [r4, #20]
 800b06c:	3320      	adds	r3, #32
 800b06e:	7663      	strb	r3, [r4, #25]
 800b070:	3310      	adds	r3, #16
 800b072:	76a3      	strb	r3, [r4, #26]
 800b074:	9507      	str	r5, [sp, #28]
 800b076:	0035      	movs	r5, r6
 800b078:	782b      	ldrb	r3, [r5, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d001      	beq.n	800b082 <_svfiprintf_r+0x52>
 800b07e:	2b25      	cmp	r3, #37	; 0x25
 800b080:	d147      	bne.n	800b112 <_svfiprintf_r+0xe2>
 800b082:	1bab      	subs	r3, r5, r6
 800b084:	9305      	str	r3, [sp, #20]
 800b086:	42b5      	cmp	r5, r6
 800b088:	d00c      	beq.n	800b0a4 <_svfiprintf_r+0x74>
 800b08a:	0032      	movs	r2, r6
 800b08c:	0039      	movs	r1, r7
 800b08e:	9803      	ldr	r0, [sp, #12]
 800b090:	f7ff ff6c 	bl	800af6c <__ssputs_r>
 800b094:	1c43      	adds	r3, r0, #1
 800b096:	d100      	bne.n	800b09a <_svfiprintf_r+0x6a>
 800b098:	e0ae      	b.n	800b1f8 <_svfiprintf_r+0x1c8>
 800b09a:	6962      	ldr	r2, [r4, #20]
 800b09c:	9b05      	ldr	r3, [sp, #20]
 800b09e:	4694      	mov	ip, r2
 800b0a0:	4463      	add	r3, ip
 800b0a2:	6163      	str	r3, [r4, #20]
 800b0a4:	782b      	ldrb	r3, [r5, #0]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d100      	bne.n	800b0ac <_svfiprintf_r+0x7c>
 800b0aa:	e0a5      	b.n	800b1f8 <_svfiprintf_r+0x1c8>
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	4252      	negs	r2, r2
 800b0b2:	6062      	str	r2, [r4, #4]
 800b0b4:	a904      	add	r1, sp, #16
 800b0b6:	3254      	adds	r2, #84	; 0x54
 800b0b8:	1852      	adds	r2, r2, r1
 800b0ba:	1c6e      	adds	r6, r5, #1
 800b0bc:	6023      	str	r3, [r4, #0]
 800b0be:	60e3      	str	r3, [r4, #12]
 800b0c0:	60a3      	str	r3, [r4, #8]
 800b0c2:	7013      	strb	r3, [r2, #0]
 800b0c4:	65a3      	str	r3, [r4, #88]	; 0x58
 800b0c6:	2205      	movs	r2, #5
 800b0c8:	7831      	ldrb	r1, [r6, #0]
 800b0ca:	4854      	ldr	r0, [pc, #336]	; (800b21c <_svfiprintf_r+0x1ec>)
 800b0cc:	f7ff fa3c 	bl	800a548 <memchr>
 800b0d0:	1c75      	adds	r5, r6, #1
 800b0d2:	2800      	cmp	r0, #0
 800b0d4:	d11f      	bne.n	800b116 <_svfiprintf_r+0xe6>
 800b0d6:	6822      	ldr	r2, [r4, #0]
 800b0d8:	06d3      	lsls	r3, r2, #27
 800b0da:	d504      	bpl.n	800b0e6 <_svfiprintf_r+0xb6>
 800b0dc:	2353      	movs	r3, #83	; 0x53
 800b0de:	a904      	add	r1, sp, #16
 800b0e0:	185b      	adds	r3, r3, r1
 800b0e2:	2120      	movs	r1, #32
 800b0e4:	7019      	strb	r1, [r3, #0]
 800b0e6:	0713      	lsls	r3, r2, #28
 800b0e8:	d504      	bpl.n	800b0f4 <_svfiprintf_r+0xc4>
 800b0ea:	2353      	movs	r3, #83	; 0x53
 800b0ec:	a904      	add	r1, sp, #16
 800b0ee:	185b      	adds	r3, r3, r1
 800b0f0:	212b      	movs	r1, #43	; 0x2b
 800b0f2:	7019      	strb	r1, [r3, #0]
 800b0f4:	7833      	ldrb	r3, [r6, #0]
 800b0f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b0f8:	d016      	beq.n	800b128 <_svfiprintf_r+0xf8>
 800b0fa:	0035      	movs	r5, r6
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	200a      	movs	r0, #10
 800b100:	68e3      	ldr	r3, [r4, #12]
 800b102:	782a      	ldrb	r2, [r5, #0]
 800b104:	1c6e      	adds	r6, r5, #1
 800b106:	3a30      	subs	r2, #48	; 0x30
 800b108:	2a09      	cmp	r2, #9
 800b10a:	d94e      	bls.n	800b1aa <_svfiprintf_r+0x17a>
 800b10c:	2900      	cmp	r1, #0
 800b10e:	d111      	bne.n	800b134 <_svfiprintf_r+0x104>
 800b110:	e017      	b.n	800b142 <_svfiprintf_r+0x112>
 800b112:	3501      	adds	r5, #1
 800b114:	e7b0      	b.n	800b078 <_svfiprintf_r+0x48>
 800b116:	4b41      	ldr	r3, [pc, #260]	; (800b21c <_svfiprintf_r+0x1ec>)
 800b118:	6822      	ldr	r2, [r4, #0]
 800b11a:	1ac0      	subs	r0, r0, r3
 800b11c:	2301      	movs	r3, #1
 800b11e:	4083      	lsls	r3, r0
 800b120:	4313      	orrs	r3, r2
 800b122:	002e      	movs	r6, r5
 800b124:	6023      	str	r3, [r4, #0]
 800b126:	e7ce      	b.n	800b0c6 <_svfiprintf_r+0x96>
 800b128:	9b07      	ldr	r3, [sp, #28]
 800b12a:	1d19      	adds	r1, r3, #4
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	9107      	str	r1, [sp, #28]
 800b130:	2b00      	cmp	r3, #0
 800b132:	db01      	blt.n	800b138 <_svfiprintf_r+0x108>
 800b134:	930b      	str	r3, [sp, #44]	; 0x2c
 800b136:	e004      	b.n	800b142 <_svfiprintf_r+0x112>
 800b138:	425b      	negs	r3, r3
 800b13a:	60e3      	str	r3, [r4, #12]
 800b13c:	2302      	movs	r3, #2
 800b13e:	4313      	orrs	r3, r2
 800b140:	6023      	str	r3, [r4, #0]
 800b142:	782b      	ldrb	r3, [r5, #0]
 800b144:	2b2e      	cmp	r3, #46	; 0x2e
 800b146:	d10a      	bne.n	800b15e <_svfiprintf_r+0x12e>
 800b148:	786b      	ldrb	r3, [r5, #1]
 800b14a:	2b2a      	cmp	r3, #42	; 0x2a
 800b14c:	d135      	bne.n	800b1ba <_svfiprintf_r+0x18a>
 800b14e:	9b07      	ldr	r3, [sp, #28]
 800b150:	3502      	adds	r5, #2
 800b152:	1d1a      	adds	r2, r3, #4
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	9207      	str	r2, [sp, #28]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	db2b      	blt.n	800b1b4 <_svfiprintf_r+0x184>
 800b15c:	9309      	str	r3, [sp, #36]	; 0x24
 800b15e:	4e30      	ldr	r6, [pc, #192]	; (800b220 <_svfiprintf_r+0x1f0>)
 800b160:	2203      	movs	r2, #3
 800b162:	0030      	movs	r0, r6
 800b164:	7829      	ldrb	r1, [r5, #0]
 800b166:	f7ff f9ef 	bl	800a548 <memchr>
 800b16a:	2800      	cmp	r0, #0
 800b16c:	d006      	beq.n	800b17c <_svfiprintf_r+0x14c>
 800b16e:	2340      	movs	r3, #64	; 0x40
 800b170:	1b80      	subs	r0, r0, r6
 800b172:	4083      	lsls	r3, r0
 800b174:	6822      	ldr	r2, [r4, #0]
 800b176:	3501      	adds	r5, #1
 800b178:	4313      	orrs	r3, r2
 800b17a:	6023      	str	r3, [r4, #0]
 800b17c:	7829      	ldrb	r1, [r5, #0]
 800b17e:	2206      	movs	r2, #6
 800b180:	4828      	ldr	r0, [pc, #160]	; (800b224 <_svfiprintf_r+0x1f4>)
 800b182:	1c6e      	adds	r6, r5, #1
 800b184:	7621      	strb	r1, [r4, #24]
 800b186:	f7ff f9df 	bl	800a548 <memchr>
 800b18a:	2800      	cmp	r0, #0
 800b18c:	d03c      	beq.n	800b208 <_svfiprintf_r+0x1d8>
 800b18e:	4b26      	ldr	r3, [pc, #152]	; (800b228 <_svfiprintf_r+0x1f8>)
 800b190:	2b00      	cmp	r3, #0
 800b192:	d125      	bne.n	800b1e0 <_svfiprintf_r+0x1b0>
 800b194:	2207      	movs	r2, #7
 800b196:	9b07      	ldr	r3, [sp, #28]
 800b198:	3307      	adds	r3, #7
 800b19a:	4393      	bics	r3, r2
 800b19c:	3308      	adds	r3, #8
 800b19e:	9307      	str	r3, [sp, #28]
 800b1a0:	6963      	ldr	r3, [r4, #20]
 800b1a2:	9a04      	ldr	r2, [sp, #16]
 800b1a4:	189b      	adds	r3, r3, r2
 800b1a6:	6163      	str	r3, [r4, #20]
 800b1a8:	e765      	b.n	800b076 <_svfiprintf_r+0x46>
 800b1aa:	4343      	muls	r3, r0
 800b1ac:	0035      	movs	r5, r6
 800b1ae:	2101      	movs	r1, #1
 800b1b0:	189b      	adds	r3, r3, r2
 800b1b2:	e7a6      	b.n	800b102 <_svfiprintf_r+0xd2>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	425b      	negs	r3, r3
 800b1b8:	e7d0      	b.n	800b15c <_svfiprintf_r+0x12c>
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	200a      	movs	r0, #10
 800b1be:	001a      	movs	r2, r3
 800b1c0:	3501      	adds	r5, #1
 800b1c2:	6063      	str	r3, [r4, #4]
 800b1c4:	7829      	ldrb	r1, [r5, #0]
 800b1c6:	1c6e      	adds	r6, r5, #1
 800b1c8:	3930      	subs	r1, #48	; 0x30
 800b1ca:	2909      	cmp	r1, #9
 800b1cc:	d903      	bls.n	800b1d6 <_svfiprintf_r+0x1a6>
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d0c5      	beq.n	800b15e <_svfiprintf_r+0x12e>
 800b1d2:	9209      	str	r2, [sp, #36]	; 0x24
 800b1d4:	e7c3      	b.n	800b15e <_svfiprintf_r+0x12e>
 800b1d6:	4342      	muls	r2, r0
 800b1d8:	0035      	movs	r5, r6
 800b1da:	2301      	movs	r3, #1
 800b1dc:	1852      	adds	r2, r2, r1
 800b1de:	e7f1      	b.n	800b1c4 <_svfiprintf_r+0x194>
 800b1e0:	ab07      	add	r3, sp, #28
 800b1e2:	9300      	str	r3, [sp, #0]
 800b1e4:	003a      	movs	r2, r7
 800b1e6:	0021      	movs	r1, r4
 800b1e8:	4b10      	ldr	r3, [pc, #64]	; (800b22c <_svfiprintf_r+0x1fc>)
 800b1ea:	9803      	ldr	r0, [sp, #12]
 800b1ec:	f7fc faa8 	bl	8007740 <_printf_float>
 800b1f0:	9004      	str	r0, [sp, #16]
 800b1f2:	9b04      	ldr	r3, [sp, #16]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	d1d3      	bne.n	800b1a0 <_svfiprintf_r+0x170>
 800b1f8:	89bb      	ldrh	r3, [r7, #12]
 800b1fa:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b1fc:	065b      	lsls	r3, r3, #25
 800b1fe:	d400      	bmi.n	800b202 <_svfiprintf_r+0x1d2>
 800b200:	e72d      	b.n	800b05e <_svfiprintf_r+0x2e>
 800b202:	2001      	movs	r0, #1
 800b204:	4240      	negs	r0, r0
 800b206:	e72a      	b.n	800b05e <_svfiprintf_r+0x2e>
 800b208:	ab07      	add	r3, sp, #28
 800b20a:	9300      	str	r3, [sp, #0]
 800b20c:	003a      	movs	r2, r7
 800b20e:	0021      	movs	r1, r4
 800b210:	4b06      	ldr	r3, [pc, #24]	; (800b22c <_svfiprintf_r+0x1fc>)
 800b212:	9803      	ldr	r0, [sp, #12]
 800b214:	f7fc fd46 	bl	8007ca4 <_printf_i>
 800b218:	e7ea      	b.n	800b1f0 <_svfiprintf_r+0x1c0>
 800b21a:	46c0      	nop			; (mov r8, r8)
 800b21c:	0800c38c 	.word	0x0800c38c
 800b220:	0800c392 	.word	0x0800c392
 800b224:	0800c396 	.word	0x0800c396
 800b228:	08007741 	.word	0x08007741
 800b22c:	0800af6d 	.word	0x0800af6d

0800b230 <nan>:
 800b230:	2000      	movs	r0, #0
 800b232:	4901      	ldr	r1, [pc, #4]	; (800b238 <nan+0x8>)
 800b234:	4770      	bx	lr
 800b236:	46c0      	nop			; (mov r8, r8)
 800b238:	7ff80000 	.word	0x7ff80000

0800b23c <strncmp>:
 800b23c:	b530      	push	{r4, r5, lr}
 800b23e:	0005      	movs	r5, r0
 800b240:	1e10      	subs	r0, r2, #0
 800b242:	d008      	beq.n	800b256 <strncmp+0x1a>
 800b244:	2400      	movs	r4, #0
 800b246:	3a01      	subs	r2, #1
 800b248:	5d2b      	ldrb	r3, [r5, r4]
 800b24a:	5d08      	ldrb	r0, [r1, r4]
 800b24c:	4283      	cmp	r3, r0
 800b24e:	d101      	bne.n	800b254 <strncmp+0x18>
 800b250:	4294      	cmp	r4, r2
 800b252:	d101      	bne.n	800b258 <strncmp+0x1c>
 800b254:	1a18      	subs	r0, r3, r0
 800b256:	bd30      	pop	{r4, r5, pc}
 800b258:	3401      	adds	r4, #1
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d1f4      	bne.n	800b248 <strncmp+0xc>
 800b25e:	e7f9      	b.n	800b254 <strncmp+0x18>

0800b260 <__ascii_wctomb>:
 800b260:	0003      	movs	r3, r0
 800b262:	1e08      	subs	r0, r1, #0
 800b264:	d005      	beq.n	800b272 <__ascii_wctomb+0x12>
 800b266:	2aff      	cmp	r2, #255	; 0xff
 800b268:	d904      	bls.n	800b274 <__ascii_wctomb+0x14>
 800b26a:	228a      	movs	r2, #138	; 0x8a
 800b26c:	2001      	movs	r0, #1
 800b26e:	601a      	str	r2, [r3, #0]
 800b270:	4240      	negs	r0, r0
 800b272:	4770      	bx	lr
 800b274:	2001      	movs	r0, #1
 800b276:	700a      	strb	r2, [r1, #0]
 800b278:	e7fb      	b.n	800b272 <__ascii_wctomb+0x12>
	...

0800b27c <__assert_func>:
 800b27c:	b530      	push	{r4, r5, lr}
 800b27e:	0014      	movs	r4, r2
 800b280:	001a      	movs	r2, r3
 800b282:	4b09      	ldr	r3, [pc, #36]	; (800b2a8 <__assert_func+0x2c>)
 800b284:	0005      	movs	r5, r0
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	b085      	sub	sp, #20
 800b28a:	68d8      	ldr	r0, [r3, #12]
 800b28c:	4b07      	ldr	r3, [pc, #28]	; (800b2ac <__assert_func+0x30>)
 800b28e:	2c00      	cmp	r4, #0
 800b290:	d101      	bne.n	800b296 <__assert_func+0x1a>
 800b292:	4b07      	ldr	r3, [pc, #28]	; (800b2b0 <__assert_func+0x34>)
 800b294:	001c      	movs	r4, r3
 800b296:	9301      	str	r3, [sp, #4]
 800b298:	9100      	str	r1, [sp, #0]
 800b29a:	002b      	movs	r3, r5
 800b29c:	4905      	ldr	r1, [pc, #20]	; (800b2b4 <__assert_func+0x38>)
 800b29e:	9402      	str	r4, [sp, #8]
 800b2a0:	f000 f80a 	bl	800b2b8 <fiprintf>
 800b2a4:	f000 fa8c 	bl	800b7c0 <abort>
 800b2a8:	2000000c 	.word	0x2000000c
 800b2ac:	0800c39d 	.word	0x0800c39d
 800b2b0:	0800c3d8 	.word	0x0800c3d8
 800b2b4:	0800c3aa 	.word	0x0800c3aa

0800b2b8 <fiprintf>:
 800b2b8:	b40e      	push	{r1, r2, r3}
 800b2ba:	b503      	push	{r0, r1, lr}
 800b2bc:	0001      	movs	r1, r0
 800b2be:	ab03      	add	r3, sp, #12
 800b2c0:	4804      	ldr	r0, [pc, #16]	; (800b2d4 <fiprintf+0x1c>)
 800b2c2:	cb04      	ldmia	r3!, {r2}
 800b2c4:	6800      	ldr	r0, [r0, #0]
 800b2c6:	9301      	str	r3, [sp, #4]
 800b2c8:	f000 f872 	bl	800b3b0 <_vfiprintf_r>
 800b2cc:	b002      	add	sp, #8
 800b2ce:	bc08      	pop	{r3}
 800b2d0:	b003      	add	sp, #12
 800b2d2:	4718      	bx	r3
 800b2d4:	2000000c 	.word	0x2000000c

0800b2d8 <__retarget_lock_init_recursive>:
 800b2d8:	4770      	bx	lr

0800b2da <__retarget_lock_acquire_recursive>:
 800b2da:	4770      	bx	lr

0800b2dc <__retarget_lock_release_recursive>:
 800b2dc:	4770      	bx	lr

0800b2de <memmove>:
 800b2de:	b510      	push	{r4, lr}
 800b2e0:	4288      	cmp	r0, r1
 800b2e2:	d902      	bls.n	800b2ea <memmove+0xc>
 800b2e4:	188b      	adds	r3, r1, r2
 800b2e6:	4298      	cmp	r0, r3
 800b2e8:	d303      	bcc.n	800b2f2 <memmove+0x14>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	e007      	b.n	800b2fe <memmove+0x20>
 800b2ee:	5c8b      	ldrb	r3, [r1, r2]
 800b2f0:	5483      	strb	r3, [r0, r2]
 800b2f2:	3a01      	subs	r2, #1
 800b2f4:	d2fb      	bcs.n	800b2ee <memmove+0x10>
 800b2f6:	bd10      	pop	{r4, pc}
 800b2f8:	5ccc      	ldrb	r4, [r1, r3]
 800b2fa:	54c4      	strb	r4, [r0, r3]
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d1fa      	bne.n	800b2f8 <memmove+0x1a>
 800b302:	e7f8      	b.n	800b2f6 <memmove+0x18>

0800b304 <_realloc_r>:
 800b304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b306:	0007      	movs	r7, r0
 800b308:	000e      	movs	r6, r1
 800b30a:	0014      	movs	r4, r2
 800b30c:	2900      	cmp	r1, #0
 800b30e:	d105      	bne.n	800b31c <_realloc_r+0x18>
 800b310:	0011      	movs	r1, r2
 800b312:	f7fc f8f5 	bl	8007500 <_malloc_r>
 800b316:	0005      	movs	r5, r0
 800b318:	0028      	movs	r0, r5
 800b31a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b31c:	2a00      	cmp	r2, #0
 800b31e:	d103      	bne.n	800b328 <_realloc_r+0x24>
 800b320:	f7fc f882 	bl	8007428 <_free_r>
 800b324:	0025      	movs	r5, r4
 800b326:	e7f7      	b.n	800b318 <_realloc_r+0x14>
 800b328:	f000 fc8c 	bl	800bc44 <_malloc_usable_size_r>
 800b32c:	9001      	str	r0, [sp, #4]
 800b32e:	4284      	cmp	r4, r0
 800b330:	d803      	bhi.n	800b33a <_realloc_r+0x36>
 800b332:	0035      	movs	r5, r6
 800b334:	0843      	lsrs	r3, r0, #1
 800b336:	42a3      	cmp	r3, r4
 800b338:	d3ee      	bcc.n	800b318 <_realloc_r+0x14>
 800b33a:	0021      	movs	r1, r4
 800b33c:	0038      	movs	r0, r7
 800b33e:	f7fc f8df 	bl	8007500 <_malloc_r>
 800b342:	1e05      	subs	r5, r0, #0
 800b344:	d0e8      	beq.n	800b318 <_realloc_r+0x14>
 800b346:	9b01      	ldr	r3, [sp, #4]
 800b348:	0022      	movs	r2, r4
 800b34a:	429c      	cmp	r4, r3
 800b34c:	d900      	bls.n	800b350 <_realloc_r+0x4c>
 800b34e:	001a      	movs	r2, r3
 800b350:	0031      	movs	r1, r6
 800b352:	0028      	movs	r0, r5
 800b354:	f7fc f856 	bl	8007404 <memcpy>
 800b358:	0031      	movs	r1, r6
 800b35a:	0038      	movs	r0, r7
 800b35c:	f7fc f864 	bl	8007428 <_free_r>
 800b360:	e7da      	b.n	800b318 <_realloc_r+0x14>

0800b362 <__sfputc_r>:
 800b362:	6893      	ldr	r3, [r2, #8]
 800b364:	b510      	push	{r4, lr}
 800b366:	3b01      	subs	r3, #1
 800b368:	6093      	str	r3, [r2, #8]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	da04      	bge.n	800b378 <__sfputc_r+0x16>
 800b36e:	6994      	ldr	r4, [r2, #24]
 800b370:	42a3      	cmp	r3, r4
 800b372:	db07      	blt.n	800b384 <__sfputc_r+0x22>
 800b374:	290a      	cmp	r1, #10
 800b376:	d005      	beq.n	800b384 <__sfputc_r+0x22>
 800b378:	6813      	ldr	r3, [r2, #0]
 800b37a:	1c58      	adds	r0, r3, #1
 800b37c:	6010      	str	r0, [r2, #0]
 800b37e:	7019      	strb	r1, [r3, #0]
 800b380:	0008      	movs	r0, r1
 800b382:	bd10      	pop	{r4, pc}
 800b384:	f000 f94e 	bl	800b624 <__swbuf_r>
 800b388:	0001      	movs	r1, r0
 800b38a:	e7f9      	b.n	800b380 <__sfputc_r+0x1e>

0800b38c <__sfputs_r>:
 800b38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b38e:	0006      	movs	r6, r0
 800b390:	000f      	movs	r7, r1
 800b392:	0014      	movs	r4, r2
 800b394:	18d5      	adds	r5, r2, r3
 800b396:	42ac      	cmp	r4, r5
 800b398:	d101      	bne.n	800b39e <__sfputs_r+0x12>
 800b39a:	2000      	movs	r0, #0
 800b39c:	e007      	b.n	800b3ae <__sfputs_r+0x22>
 800b39e:	7821      	ldrb	r1, [r4, #0]
 800b3a0:	003a      	movs	r2, r7
 800b3a2:	0030      	movs	r0, r6
 800b3a4:	f7ff ffdd 	bl	800b362 <__sfputc_r>
 800b3a8:	3401      	adds	r4, #1
 800b3aa:	1c43      	adds	r3, r0, #1
 800b3ac:	d1f3      	bne.n	800b396 <__sfputs_r+0xa>
 800b3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b3b0 <_vfiprintf_r>:
 800b3b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3b2:	b0a1      	sub	sp, #132	; 0x84
 800b3b4:	0006      	movs	r6, r0
 800b3b6:	000c      	movs	r4, r1
 800b3b8:	001f      	movs	r7, r3
 800b3ba:	9203      	str	r2, [sp, #12]
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	d004      	beq.n	800b3ca <_vfiprintf_r+0x1a>
 800b3c0:	6983      	ldr	r3, [r0, #24]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d101      	bne.n	800b3ca <_vfiprintf_r+0x1a>
 800b3c6:	f000 fb31 	bl	800ba2c <__sinit>
 800b3ca:	4b8e      	ldr	r3, [pc, #568]	; (800b604 <_vfiprintf_r+0x254>)
 800b3cc:	429c      	cmp	r4, r3
 800b3ce:	d11c      	bne.n	800b40a <_vfiprintf_r+0x5a>
 800b3d0:	6874      	ldr	r4, [r6, #4]
 800b3d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3d4:	07db      	lsls	r3, r3, #31
 800b3d6:	d405      	bmi.n	800b3e4 <_vfiprintf_r+0x34>
 800b3d8:	89a3      	ldrh	r3, [r4, #12]
 800b3da:	059b      	lsls	r3, r3, #22
 800b3dc:	d402      	bmi.n	800b3e4 <_vfiprintf_r+0x34>
 800b3de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3e0:	f7ff ff7b 	bl	800b2da <__retarget_lock_acquire_recursive>
 800b3e4:	89a3      	ldrh	r3, [r4, #12]
 800b3e6:	071b      	lsls	r3, r3, #28
 800b3e8:	d502      	bpl.n	800b3f0 <_vfiprintf_r+0x40>
 800b3ea:	6923      	ldr	r3, [r4, #16]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d11d      	bne.n	800b42c <_vfiprintf_r+0x7c>
 800b3f0:	0021      	movs	r1, r4
 800b3f2:	0030      	movs	r0, r6
 800b3f4:	f000 f96c 	bl	800b6d0 <__swsetup_r>
 800b3f8:	2800      	cmp	r0, #0
 800b3fa:	d017      	beq.n	800b42c <_vfiprintf_r+0x7c>
 800b3fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3fe:	07db      	lsls	r3, r3, #31
 800b400:	d50d      	bpl.n	800b41e <_vfiprintf_r+0x6e>
 800b402:	2001      	movs	r0, #1
 800b404:	4240      	negs	r0, r0
 800b406:	b021      	add	sp, #132	; 0x84
 800b408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b40a:	4b7f      	ldr	r3, [pc, #508]	; (800b608 <_vfiprintf_r+0x258>)
 800b40c:	429c      	cmp	r4, r3
 800b40e:	d101      	bne.n	800b414 <_vfiprintf_r+0x64>
 800b410:	68b4      	ldr	r4, [r6, #8]
 800b412:	e7de      	b.n	800b3d2 <_vfiprintf_r+0x22>
 800b414:	4b7d      	ldr	r3, [pc, #500]	; (800b60c <_vfiprintf_r+0x25c>)
 800b416:	429c      	cmp	r4, r3
 800b418:	d1db      	bne.n	800b3d2 <_vfiprintf_r+0x22>
 800b41a:	68f4      	ldr	r4, [r6, #12]
 800b41c:	e7d9      	b.n	800b3d2 <_vfiprintf_r+0x22>
 800b41e:	89a3      	ldrh	r3, [r4, #12]
 800b420:	059b      	lsls	r3, r3, #22
 800b422:	d4ee      	bmi.n	800b402 <_vfiprintf_r+0x52>
 800b424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b426:	f7ff ff59 	bl	800b2dc <__retarget_lock_release_recursive>
 800b42a:	e7ea      	b.n	800b402 <_vfiprintf_r+0x52>
 800b42c:	2300      	movs	r3, #0
 800b42e:	ad08      	add	r5, sp, #32
 800b430:	616b      	str	r3, [r5, #20]
 800b432:	3320      	adds	r3, #32
 800b434:	766b      	strb	r3, [r5, #25]
 800b436:	3310      	adds	r3, #16
 800b438:	76ab      	strb	r3, [r5, #26]
 800b43a:	9707      	str	r7, [sp, #28]
 800b43c:	9f03      	ldr	r7, [sp, #12]
 800b43e:	783b      	ldrb	r3, [r7, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d001      	beq.n	800b448 <_vfiprintf_r+0x98>
 800b444:	2b25      	cmp	r3, #37	; 0x25
 800b446:	d14e      	bne.n	800b4e6 <_vfiprintf_r+0x136>
 800b448:	9b03      	ldr	r3, [sp, #12]
 800b44a:	1afb      	subs	r3, r7, r3
 800b44c:	9305      	str	r3, [sp, #20]
 800b44e:	9b03      	ldr	r3, [sp, #12]
 800b450:	429f      	cmp	r7, r3
 800b452:	d00d      	beq.n	800b470 <_vfiprintf_r+0xc0>
 800b454:	9b05      	ldr	r3, [sp, #20]
 800b456:	0021      	movs	r1, r4
 800b458:	0030      	movs	r0, r6
 800b45a:	9a03      	ldr	r2, [sp, #12]
 800b45c:	f7ff ff96 	bl	800b38c <__sfputs_r>
 800b460:	1c43      	adds	r3, r0, #1
 800b462:	d100      	bne.n	800b466 <_vfiprintf_r+0xb6>
 800b464:	e0b5      	b.n	800b5d2 <_vfiprintf_r+0x222>
 800b466:	696a      	ldr	r2, [r5, #20]
 800b468:	9b05      	ldr	r3, [sp, #20]
 800b46a:	4694      	mov	ip, r2
 800b46c:	4463      	add	r3, ip
 800b46e:	616b      	str	r3, [r5, #20]
 800b470:	783b      	ldrb	r3, [r7, #0]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d100      	bne.n	800b478 <_vfiprintf_r+0xc8>
 800b476:	e0ac      	b.n	800b5d2 <_vfiprintf_r+0x222>
 800b478:	2201      	movs	r2, #1
 800b47a:	1c7b      	adds	r3, r7, #1
 800b47c:	9303      	str	r3, [sp, #12]
 800b47e:	2300      	movs	r3, #0
 800b480:	4252      	negs	r2, r2
 800b482:	606a      	str	r2, [r5, #4]
 800b484:	a904      	add	r1, sp, #16
 800b486:	3254      	adds	r2, #84	; 0x54
 800b488:	1852      	adds	r2, r2, r1
 800b48a:	602b      	str	r3, [r5, #0]
 800b48c:	60eb      	str	r3, [r5, #12]
 800b48e:	60ab      	str	r3, [r5, #8]
 800b490:	7013      	strb	r3, [r2, #0]
 800b492:	65ab      	str	r3, [r5, #88]	; 0x58
 800b494:	9b03      	ldr	r3, [sp, #12]
 800b496:	2205      	movs	r2, #5
 800b498:	7819      	ldrb	r1, [r3, #0]
 800b49a:	485d      	ldr	r0, [pc, #372]	; (800b610 <_vfiprintf_r+0x260>)
 800b49c:	f7ff f854 	bl	800a548 <memchr>
 800b4a0:	9b03      	ldr	r3, [sp, #12]
 800b4a2:	1c5f      	adds	r7, r3, #1
 800b4a4:	2800      	cmp	r0, #0
 800b4a6:	d120      	bne.n	800b4ea <_vfiprintf_r+0x13a>
 800b4a8:	682a      	ldr	r2, [r5, #0]
 800b4aa:	06d3      	lsls	r3, r2, #27
 800b4ac:	d504      	bpl.n	800b4b8 <_vfiprintf_r+0x108>
 800b4ae:	2353      	movs	r3, #83	; 0x53
 800b4b0:	a904      	add	r1, sp, #16
 800b4b2:	185b      	adds	r3, r3, r1
 800b4b4:	2120      	movs	r1, #32
 800b4b6:	7019      	strb	r1, [r3, #0]
 800b4b8:	0713      	lsls	r3, r2, #28
 800b4ba:	d504      	bpl.n	800b4c6 <_vfiprintf_r+0x116>
 800b4bc:	2353      	movs	r3, #83	; 0x53
 800b4be:	a904      	add	r1, sp, #16
 800b4c0:	185b      	adds	r3, r3, r1
 800b4c2:	212b      	movs	r1, #43	; 0x2b
 800b4c4:	7019      	strb	r1, [r3, #0]
 800b4c6:	9b03      	ldr	r3, [sp, #12]
 800b4c8:	781b      	ldrb	r3, [r3, #0]
 800b4ca:	2b2a      	cmp	r3, #42	; 0x2a
 800b4cc:	d016      	beq.n	800b4fc <_vfiprintf_r+0x14c>
 800b4ce:	2100      	movs	r1, #0
 800b4d0:	68eb      	ldr	r3, [r5, #12]
 800b4d2:	9f03      	ldr	r7, [sp, #12]
 800b4d4:	783a      	ldrb	r2, [r7, #0]
 800b4d6:	1c78      	adds	r0, r7, #1
 800b4d8:	3a30      	subs	r2, #48	; 0x30
 800b4da:	4684      	mov	ip, r0
 800b4dc:	2a09      	cmp	r2, #9
 800b4de:	d94f      	bls.n	800b580 <_vfiprintf_r+0x1d0>
 800b4e0:	2900      	cmp	r1, #0
 800b4e2:	d111      	bne.n	800b508 <_vfiprintf_r+0x158>
 800b4e4:	e017      	b.n	800b516 <_vfiprintf_r+0x166>
 800b4e6:	3701      	adds	r7, #1
 800b4e8:	e7a9      	b.n	800b43e <_vfiprintf_r+0x8e>
 800b4ea:	4b49      	ldr	r3, [pc, #292]	; (800b610 <_vfiprintf_r+0x260>)
 800b4ec:	682a      	ldr	r2, [r5, #0]
 800b4ee:	1ac0      	subs	r0, r0, r3
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	4083      	lsls	r3, r0
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	602b      	str	r3, [r5, #0]
 800b4f8:	9703      	str	r7, [sp, #12]
 800b4fa:	e7cb      	b.n	800b494 <_vfiprintf_r+0xe4>
 800b4fc:	9b07      	ldr	r3, [sp, #28]
 800b4fe:	1d19      	adds	r1, r3, #4
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	9107      	str	r1, [sp, #28]
 800b504:	2b00      	cmp	r3, #0
 800b506:	db01      	blt.n	800b50c <_vfiprintf_r+0x15c>
 800b508:	930b      	str	r3, [sp, #44]	; 0x2c
 800b50a:	e004      	b.n	800b516 <_vfiprintf_r+0x166>
 800b50c:	425b      	negs	r3, r3
 800b50e:	60eb      	str	r3, [r5, #12]
 800b510:	2302      	movs	r3, #2
 800b512:	4313      	orrs	r3, r2
 800b514:	602b      	str	r3, [r5, #0]
 800b516:	783b      	ldrb	r3, [r7, #0]
 800b518:	2b2e      	cmp	r3, #46	; 0x2e
 800b51a:	d10a      	bne.n	800b532 <_vfiprintf_r+0x182>
 800b51c:	787b      	ldrb	r3, [r7, #1]
 800b51e:	2b2a      	cmp	r3, #42	; 0x2a
 800b520:	d137      	bne.n	800b592 <_vfiprintf_r+0x1e2>
 800b522:	9b07      	ldr	r3, [sp, #28]
 800b524:	3702      	adds	r7, #2
 800b526:	1d1a      	adds	r2, r3, #4
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	9207      	str	r2, [sp, #28]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	db2d      	blt.n	800b58c <_vfiprintf_r+0x1dc>
 800b530:	9309      	str	r3, [sp, #36]	; 0x24
 800b532:	2203      	movs	r2, #3
 800b534:	7839      	ldrb	r1, [r7, #0]
 800b536:	4837      	ldr	r0, [pc, #220]	; (800b614 <_vfiprintf_r+0x264>)
 800b538:	f7ff f806 	bl	800a548 <memchr>
 800b53c:	2800      	cmp	r0, #0
 800b53e:	d007      	beq.n	800b550 <_vfiprintf_r+0x1a0>
 800b540:	4b34      	ldr	r3, [pc, #208]	; (800b614 <_vfiprintf_r+0x264>)
 800b542:	682a      	ldr	r2, [r5, #0]
 800b544:	1ac0      	subs	r0, r0, r3
 800b546:	2340      	movs	r3, #64	; 0x40
 800b548:	4083      	lsls	r3, r0
 800b54a:	4313      	orrs	r3, r2
 800b54c:	3701      	adds	r7, #1
 800b54e:	602b      	str	r3, [r5, #0]
 800b550:	7839      	ldrb	r1, [r7, #0]
 800b552:	1c7b      	adds	r3, r7, #1
 800b554:	2206      	movs	r2, #6
 800b556:	4830      	ldr	r0, [pc, #192]	; (800b618 <_vfiprintf_r+0x268>)
 800b558:	9303      	str	r3, [sp, #12]
 800b55a:	7629      	strb	r1, [r5, #24]
 800b55c:	f7fe fff4 	bl	800a548 <memchr>
 800b560:	2800      	cmp	r0, #0
 800b562:	d045      	beq.n	800b5f0 <_vfiprintf_r+0x240>
 800b564:	4b2d      	ldr	r3, [pc, #180]	; (800b61c <_vfiprintf_r+0x26c>)
 800b566:	2b00      	cmp	r3, #0
 800b568:	d127      	bne.n	800b5ba <_vfiprintf_r+0x20a>
 800b56a:	2207      	movs	r2, #7
 800b56c:	9b07      	ldr	r3, [sp, #28]
 800b56e:	3307      	adds	r3, #7
 800b570:	4393      	bics	r3, r2
 800b572:	3308      	adds	r3, #8
 800b574:	9307      	str	r3, [sp, #28]
 800b576:	696b      	ldr	r3, [r5, #20]
 800b578:	9a04      	ldr	r2, [sp, #16]
 800b57a:	189b      	adds	r3, r3, r2
 800b57c:	616b      	str	r3, [r5, #20]
 800b57e:	e75d      	b.n	800b43c <_vfiprintf_r+0x8c>
 800b580:	210a      	movs	r1, #10
 800b582:	434b      	muls	r3, r1
 800b584:	4667      	mov	r7, ip
 800b586:	189b      	adds	r3, r3, r2
 800b588:	3909      	subs	r1, #9
 800b58a:	e7a3      	b.n	800b4d4 <_vfiprintf_r+0x124>
 800b58c:	2301      	movs	r3, #1
 800b58e:	425b      	negs	r3, r3
 800b590:	e7ce      	b.n	800b530 <_vfiprintf_r+0x180>
 800b592:	2300      	movs	r3, #0
 800b594:	001a      	movs	r2, r3
 800b596:	3701      	adds	r7, #1
 800b598:	606b      	str	r3, [r5, #4]
 800b59a:	7839      	ldrb	r1, [r7, #0]
 800b59c:	1c78      	adds	r0, r7, #1
 800b59e:	3930      	subs	r1, #48	; 0x30
 800b5a0:	4684      	mov	ip, r0
 800b5a2:	2909      	cmp	r1, #9
 800b5a4:	d903      	bls.n	800b5ae <_vfiprintf_r+0x1fe>
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d0c3      	beq.n	800b532 <_vfiprintf_r+0x182>
 800b5aa:	9209      	str	r2, [sp, #36]	; 0x24
 800b5ac:	e7c1      	b.n	800b532 <_vfiprintf_r+0x182>
 800b5ae:	230a      	movs	r3, #10
 800b5b0:	435a      	muls	r2, r3
 800b5b2:	4667      	mov	r7, ip
 800b5b4:	1852      	adds	r2, r2, r1
 800b5b6:	3b09      	subs	r3, #9
 800b5b8:	e7ef      	b.n	800b59a <_vfiprintf_r+0x1ea>
 800b5ba:	ab07      	add	r3, sp, #28
 800b5bc:	9300      	str	r3, [sp, #0]
 800b5be:	0022      	movs	r2, r4
 800b5c0:	0029      	movs	r1, r5
 800b5c2:	0030      	movs	r0, r6
 800b5c4:	4b16      	ldr	r3, [pc, #88]	; (800b620 <_vfiprintf_r+0x270>)
 800b5c6:	f7fc f8bb 	bl	8007740 <_printf_float>
 800b5ca:	9004      	str	r0, [sp, #16]
 800b5cc:	9b04      	ldr	r3, [sp, #16]
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	d1d1      	bne.n	800b576 <_vfiprintf_r+0x1c6>
 800b5d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5d4:	07db      	lsls	r3, r3, #31
 800b5d6:	d405      	bmi.n	800b5e4 <_vfiprintf_r+0x234>
 800b5d8:	89a3      	ldrh	r3, [r4, #12]
 800b5da:	059b      	lsls	r3, r3, #22
 800b5dc:	d402      	bmi.n	800b5e4 <_vfiprintf_r+0x234>
 800b5de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5e0:	f7ff fe7c 	bl	800b2dc <__retarget_lock_release_recursive>
 800b5e4:	89a3      	ldrh	r3, [r4, #12]
 800b5e6:	065b      	lsls	r3, r3, #25
 800b5e8:	d500      	bpl.n	800b5ec <_vfiprintf_r+0x23c>
 800b5ea:	e70a      	b.n	800b402 <_vfiprintf_r+0x52>
 800b5ec:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b5ee:	e70a      	b.n	800b406 <_vfiprintf_r+0x56>
 800b5f0:	ab07      	add	r3, sp, #28
 800b5f2:	9300      	str	r3, [sp, #0]
 800b5f4:	0022      	movs	r2, r4
 800b5f6:	0029      	movs	r1, r5
 800b5f8:	0030      	movs	r0, r6
 800b5fa:	4b09      	ldr	r3, [pc, #36]	; (800b620 <_vfiprintf_r+0x270>)
 800b5fc:	f7fc fb52 	bl	8007ca4 <_printf_i>
 800b600:	e7e3      	b.n	800b5ca <_vfiprintf_r+0x21a>
 800b602:	46c0      	nop			; (mov r8, r8)
 800b604:	0800c3fc 	.word	0x0800c3fc
 800b608:	0800c41c 	.word	0x0800c41c
 800b60c:	0800c3dc 	.word	0x0800c3dc
 800b610:	0800c38c 	.word	0x0800c38c
 800b614:	0800c392 	.word	0x0800c392
 800b618:	0800c396 	.word	0x0800c396
 800b61c:	08007741 	.word	0x08007741
 800b620:	0800b38d 	.word	0x0800b38d

0800b624 <__swbuf_r>:
 800b624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b626:	0005      	movs	r5, r0
 800b628:	000e      	movs	r6, r1
 800b62a:	0014      	movs	r4, r2
 800b62c:	2800      	cmp	r0, #0
 800b62e:	d004      	beq.n	800b63a <__swbuf_r+0x16>
 800b630:	6983      	ldr	r3, [r0, #24]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d101      	bne.n	800b63a <__swbuf_r+0x16>
 800b636:	f000 f9f9 	bl	800ba2c <__sinit>
 800b63a:	4b22      	ldr	r3, [pc, #136]	; (800b6c4 <__swbuf_r+0xa0>)
 800b63c:	429c      	cmp	r4, r3
 800b63e:	d12e      	bne.n	800b69e <__swbuf_r+0x7a>
 800b640:	686c      	ldr	r4, [r5, #4]
 800b642:	69a3      	ldr	r3, [r4, #24]
 800b644:	60a3      	str	r3, [r4, #8]
 800b646:	89a3      	ldrh	r3, [r4, #12]
 800b648:	071b      	lsls	r3, r3, #28
 800b64a:	d532      	bpl.n	800b6b2 <__swbuf_r+0x8e>
 800b64c:	6923      	ldr	r3, [r4, #16]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d02f      	beq.n	800b6b2 <__swbuf_r+0x8e>
 800b652:	6823      	ldr	r3, [r4, #0]
 800b654:	6922      	ldr	r2, [r4, #16]
 800b656:	b2f7      	uxtb	r7, r6
 800b658:	1a98      	subs	r0, r3, r2
 800b65a:	6963      	ldr	r3, [r4, #20]
 800b65c:	b2f6      	uxtb	r6, r6
 800b65e:	4283      	cmp	r3, r0
 800b660:	dc05      	bgt.n	800b66e <__swbuf_r+0x4a>
 800b662:	0021      	movs	r1, r4
 800b664:	0028      	movs	r0, r5
 800b666:	f000 f93f 	bl	800b8e8 <_fflush_r>
 800b66a:	2800      	cmp	r0, #0
 800b66c:	d127      	bne.n	800b6be <__swbuf_r+0x9a>
 800b66e:	68a3      	ldr	r3, [r4, #8]
 800b670:	3001      	adds	r0, #1
 800b672:	3b01      	subs	r3, #1
 800b674:	60a3      	str	r3, [r4, #8]
 800b676:	6823      	ldr	r3, [r4, #0]
 800b678:	1c5a      	adds	r2, r3, #1
 800b67a:	6022      	str	r2, [r4, #0]
 800b67c:	701f      	strb	r7, [r3, #0]
 800b67e:	6963      	ldr	r3, [r4, #20]
 800b680:	4283      	cmp	r3, r0
 800b682:	d004      	beq.n	800b68e <__swbuf_r+0x6a>
 800b684:	89a3      	ldrh	r3, [r4, #12]
 800b686:	07db      	lsls	r3, r3, #31
 800b688:	d507      	bpl.n	800b69a <__swbuf_r+0x76>
 800b68a:	2e0a      	cmp	r6, #10
 800b68c:	d105      	bne.n	800b69a <__swbuf_r+0x76>
 800b68e:	0021      	movs	r1, r4
 800b690:	0028      	movs	r0, r5
 800b692:	f000 f929 	bl	800b8e8 <_fflush_r>
 800b696:	2800      	cmp	r0, #0
 800b698:	d111      	bne.n	800b6be <__swbuf_r+0x9a>
 800b69a:	0030      	movs	r0, r6
 800b69c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b69e:	4b0a      	ldr	r3, [pc, #40]	; (800b6c8 <__swbuf_r+0xa4>)
 800b6a0:	429c      	cmp	r4, r3
 800b6a2:	d101      	bne.n	800b6a8 <__swbuf_r+0x84>
 800b6a4:	68ac      	ldr	r4, [r5, #8]
 800b6a6:	e7cc      	b.n	800b642 <__swbuf_r+0x1e>
 800b6a8:	4b08      	ldr	r3, [pc, #32]	; (800b6cc <__swbuf_r+0xa8>)
 800b6aa:	429c      	cmp	r4, r3
 800b6ac:	d1c9      	bne.n	800b642 <__swbuf_r+0x1e>
 800b6ae:	68ec      	ldr	r4, [r5, #12]
 800b6b0:	e7c7      	b.n	800b642 <__swbuf_r+0x1e>
 800b6b2:	0021      	movs	r1, r4
 800b6b4:	0028      	movs	r0, r5
 800b6b6:	f000 f80b 	bl	800b6d0 <__swsetup_r>
 800b6ba:	2800      	cmp	r0, #0
 800b6bc:	d0c9      	beq.n	800b652 <__swbuf_r+0x2e>
 800b6be:	2601      	movs	r6, #1
 800b6c0:	4276      	negs	r6, r6
 800b6c2:	e7ea      	b.n	800b69a <__swbuf_r+0x76>
 800b6c4:	0800c3fc 	.word	0x0800c3fc
 800b6c8:	0800c41c 	.word	0x0800c41c
 800b6cc:	0800c3dc 	.word	0x0800c3dc

0800b6d0 <__swsetup_r>:
 800b6d0:	4b37      	ldr	r3, [pc, #220]	; (800b7b0 <__swsetup_r+0xe0>)
 800b6d2:	b570      	push	{r4, r5, r6, lr}
 800b6d4:	681d      	ldr	r5, [r3, #0]
 800b6d6:	0006      	movs	r6, r0
 800b6d8:	000c      	movs	r4, r1
 800b6da:	2d00      	cmp	r5, #0
 800b6dc:	d005      	beq.n	800b6ea <__swsetup_r+0x1a>
 800b6de:	69ab      	ldr	r3, [r5, #24]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d102      	bne.n	800b6ea <__swsetup_r+0x1a>
 800b6e4:	0028      	movs	r0, r5
 800b6e6:	f000 f9a1 	bl	800ba2c <__sinit>
 800b6ea:	4b32      	ldr	r3, [pc, #200]	; (800b7b4 <__swsetup_r+0xe4>)
 800b6ec:	429c      	cmp	r4, r3
 800b6ee:	d10f      	bne.n	800b710 <__swsetup_r+0x40>
 800b6f0:	686c      	ldr	r4, [r5, #4]
 800b6f2:	230c      	movs	r3, #12
 800b6f4:	5ee2      	ldrsh	r2, [r4, r3]
 800b6f6:	b293      	uxth	r3, r2
 800b6f8:	0711      	lsls	r1, r2, #28
 800b6fa:	d42d      	bmi.n	800b758 <__swsetup_r+0x88>
 800b6fc:	06d9      	lsls	r1, r3, #27
 800b6fe:	d411      	bmi.n	800b724 <__swsetup_r+0x54>
 800b700:	2309      	movs	r3, #9
 800b702:	2001      	movs	r0, #1
 800b704:	6033      	str	r3, [r6, #0]
 800b706:	3337      	adds	r3, #55	; 0x37
 800b708:	4313      	orrs	r3, r2
 800b70a:	81a3      	strh	r3, [r4, #12]
 800b70c:	4240      	negs	r0, r0
 800b70e:	bd70      	pop	{r4, r5, r6, pc}
 800b710:	4b29      	ldr	r3, [pc, #164]	; (800b7b8 <__swsetup_r+0xe8>)
 800b712:	429c      	cmp	r4, r3
 800b714:	d101      	bne.n	800b71a <__swsetup_r+0x4a>
 800b716:	68ac      	ldr	r4, [r5, #8]
 800b718:	e7eb      	b.n	800b6f2 <__swsetup_r+0x22>
 800b71a:	4b28      	ldr	r3, [pc, #160]	; (800b7bc <__swsetup_r+0xec>)
 800b71c:	429c      	cmp	r4, r3
 800b71e:	d1e8      	bne.n	800b6f2 <__swsetup_r+0x22>
 800b720:	68ec      	ldr	r4, [r5, #12]
 800b722:	e7e6      	b.n	800b6f2 <__swsetup_r+0x22>
 800b724:	075b      	lsls	r3, r3, #29
 800b726:	d513      	bpl.n	800b750 <__swsetup_r+0x80>
 800b728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b72a:	2900      	cmp	r1, #0
 800b72c:	d008      	beq.n	800b740 <__swsetup_r+0x70>
 800b72e:	0023      	movs	r3, r4
 800b730:	3344      	adds	r3, #68	; 0x44
 800b732:	4299      	cmp	r1, r3
 800b734:	d002      	beq.n	800b73c <__swsetup_r+0x6c>
 800b736:	0030      	movs	r0, r6
 800b738:	f7fb fe76 	bl	8007428 <_free_r>
 800b73c:	2300      	movs	r3, #0
 800b73e:	6363      	str	r3, [r4, #52]	; 0x34
 800b740:	2224      	movs	r2, #36	; 0x24
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	4393      	bics	r3, r2
 800b746:	81a3      	strh	r3, [r4, #12]
 800b748:	2300      	movs	r3, #0
 800b74a:	6063      	str	r3, [r4, #4]
 800b74c:	6923      	ldr	r3, [r4, #16]
 800b74e:	6023      	str	r3, [r4, #0]
 800b750:	2308      	movs	r3, #8
 800b752:	89a2      	ldrh	r2, [r4, #12]
 800b754:	4313      	orrs	r3, r2
 800b756:	81a3      	strh	r3, [r4, #12]
 800b758:	6923      	ldr	r3, [r4, #16]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d10b      	bne.n	800b776 <__swsetup_r+0xa6>
 800b75e:	21a0      	movs	r1, #160	; 0xa0
 800b760:	2280      	movs	r2, #128	; 0x80
 800b762:	89a3      	ldrh	r3, [r4, #12]
 800b764:	0089      	lsls	r1, r1, #2
 800b766:	0092      	lsls	r2, r2, #2
 800b768:	400b      	ands	r3, r1
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d003      	beq.n	800b776 <__swsetup_r+0xa6>
 800b76e:	0021      	movs	r1, r4
 800b770:	0030      	movs	r0, r6
 800b772:	f000 fa23 	bl	800bbbc <__smakebuf_r>
 800b776:	220c      	movs	r2, #12
 800b778:	5ea3      	ldrsh	r3, [r4, r2]
 800b77a:	2001      	movs	r0, #1
 800b77c:	001a      	movs	r2, r3
 800b77e:	b299      	uxth	r1, r3
 800b780:	4002      	ands	r2, r0
 800b782:	4203      	tst	r3, r0
 800b784:	d00f      	beq.n	800b7a6 <__swsetup_r+0xd6>
 800b786:	2200      	movs	r2, #0
 800b788:	60a2      	str	r2, [r4, #8]
 800b78a:	6962      	ldr	r2, [r4, #20]
 800b78c:	4252      	negs	r2, r2
 800b78e:	61a2      	str	r2, [r4, #24]
 800b790:	2000      	movs	r0, #0
 800b792:	6922      	ldr	r2, [r4, #16]
 800b794:	4282      	cmp	r2, r0
 800b796:	d1ba      	bne.n	800b70e <__swsetup_r+0x3e>
 800b798:	060a      	lsls	r2, r1, #24
 800b79a:	d5b8      	bpl.n	800b70e <__swsetup_r+0x3e>
 800b79c:	2240      	movs	r2, #64	; 0x40
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	81a3      	strh	r3, [r4, #12]
 800b7a2:	3801      	subs	r0, #1
 800b7a4:	e7b3      	b.n	800b70e <__swsetup_r+0x3e>
 800b7a6:	0788      	lsls	r0, r1, #30
 800b7a8:	d400      	bmi.n	800b7ac <__swsetup_r+0xdc>
 800b7aa:	6962      	ldr	r2, [r4, #20]
 800b7ac:	60a2      	str	r2, [r4, #8]
 800b7ae:	e7ef      	b.n	800b790 <__swsetup_r+0xc0>
 800b7b0:	2000000c 	.word	0x2000000c
 800b7b4:	0800c3fc 	.word	0x0800c3fc
 800b7b8:	0800c41c 	.word	0x0800c41c
 800b7bc:	0800c3dc 	.word	0x0800c3dc

0800b7c0 <abort>:
 800b7c0:	2006      	movs	r0, #6
 800b7c2:	b510      	push	{r4, lr}
 800b7c4:	f000 fa70 	bl	800bca8 <raise>
 800b7c8:	2001      	movs	r0, #1
 800b7ca:	f7f7 fed3 	bl	8003574 <_exit>
	...

0800b7d0 <__sflush_r>:
 800b7d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7d2:	898b      	ldrh	r3, [r1, #12]
 800b7d4:	0005      	movs	r5, r0
 800b7d6:	000c      	movs	r4, r1
 800b7d8:	071a      	lsls	r2, r3, #28
 800b7da:	d45f      	bmi.n	800b89c <__sflush_r+0xcc>
 800b7dc:	684a      	ldr	r2, [r1, #4]
 800b7de:	2a00      	cmp	r2, #0
 800b7e0:	dc04      	bgt.n	800b7ec <__sflush_r+0x1c>
 800b7e2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b7e4:	2a00      	cmp	r2, #0
 800b7e6:	dc01      	bgt.n	800b7ec <__sflush_r+0x1c>
 800b7e8:	2000      	movs	r0, #0
 800b7ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7ec:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b7ee:	2f00      	cmp	r7, #0
 800b7f0:	d0fa      	beq.n	800b7e8 <__sflush_r+0x18>
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	2180      	movs	r1, #128	; 0x80
 800b7f6:	682e      	ldr	r6, [r5, #0]
 800b7f8:	602a      	str	r2, [r5, #0]
 800b7fa:	001a      	movs	r2, r3
 800b7fc:	0149      	lsls	r1, r1, #5
 800b7fe:	400a      	ands	r2, r1
 800b800:	420b      	tst	r3, r1
 800b802:	d034      	beq.n	800b86e <__sflush_r+0x9e>
 800b804:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b806:	89a3      	ldrh	r3, [r4, #12]
 800b808:	075b      	lsls	r3, r3, #29
 800b80a:	d506      	bpl.n	800b81a <__sflush_r+0x4a>
 800b80c:	6863      	ldr	r3, [r4, #4]
 800b80e:	1ac0      	subs	r0, r0, r3
 800b810:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b812:	2b00      	cmp	r3, #0
 800b814:	d001      	beq.n	800b81a <__sflush_r+0x4a>
 800b816:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b818:	1ac0      	subs	r0, r0, r3
 800b81a:	0002      	movs	r2, r0
 800b81c:	6a21      	ldr	r1, [r4, #32]
 800b81e:	2300      	movs	r3, #0
 800b820:	0028      	movs	r0, r5
 800b822:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b824:	47b8      	blx	r7
 800b826:	89a1      	ldrh	r1, [r4, #12]
 800b828:	1c43      	adds	r3, r0, #1
 800b82a:	d106      	bne.n	800b83a <__sflush_r+0x6a>
 800b82c:	682b      	ldr	r3, [r5, #0]
 800b82e:	2b1d      	cmp	r3, #29
 800b830:	d831      	bhi.n	800b896 <__sflush_r+0xc6>
 800b832:	4a2c      	ldr	r2, [pc, #176]	; (800b8e4 <__sflush_r+0x114>)
 800b834:	40da      	lsrs	r2, r3
 800b836:	07d3      	lsls	r3, r2, #31
 800b838:	d52d      	bpl.n	800b896 <__sflush_r+0xc6>
 800b83a:	2300      	movs	r3, #0
 800b83c:	6063      	str	r3, [r4, #4]
 800b83e:	6923      	ldr	r3, [r4, #16]
 800b840:	6023      	str	r3, [r4, #0]
 800b842:	04cb      	lsls	r3, r1, #19
 800b844:	d505      	bpl.n	800b852 <__sflush_r+0x82>
 800b846:	1c43      	adds	r3, r0, #1
 800b848:	d102      	bne.n	800b850 <__sflush_r+0x80>
 800b84a:	682b      	ldr	r3, [r5, #0]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d100      	bne.n	800b852 <__sflush_r+0x82>
 800b850:	6560      	str	r0, [r4, #84]	; 0x54
 800b852:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b854:	602e      	str	r6, [r5, #0]
 800b856:	2900      	cmp	r1, #0
 800b858:	d0c6      	beq.n	800b7e8 <__sflush_r+0x18>
 800b85a:	0023      	movs	r3, r4
 800b85c:	3344      	adds	r3, #68	; 0x44
 800b85e:	4299      	cmp	r1, r3
 800b860:	d002      	beq.n	800b868 <__sflush_r+0x98>
 800b862:	0028      	movs	r0, r5
 800b864:	f7fb fde0 	bl	8007428 <_free_r>
 800b868:	2000      	movs	r0, #0
 800b86a:	6360      	str	r0, [r4, #52]	; 0x34
 800b86c:	e7bd      	b.n	800b7ea <__sflush_r+0x1a>
 800b86e:	2301      	movs	r3, #1
 800b870:	0028      	movs	r0, r5
 800b872:	6a21      	ldr	r1, [r4, #32]
 800b874:	47b8      	blx	r7
 800b876:	1c43      	adds	r3, r0, #1
 800b878:	d1c5      	bne.n	800b806 <__sflush_r+0x36>
 800b87a:	682b      	ldr	r3, [r5, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d0c2      	beq.n	800b806 <__sflush_r+0x36>
 800b880:	2b1d      	cmp	r3, #29
 800b882:	d001      	beq.n	800b888 <__sflush_r+0xb8>
 800b884:	2b16      	cmp	r3, #22
 800b886:	d101      	bne.n	800b88c <__sflush_r+0xbc>
 800b888:	602e      	str	r6, [r5, #0]
 800b88a:	e7ad      	b.n	800b7e8 <__sflush_r+0x18>
 800b88c:	2340      	movs	r3, #64	; 0x40
 800b88e:	89a2      	ldrh	r2, [r4, #12]
 800b890:	4313      	orrs	r3, r2
 800b892:	81a3      	strh	r3, [r4, #12]
 800b894:	e7a9      	b.n	800b7ea <__sflush_r+0x1a>
 800b896:	2340      	movs	r3, #64	; 0x40
 800b898:	430b      	orrs	r3, r1
 800b89a:	e7fa      	b.n	800b892 <__sflush_r+0xc2>
 800b89c:	690f      	ldr	r7, [r1, #16]
 800b89e:	2f00      	cmp	r7, #0
 800b8a0:	d0a2      	beq.n	800b7e8 <__sflush_r+0x18>
 800b8a2:	680a      	ldr	r2, [r1, #0]
 800b8a4:	600f      	str	r7, [r1, #0]
 800b8a6:	1bd2      	subs	r2, r2, r7
 800b8a8:	9201      	str	r2, [sp, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	079b      	lsls	r3, r3, #30
 800b8ae:	d100      	bne.n	800b8b2 <__sflush_r+0xe2>
 800b8b0:	694a      	ldr	r2, [r1, #20]
 800b8b2:	60a2      	str	r2, [r4, #8]
 800b8b4:	9b01      	ldr	r3, [sp, #4]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	dc00      	bgt.n	800b8bc <__sflush_r+0xec>
 800b8ba:	e795      	b.n	800b7e8 <__sflush_r+0x18>
 800b8bc:	003a      	movs	r2, r7
 800b8be:	0028      	movs	r0, r5
 800b8c0:	9b01      	ldr	r3, [sp, #4]
 800b8c2:	6a21      	ldr	r1, [r4, #32]
 800b8c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b8c6:	47b0      	blx	r6
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	dc06      	bgt.n	800b8da <__sflush_r+0x10a>
 800b8cc:	2340      	movs	r3, #64	; 0x40
 800b8ce:	2001      	movs	r0, #1
 800b8d0:	89a2      	ldrh	r2, [r4, #12]
 800b8d2:	4240      	negs	r0, r0
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	81a3      	strh	r3, [r4, #12]
 800b8d8:	e787      	b.n	800b7ea <__sflush_r+0x1a>
 800b8da:	9b01      	ldr	r3, [sp, #4]
 800b8dc:	183f      	adds	r7, r7, r0
 800b8de:	1a1b      	subs	r3, r3, r0
 800b8e0:	9301      	str	r3, [sp, #4]
 800b8e2:	e7e7      	b.n	800b8b4 <__sflush_r+0xe4>
 800b8e4:	20400001 	.word	0x20400001

0800b8e8 <_fflush_r>:
 800b8e8:	690b      	ldr	r3, [r1, #16]
 800b8ea:	b570      	push	{r4, r5, r6, lr}
 800b8ec:	0005      	movs	r5, r0
 800b8ee:	000c      	movs	r4, r1
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d102      	bne.n	800b8fa <_fflush_r+0x12>
 800b8f4:	2500      	movs	r5, #0
 800b8f6:	0028      	movs	r0, r5
 800b8f8:	bd70      	pop	{r4, r5, r6, pc}
 800b8fa:	2800      	cmp	r0, #0
 800b8fc:	d004      	beq.n	800b908 <_fflush_r+0x20>
 800b8fe:	6983      	ldr	r3, [r0, #24]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d101      	bne.n	800b908 <_fflush_r+0x20>
 800b904:	f000 f892 	bl	800ba2c <__sinit>
 800b908:	4b14      	ldr	r3, [pc, #80]	; (800b95c <_fflush_r+0x74>)
 800b90a:	429c      	cmp	r4, r3
 800b90c:	d11b      	bne.n	800b946 <_fflush_r+0x5e>
 800b90e:	686c      	ldr	r4, [r5, #4]
 800b910:	220c      	movs	r2, #12
 800b912:	5ea3      	ldrsh	r3, [r4, r2]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d0ed      	beq.n	800b8f4 <_fflush_r+0xc>
 800b918:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b91a:	07d2      	lsls	r2, r2, #31
 800b91c:	d404      	bmi.n	800b928 <_fflush_r+0x40>
 800b91e:	059b      	lsls	r3, r3, #22
 800b920:	d402      	bmi.n	800b928 <_fflush_r+0x40>
 800b922:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b924:	f7ff fcd9 	bl	800b2da <__retarget_lock_acquire_recursive>
 800b928:	0028      	movs	r0, r5
 800b92a:	0021      	movs	r1, r4
 800b92c:	f7ff ff50 	bl	800b7d0 <__sflush_r>
 800b930:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b932:	0005      	movs	r5, r0
 800b934:	07db      	lsls	r3, r3, #31
 800b936:	d4de      	bmi.n	800b8f6 <_fflush_r+0xe>
 800b938:	89a3      	ldrh	r3, [r4, #12]
 800b93a:	059b      	lsls	r3, r3, #22
 800b93c:	d4db      	bmi.n	800b8f6 <_fflush_r+0xe>
 800b93e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b940:	f7ff fccc 	bl	800b2dc <__retarget_lock_release_recursive>
 800b944:	e7d7      	b.n	800b8f6 <_fflush_r+0xe>
 800b946:	4b06      	ldr	r3, [pc, #24]	; (800b960 <_fflush_r+0x78>)
 800b948:	429c      	cmp	r4, r3
 800b94a:	d101      	bne.n	800b950 <_fflush_r+0x68>
 800b94c:	68ac      	ldr	r4, [r5, #8]
 800b94e:	e7df      	b.n	800b910 <_fflush_r+0x28>
 800b950:	4b04      	ldr	r3, [pc, #16]	; (800b964 <_fflush_r+0x7c>)
 800b952:	429c      	cmp	r4, r3
 800b954:	d1dc      	bne.n	800b910 <_fflush_r+0x28>
 800b956:	68ec      	ldr	r4, [r5, #12]
 800b958:	e7da      	b.n	800b910 <_fflush_r+0x28>
 800b95a:	46c0      	nop			; (mov r8, r8)
 800b95c:	0800c3fc 	.word	0x0800c3fc
 800b960:	0800c41c 	.word	0x0800c41c
 800b964:	0800c3dc 	.word	0x0800c3dc

0800b968 <std>:
 800b968:	2300      	movs	r3, #0
 800b96a:	b510      	push	{r4, lr}
 800b96c:	0004      	movs	r4, r0
 800b96e:	6003      	str	r3, [r0, #0]
 800b970:	6043      	str	r3, [r0, #4]
 800b972:	6083      	str	r3, [r0, #8]
 800b974:	8181      	strh	r1, [r0, #12]
 800b976:	6643      	str	r3, [r0, #100]	; 0x64
 800b978:	0019      	movs	r1, r3
 800b97a:	81c2      	strh	r2, [r0, #14]
 800b97c:	6103      	str	r3, [r0, #16]
 800b97e:	6143      	str	r3, [r0, #20]
 800b980:	6183      	str	r3, [r0, #24]
 800b982:	2208      	movs	r2, #8
 800b984:	305c      	adds	r0, #92	; 0x5c
 800b986:	f7fb fd46 	bl	8007416 <memset>
 800b98a:	4b05      	ldr	r3, [pc, #20]	; (800b9a0 <std+0x38>)
 800b98c:	6224      	str	r4, [r4, #32]
 800b98e:	6263      	str	r3, [r4, #36]	; 0x24
 800b990:	4b04      	ldr	r3, [pc, #16]	; (800b9a4 <std+0x3c>)
 800b992:	62a3      	str	r3, [r4, #40]	; 0x28
 800b994:	4b04      	ldr	r3, [pc, #16]	; (800b9a8 <std+0x40>)
 800b996:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b998:	4b04      	ldr	r3, [pc, #16]	; (800b9ac <std+0x44>)
 800b99a:	6323      	str	r3, [r4, #48]	; 0x30
 800b99c:	bd10      	pop	{r4, pc}
 800b99e:	46c0      	nop			; (mov r8, r8)
 800b9a0:	0800bce9 	.word	0x0800bce9
 800b9a4:	0800bd11 	.word	0x0800bd11
 800b9a8:	0800bd49 	.word	0x0800bd49
 800b9ac:	0800bd75 	.word	0x0800bd75

0800b9b0 <_cleanup_r>:
 800b9b0:	b510      	push	{r4, lr}
 800b9b2:	4902      	ldr	r1, [pc, #8]	; (800b9bc <_cleanup_r+0xc>)
 800b9b4:	f000 f8ba 	bl	800bb2c <_fwalk_reent>
 800b9b8:	bd10      	pop	{r4, pc}
 800b9ba:	46c0      	nop			; (mov r8, r8)
 800b9bc:	0800b8e9 	.word	0x0800b8e9

0800b9c0 <__sfmoreglue>:
 800b9c0:	b570      	push	{r4, r5, r6, lr}
 800b9c2:	2568      	movs	r5, #104	; 0x68
 800b9c4:	1e4a      	subs	r2, r1, #1
 800b9c6:	4355      	muls	r5, r2
 800b9c8:	000e      	movs	r6, r1
 800b9ca:	0029      	movs	r1, r5
 800b9cc:	3174      	adds	r1, #116	; 0x74
 800b9ce:	f7fb fd97 	bl	8007500 <_malloc_r>
 800b9d2:	1e04      	subs	r4, r0, #0
 800b9d4:	d008      	beq.n	800b9e8 <__sfmoreglue+0x28>
 800b9d6:	2100      	movs	r1, #0
 800b9d8:	002a      	movs	r2, r5
 800b9da:	6001      	str	r1, [r0, #0]
 800b9dc:	6046      	str	r6, [r0, #4]
 800b9de:	300c      	adds	r0, #12
 800b9e0:	60a0      	str	r0, [r4, #8]
 800b9e2:	3268      	adds	r2, #104	; 0x68
 800b9e4:	f7fb fd17 	bl	8007416 <memset>
 800b9e8:	0020      	movs	r0, r4
 800b9ea:	bd70      	pop	{r4, r5, r6, pc}

0800b9ec <__sfp_lock_acquire>:
 800b9ec:	b510      	push	{r4, lr}
 800b9ee:	4802      	ldr	r0, [pc, #8]	; (800b9f8 <__sfp_lock_acquire+0xc>)
 800b9f0:	f7ff fc73 	bl	800b2da <__retarget_lock_acquire_recursive>
 800b9f4:	bd10      	pop	{r4, pc}
 800b9f6:	46c0      	nop			; (mov r8, r8)
 800b9f8:	20000499 	.word	0x20000499

0800b9fc <__sfp_lock_release>:
 800b9fc:	b510      	push	{r4, lr}
 800b9fe:	4802      	ldr	r0, [pc, #8]	; (800ba08 <__sfp_lock_release+0xc>)
 800ba00:	f7ff fc6c 	bl	800b2dc <__retarget_lock_release_recursive>
 800ba04:	bd10      	pop	{r4, pc}
 800ba06:	46c0      	nop			; (mov r8, r8)
 800ba08:	20000499 	.word	0x20000499

0800ba0c <__sinit_lock_acquire>:
 800ba0c:	b510      	push	{r4, lr}
 800ba0e:	4802      	ldr	r0, [pc, #8]	; (800ba18 <__sinit_lock_acquire+0xc>)
 800ba10:	f7ff fc63 	bl	800b2da <__retarget_lock_acquire_recursive>
 800ba14:	bd10      	pop	{r4, pc}
 800ba16:	46c0      	nop			; (mov r8, r8)
 800ba18:	2000049a 	.word	0x2000049a

0800ba1c <__sinit_lock_release>:
 800ba1c:	b510      	push	{r4, lr}
 800ba1e:	4802      	ldr	r0, [pc, #8]	; (800ba28 <__sinit_lock_release+0xc>)
 800ba20:	f7ff fc5c 	bl	800b2dc <__retarget_lock_release_recursive>
 800ba24:	bd10      	pop	{r4, pc}
 800ba26:	46c0      	nop			; (mov r8, r8)
 800ba28:	2000049a 	.word	0x2000049a

0800ba2c <__sinit>:
 800ba2c:	b513      	push	{r0, r1, r4, lr}
 800ba2e:	0004      	movs	r4, r0
 800ba30:	f7ff ffec 	bl	800ba0c <__sinit_lock_acquire>
 800ba34:	69a3      	ldr	r3, [r4, #24]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d002      	beq.n	800ba40 <__sinit+0x14>
 800ba3a:	f7ff ffef 	bl	800ba1c <__sinit_lock_release>
 800ba3e:	bd13      	pop	{r0, r1, r4, pc}
 800ba40:	64a3      	str	r3, [r4, #72]	; 0x48
 800ba42:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ba44:	6523      	str	r3, [r4, #80]	; 0x50
 800ba46:	4b13      	ldr	r3, [pc, #76]	; (800ba94 <__sinit+0x68>)
 800ba48:	4a13      	ldr	r2, [pc, #76]	; (800ba98 <__sinit+0x6c>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ba4e:	9301      	str	r3, [sp, #4]
 800ba50:	42a3      	cmp	r3, r4
 800ba52:	d101      	bne.n	800ba58 <__sinit+0x2c>
 800ba54:	2301      	movs	r3, #1
 800ba56:	61a3      	str	r3, [r4, #24]
 800ba58:	0020      	movs	r0, r4
 800ba5a:	f000 f81f 	bl	800ba9c <__sfp>
 800ba5e:	6060      	str	r0, [r4, #4]
 800ba60:	0020      	movs	r0, r4
 800ba62:	f000 f81b 	bl	800ba9c <__sfp>
 800ba66:	60a0      	str	r0, [r4, #8]
 800ba68:	0020      	movs	r0, r4
 800ba6a:	f000 f817 	bl	800ba9c <__sfp>
 800ba6e:	2200      	movs	r2, #0
 800ba70:	2104      	movs	r1, #4
 800ba72:	60e0      	str	r0, [r4, #12]
 800ba74:	6860      	ldr	r0, [r4, #4]
 800ba76:	f7ff ff77 	bl	800b968 <std>
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	2109      	movs	r1, #9
 800ba7e:	68a0      	ldr	r0, [r4, #8]
 800ba80:	f7ff ff72 	bl	800b968 <std>
 800ba84:	2202      	movs	r2, #2
 800ba86:	2112      	movs	r1, #18
 800ba88:	68e0      	ldr	r0, [r4, #12]
 800ba8a:	f7ff ff6d 	bl	800b968 <std>
 800ba8e:	2301      	movs	r3, #1
 800ba90:	61a3      	str	r3, [r4, #24]
 800ba92:	e7d2      	b.n	800ba3a <__sinit+0xe>
 800ba94:	0800c098 	.word	0x0800c098
 800ba98:	0800b9b1 	.word	0x0800b9b1

0800ba9c <__sfp>:
 800ba9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba9e:	0007      	movs	r7, r0
 800baa0:	f7ff ffa4 	bl	800b9ec <__sfp_lock_acquire>
 800baa4:	4b1f      	ldr	r3, [pc, #124]	; (800bb24 <__sfp+0x88>)
 800baa6:	681e      	ldr	r6, [r3, #0]
 800baa8:	69b3      	ldr	r3, [r6, #24]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d102      	bne.n	800bab4 <__sfp+0x18>
 800baae:	0030      	movs	r0, r6
 800bab0:	f7ff ffbc 	bl	800ba2c <__sinit>
 800bab4:	3648      	adds	r6, #72	; 0x48
 800bab6:	68b4      	ldr	r4, [r6, #8]
 800bab8:	6873      	ldr	r3, [r6, #4]
 800baba:	3b01      	subs	r3, #1
 800babc:	d504      	bpl.n	800bac8 <__sfp+0x2c>
 800babe:	6833      	ldr	r3, [r6, #0]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d022      	beq.n	800bb0a <__sfp+0x6e>
 800bac4:	6836      	ldr	r6, [r6, #0]
 800bac6:	e7f6      	b.n	800bab6 <__sfp+0x1a>
 800bac8:	220c      	movs	r2, #12
 800baca:	5ea5      	ldrsh	r5, [r4, r2]
 800bacc:	2d00      	cmp	r5, #0
 800bace:	d11a      	bne.n	800bb06 <__sfp+0x6a>
 800bad0:	0020      	movs	r0, r4
 800bad2:	4b15      	ldr	r3, [pc, #84]	; (800bb28 <__sfp+0x8c>)
 800bad4:	3058      	adds	r0, #88	; 0x58
 800bad6:	60e3      	str	r3, [r4, #12]
 800bad8:	6665      	str	r5, [r4, #100]	; 0x64
 800bada:	f7ff fbfd 	bl	800b2d8 <__retarget_lock_init_recursive>
 800bade:	f7ff ff8d 	bl	800b9fc <__sfp_lock_release>
 800bae2:	0020      	movs	r0, r4
 800bae4:	2208      	movs	r2, #8
 800bae6:	0029      	movs	r1, r5
 800bae8:	6025      	str	r5, [r4, #0]
 800baea:	60a5      	str	r5, [r4, #8]
 800baec:	6065      	str	r5, [r4, #4]
 800baee:	6125      	str	r5, [r4, #16]
 800baf0:	6165      	str	r5, [r4, #20]
 800baf2:	61a5      	str	r5, [r4, #24]
 800baf4:	305c      	adds	r0, #92	; 0x5c
 800baf6:	f7fb fc8e 	bl	8007416 <memset>
 800bafa:	6365      	str	r5, [r4, #52]	; 0x34
 800bafc:	63a5      	str	r5, [r4, #56]	; 0x38
 800bafe:	64a5      	str	r5, [r4, #72]	; 0x48
 800bb00:	64e5      	str	r5, [r4, #76]	; 0x4c
 800bb02:	0020      	movs	r0, r4
 800bb04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb06:	3468      	adds	r4, #104	; 0x68
 800bb08:	e7d7      	b.n	800baba <__sfp+0x1e>
 800bb0a:	2104      	movs	r1, #4
 800bb0c:	0038      	movs	r0, r7
 800bb0e:	f7ff ff57 	bl	800b9c0 <__sfmoreglue>
 800bb12:	1e04      	subs	r4, r0, #0
 800bb14:	6030      	str	r0, [r6, #0]
 800bb16:	d1d5      	bne.n	800bac4 <__sfp+0x28>
 800bb18:	f7ff ff70 	bl	800b9fc <__sfp_lock_release>
 800bb1c:	230c      	movs	r3, #12
 800bb1e:	603b      	str	r3, [r7, #0]
 800bb20:	e7ef      	b.n	800bb02 <__sfp+0x66>
 800bb22:	46c0      	nop			; (mov r8, r8)
 800bb24:	0800c098 	.word	0x0800c098
 800bb28:	ffff0001 	.word	0xffff0001

0800bb2c <_fwalk_reent>:
 800bb2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb2e:	0004      	movs	r4, r0
 800bb30:	0006      	movs	r6, r0
 800bb32:	2700      	movs	r7, #0
 800bb34:	9101      	str	r1, [sp, #4]
 800bb36:	3448      	adds	r4, #72	; 0x48
 800bb38:	6863      	ldr	r3, [r4, #4]
 800bb3a:	68a5      	ldr	r5, [r4, #8]
 800bb3c:	9300      	str	r3, [sp, #0]
 800bb3e:	9b00      	ldr	r3, [sp, #0]
 800bb40:	3b01      	subs	r3, #1
 800bb42:	9300      	str	r3, [sp, #0]
 800bb44:	d504      	bpl.n	800bb50 <_fwalk_reent+0x24>
 800bb46:	6824      	ldr	r4, [r4, #0]
 800bb48:	2c00      	cmp	r4, #0
 800bb4a:	d1f5      	bne.n	800bb38 <_fwalk_reent+0xc>
 800bb4c:	0038      	movs	r0, r7
 800bb4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb50:	89ab      	ldrh	r3, [r5, #12]
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	d908      	bls.n	800bb68 <_fwalk_reent+0x3c>
 800bb56:	220e      	movs	r2, #14
 800bb58:	5eab      	ldrsh	r3, [r5, r2]
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	d004      	beq.n	800bb68 <_fwalk_reent+0x3c>
 800bb5e:	0029      	movs	r1, r5
 800bb60:	0030      	movs	r0, r6
 800bb62:	9b01      	ldr	r3, [sp, #4]
 800bb64:	4798      	blx	r3
 800bb66:	4307      	orrs	r7, r0
 800bb68:	3568      	adds	r5, #104	; 0x68
 800bb6a:	e7e8      	b.n	800bb3e <_fwalk_reent+0x12>

0800bb6c <__swhatbuf_r>:
 800bb6c:	b570      	push	{r4, r5, r6, lr}
 800bb6e:	000e      	movs	r6, r1
 800bb70:	001d      	movs	r5, r3
 800bb72:	230e      	movs	r3, #14
 800bb74:	5ec9      	ldrsh	r1, [r1, r3]
 800bb76:	0014      	movs	r4, r2
 800bb78:	b096      	sub	sp, #88	; 0x58
 800bb7a:	2900      	cmp	r1, #0
 800bb7c:	da08      	bge.n	800bb90 <__swhatbuf_r+0x24>
 800bb7e:	220c      	movs	r2, #12
 800bb80:	5eb3      	ldrsh	r3, [r6, r2]
 800bb82:	2200      	movs	r2, #0
 800bb84:	602a      	str	r2, [r5, #0]
 800bb86:	061b      	lsls	r3, r3, #24
 800bb88:	d411      	bmi.n	800bbae <__swhatbuf_r+0x42>
 800bb8a:	2380      	movs	r3, #128	; 0x80
 800bb8c:	00db      	lsls	r3, r3, #3
 800bb8e:	e00f      	b.n	800bbb0 <__swhatbuf_r+0x44>
 800bb90:	466a      	mov	r2, sp
 800bb92:	f000 f91b 	bl	800bdcc <_fstat_r>
 800bb96:	2800      	cmp	r0, #0
 800bb98:	dbf1      	blt.n	800bb7e <__swhatbuf_r+0x12>
 800bb9a:	23f0      	movs	r3, #240	; 0xf0
 800bb9c:	9901      	ldr	r1, [sp, #4]
 800bb9e:	021b      	lsls	r3, r3, #8
 800bba0:	4019      	ands	r1, r3
 800bba2:	4b05      	ldr	r3, [pc, #20]	; (800bbb8 <__swhatbuf_r+0x4c>)
 800bba4:	18c9      	adds	r1, r1, r3
 800bba6:	424b      	negs	r3, r1
 800bba8:	4159      	adcs	r1, r3
 800bbaa:	6029      	str	r1, [r5, #0]
 800bbac:	e7ed      	b.n	800bb8a <__swhatbuf_r+0x1e>
 800bbae:	2340      	movs	r3, #64	; 0x40
 800bbb0:	2000      	movs	r0, #0
 800bbb2:	6023      	str	r3, [r4, #0]
 800bbb4:	b016      	add	sp, #88	; 0x58
 800bbb6:	bd70      	pop	{r4, r5, r6, pc}
 800bbb8:	ffffe000 	.word	0xffffe000

0800bbbc <__smakebuf_r>:
 800bbbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbbe:	2602      	movs	r6, #2
 800bbc0:	898b      	ldrh	r3, [r1, #12]
 800bbc2:	0005      	movs	r5, r0
 800bbc4:	000c      	movs	r4, r1
 800bbc6:	4233      	tst	r3, r6
 800bbc8:	d006      	beq.n	800bbd8 <__smakebuf_r+0x1c>
 800bbca:	0023      	movs	r3, r4
 800bbcc:	3347      	adds	r3, #71	; 0x47
 800bbce:	6023      	str	r3, [r4, #0]
 800bbd0:	6123      	str	r3, [r4, #16]
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	6163      	str	r3, [r4, #20]
 800bbd6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bbd8:	466a      	mov	r2, sp
 800bbda:	ab01      	add	r3, sp, #4
 800bbdc:	f7ff ffc6 	bl	800bb6c <__swhatbuf_r>
 800bbe0:	9900      	ldr	r1, [sp, #0]
 800bbe2:	0007      	movs	r7, r0
 800bbe4:	0028      	movs	r0, r5
 800bbe6:	f7fb fc8b 	bl	8007500 <_malloc_r>
 800bbea:	2800      	cmp	r0, #0
 800bbec:	d108      	bne.n	800bc00 <__smakebuf_r+0x44>
 800bbee:	220c      	movs	r2, #12
 800bbf0:	5ea3      	ldrsh	r3, [r4, r2]
 800bbf2:	059a      	lsls	r2, r3, #22
 800bbf4:	d4ef      	bmi.n	800bbd6 <__smakebuf_r+0x1a>
 800bbf6:	2203      	movs	r2, #3
 800bbf8:	4393      	bics	r3, r2
 800bbfa:	431e      	orrs	r6, r3
 800bbfc:	81a6      	strh	r6, [r4, #12]
 800bbfe:	e7e4      	b.n	800bbca <__smakebuf_r+0xe>
 800bc00:	4b0f      	ldr	r3, [pc, #60]	; (800bc40 <__smakebuf_r+0x84>)
 800bc02:	62ab      	str	r3, [r5, #40]	; 0x28
 800bc04:	2380      	movs	r3, #128	; 0x80
 800bc06:	89a2      	ldrh	r2, [r4, #12]
 800bc08:	6020      	str	r0, [r4, #0]
 800bc0a:	4313      	orrs	r3, r2
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	9b00      	ldr	r3, [sp, #0]
 800bc10:	6120      	str	r0, [r4, #16]
 800bc12:	6163      	str	r3, [r4, #20]
 800bc14:	9b01      	ldr	r3, [sp, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d00d      	beq.n	800bc36 <__smakebuf_r+0x7a>
 800bc1a:	0028      	movs	r0, r5
 800bc1c:	230e      	movs	r3, #14
 800bc1e:	5ee1      	ldrsh	r1, [r4, r3]
 800bc20:	f000 f8e6 	bl	800bdf0 <_isatty_r>
 800bc24:	2800      	cmp	r0, #0
 800bc26:	d006      	beq.n	800bc36 <__smakebuf_r+0x7a>
 800bc28:	2203      	movs	r2, #3
 800bc2a:	89a3      	ldrh	r3, [r4, #12]
 800bc2c:	4393      	bics	r3, r2
 800bc2e:	001a      	movs	r2, r3
 800bc30:	2301      	movs	r3, #1
 800bc32:	4313      	orrs	r3, r2
 800bc34:	81a3      	strh	r3, [r4, #12]
 800bc36:	89a0      	ldrh	r0, [r4, #12]
 800bc38:	4307      	orrs	r7, r0
 800bc3a:	81a7      	strh	r7, [r4, #12]
 800bc3c:	e7cb      	b.n	800bbd6 <__smakebuf_r+0x1a>
 800bc3e:	46c0      	nop			; (mov r8, r8)
 800bc40:	0800b9b1 	.word	0x0800b9b1

0800bc44 <_malloc_usable_size_r>:
 800bc44:	1f0b      	subs	r3, r1, #4
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	1f18      	subs	r0, r3, #4
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	da01      	bge.n	800bc52 <_malloc_usable_size_r+0xe>
 800bc4e:	580b      	ldr	r3, [r1, r0]
 800bc50:	18c0      	adds	r0, r0, r3
 800bc52:	4770      	bx	lr

0800bc54 <_raise_r>:
 800bc54:	b570      	push	{r4, r5, r6, lr}
 800bc56:	0004      	movs	r4, r0
 800bc58:	000d      	movs	r5, r1
 800bc5a:	291f      	cmp	r1, #31
 800bc5c:	d904      	bls.n	800bc68 <_raise_r+0x14>
 800bc5e:	2316      	movs	r3, #22
 800bc60:	6003      	str	r3, [r0, #0]
 800bc62:	2001      	movs	r0, #1
 800bc64:	4240      	negs	r0, r0
 800bc66:	bd70      	pop	{r4, r5, r6, pc}
 800bc68:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d004      	beq.n	800bc78 <_raise_r+0x24>
 800bc6e:	008a      	lsls	r2, r1, #2
 800bc70:	189b      	adds	r3, r3, r2
 800bc72:	681a      	ldr	r2, [r3, #0]
 800bc74:	2a00      	cmp	r2, #0
 800bc76:	d108      	bne.n	800bc8a <_raise_r+0x36>
 800bc78:	0020      	movs	r0, r4
 800bc7a:	f000 f831 	bl	800bce0 <_getpid_r>
 800bc7e:	002a      	movs	r2, r5
 800bc80:	0001      	movs	r1, r0
 800bc82:	0020      	movs	r0, r4
 800bc84:	f000 f81a 	bl	800bcbc <_kill_r>
 800bc88:	e7ed      	b.n	800bc66 <_raise_r+0x12>
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	2a01      	cmp	r2, #1
 800bc8e:	d0ea      	beq.n	800bc66 <_raise_r+0x12>
 800bc90:	1c51      	adds	r1, r2, #1
 800bc92:	d103      	bne.n	800bc9c <_raise_r+0x48>
 800bc94:	2316      	movs	r3, #22
 800bc96:	3001      	adds	r0, #1
 800bc98:	6023      	str	r3, [r4, #0]
 800bc9a:	e7e4      	b.n	800bc66 <_raise_r+0x12>
 800bc9c:	2400      	movs	r4, #0
 800bc9e:	0028      	movs	r0, r5
 800bca0:	601c      	str	r4, [r3, #0]
 800bca2:	4790      	blx	r2
 800bca4:	0020      	movs	r0, r4
 800bca6:	e7de      	b.n	800bc66 <_raise_r+0x12>

0800bca8 <raise>:
 800bca8:	b510      	push	{r4, lr}
 800bcaa:	4b03      	ldr	r3, [pc, #12]	; (800bcb8 <raise+0x10>)
 800bcac:	0001      	movs	r1, r0
 800bcae:	6818      	ldr	r0, [r3, #0]
 800bcb0:	f7ff ffd0 	bl	800bc54 <_raise_r>
 800bcb4:	bd10      	pop	{r4, pc}
 800bcb6:	46c0      	nop			; (mov r8, r8)
 800bcb8:	2000000c 	.word	0x2000000c

0800bcbc <_kill_r>:
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	b570      	push	{r4, r5, r6, lr}
 800bcc0:	4d06      	ldr	r5, [pc, #24]	; (800bcdc <_kill_r+0x20>)
 800bcc2:	0004      	movs	r4, r0
 800bcc4:	0008      	movs	r0, r1
 800bcc6:	0011      	movs	r1, r2
 800bcc8:	602b      	str	r3, [r5, #0]
 800bcca:	f7f7 fc43 	bl	8003554 <_kill>
 800bcce:	1c43      	adds	r3, r0, #1
 800bcd0:	d103      	bne.n	800bcda <_kill_r+0x1e>
 800bcd2:	682b      	ldr	r3, [r5, #0]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d000      	beq.n	800bcda <_kill_r+0x1e>
 800bcd8:	6023      	str	r3, [r4, #0]
 800bcda:	bd70      	pop	{r4, r5, r6, pc}
 800bcdc:	20000494 	.word	0x20000494

0800bce0 <_getpid_r>:
 800bce0:	b510      	push	{r4, lr}
 800bce2:	f7f7 fc31 	bl	8003548 <_getpid>
 800bce6:	bd10      	pop	{r4, pc}

0800bce8 <__sread>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	000c      	movs	r4, r1
 800bcec:	250e      	movs	r5, #14
 800bcee:	5f49      	ldrsh	r1, [r1, r5]
 800bcf0:	f000 f8a4 	bl	800be3c <_read_r>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	db03      	blt.n	800bd00 <__sread+0x18>
 800bcf8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800bcfa:	181b      	adds	r3, r3, r0
 800bcfc:	6563      	str	r3, [r4, #84]	; 0x54
 800bcfe:	bd70      	pop	{r4, r5, r6, pc}
 800bd00:	89a3      	ldrh	r3, [r4, #12]
 800bd02:	4a02      	ldr	r2, [pc, #8]	; (800bd0c <__sread+0x24>)
 800bd04:	4013      	ands	r3, r2
 800bd06:	81a3      	strh	r3, [r4, #12]
 800bd08:	e7f9      	b.n	800bcfe <__sread+0x16>
 800bd0a:	46c0      	nop			; (mov r8, r8)
 800bd0c:	ffffefff 	.word	0xffffefff

0800bd10 <__swrite>:
 800bd10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd12:	001f      	movs	r7, r3
 800bd14:	898b      	ldrh	r3, [r1, #12]
 800bd16:	0005      	movs	r5, r0
 800bd18:	000c      	movs	r4, r1
 800bd1a:	0016      	movs	r6, r2
 800bd1c:	05db      	lsls	r3, r3, #23
 800bd1e:	d505      	bpl.n	800bd2c <__swrite+0x1c>
 800bd20:	230e      	movs	r3, #14
 800bd22:	5ec9      	ldrsh	r1, [r1, r3]
 800bd24:	2200      	movs	r2, #0
 800bd26:	2302      	movs	r3, #2
 800bd28:	f000 f874 	bl	800be14 <_lseek_r>
 800bd2c:	89a3      	ldrh	r3, [r4, #12]
 800bd2e:	4a05      	ldr	r2, [pc, #20]	; (800bd44 <__swrite+0x34>)
 800bd30:	0028      	movs	r0, r5
 800bd32:	4013      	ands	r3, r2
 800bd34:	81a3      	strh	r3, [r4, #12]
 800bd36:	0032      	movs	r2, r6
 800bd38:	230e      	movs	r3, #14
 800bd3a:	5ee1      	ldrsh	r1, [r4, r3]
 800bd3c:	003b      	movs	r3, r7
 800bd3e:	f000 f81f 	bl	800bd80 <_write_r>
 800bd42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd44:	ffffefff 	.word	0xffffefff

0800bd48 <__sseek>:
 800bd48:	b570      	push	{r4, r5, r6, lr}
 800bd4a:	000c      	movs	r4, r1
 800bd4c:	250e      	movs	r5, #14
 800bd4e:	5f49      	ldrsh	r1, [r1, r5]
 800bd50:	f000 f860 	bl	800be14 <_lseek_r>
 800bd54:	89a3      	ldrh	r3, [r4, #12]
 800bd56:	1c42      	adds	r2, r0, #1
 800bd58:	d103      	bne.n	800bd62 <__sseek+0x1a>
 800bd5a:	4a05      	ldr	r2, [pc, #20]	; (800bd70 <__sseek+0x28>)
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	81a3      	strh	r3, [r4, #12]
 800bd60:	bd70      	pop	{r4, r5, r6, pc}
 800bd62:	2280      	movs	r2, #128	; 0x80
 800bd64:	0152      	lsls	r2, r2, #5
 800bd66:	4313      	orrs	r3, r2
 800bd68:	81a3      	strh	r3, [r4, #12]
 800bd6a:	6560      	str	r0, [r4, #84]	; 0x54
 800bd6c:	e7f8      	b.n	800bd60 <__sseek+0x18>
 800bd6e:	46c0      	nop			; (mov r8, r8)
 800bd70:	ffffefff 	.word	0xffffefff

0800bd74 <__sclose>:
 800bd74:	b510      	push	{r4, lr}
 800bd76:	230e      	movs	r3, #14
 800bd78:	5ec9      	ldrsh	r1, [r1, r3]
 800bd7a:	f000 f815 	bl	800bda8 <_close_r>
 800bd7e:	bd10      	pop	{r4, pc}

0800bd80 <_write_r>:
 800bd80:	b570      	push	{r4, r5, r6, lr}
 800bd82:	0004      	movs	r4, r0
 800bd84:	0008      	movs	r0, r1
 800bd86:	0011      	movs	r1, r2
 800bd88:	001a      	movs	r2, r3
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	4d05      	ldr	r5, [pc, #20]	; (800bda4 <_write_r+0x24>)
 800bd8e:	602b      	str	r3, [r5, #0]
 800bd90:	f7f7 fc19 	bl	80035c6 <_write>
 800bd94:	1c43      	adds	r3, r0, #1
 800bd96:	d103      	bne.n	800bda0 <_write_r+0x20>
 800bd98:	682b      	ldr	r3, [r5, #0]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d000      	beq.n	800bda0 <_write_r+0x20>
 800bd9e:	6023      	str	r3, [r4, #0]
 800bda0:	bd70      	pop	{r4, r5, r6, pc}
 800bda2:	46c0      	nop			; (mov r8, r8)
 800bda4:	20000494 	.word	0x20000494

0800bda8 <_close_r>:
 800bda8:	2300      	movs	r3, #0
 800bdaa:	b570      	push	{r4, r5, r6, lr}
 800bdac:	4d06      	ldr	r5, [pc, #24]	; (800bdc8 <_close_r+0x20>)
 800bdae:	0004      	movs	r4, r0
 800bdb0:	0008      	movs	r0, r1
 800bdb2:	602b      	str	r3, [r5, #0]
 800bdb4:	f7f7 fc23 	bl	80035fe <_close>
 800bdb8:	1c43      	adds	r3, r0, #1
 800bdba:	d103      	bne.n	800bdc4 <_close_r+0x1c>
 800bdbc:	682b      	ldr	r3, [r5, #0]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d000      	beq.n	800bdc4 <_close_r+0x1c>
 800bdc2:	6023      	str	r3, [r4, #0]
 800bdc4:	bd70      	pop	{r4, r5, r6, pc}
 800bdc6:	46c0      	nop			; (mov r8, r8)
 800bdc8:	20000494 	.word	0x20000494

0800bdcc <_fstat_r>:
 800bdcc:	2300      	movs	r3, #0
 800bdce:	b570      	push	{r4, r5, r6, lr}
 800bdd0:	4d06      	ldr	r5, [pc, #24]	; (800bdec <_fstat_r+0x20>)
 800bdd2:	0004      	movs	r4, r0
 800bdd4:	0008      	movs	r0, r1
 800bdd6:	0011      	movs	r1, r2
 800bdd8:	602b      	str	r3, [r5, #0]
 800bdda:	f7f7 fc1a 	bl	8003612 <_fstat>
 800bdde:	1c43      	adds	r3, r0, #1
 800bde0:	d103      	bne.n	800bdea <_fstat_r+0x1e>
 800bde2:	682b      	ldr	r3, [r5, #0]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d000      	beq.n	800bdea <_fstat_r+0x1e>
 800bde8:	6023      	str	r3, [r4, #0]
 800bdea:	bd70      	pop	{r4, r5, r6, pc}
 800bdec:	20000494 	.word	0x20000494

0800bdf0 <_isatty_r>:
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	b570      	push	{r4, r5, r6, lr}
 800bdf4:	4d06      	ldr	r5, [pc, #24]	; (800be10 <_isatty_r+0x20>)
 800bdf6:	0004      	movs	r4, r0
 800bdf8:	0008      	movs	r0, r1
 800bdfa:	602b      	str	r3, [r5, #0]
 800bdfc:	f7f7 fc17 	bl	800362e <_isatty>
 800be00:	1c43      	adds	r3, r0, #1
 800be02:	d103      	bne.n	800be0c <_isatty_r+0x1c>
 800be04:	682b      	ldr	r3, [r5, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d000      	beq.n	800be0c <_isatty_r+0x1c>
 800be0a:	6023      	str	r3, [r4, #0]
 800be0c:	bd70      	pop	{r4, r5, r6, pc}
 800be0e:	46c0      	nop			; (mov r8, r8)
 800be10:	20000494 	.word	0x20000494

0800be14 <_lseek_r>:
 800be14:	b570      	push	{r4, r5, r6, lr}
 800be16:	0004      	movs	r4, r0
 800be18:	0008      	movs	r0, r1
 800be1a:	0011      	movs	r1, r2
 800be1c:	001a      	movs	r2, r3
 800be1e:	2300      	movs	r3, #0
 800be20:	4d05      	ldr	r5, [pc, #20]	; (800be38 <_lseek_r+0x24>)
 800be22:	602b      	str	r3, [r5, #0]
 800be24:	f7f7 fc0c 	bl	8003640 <_lseek>
 800be28:	1c43      	adds	r3, r0, #1
 800be2a:	d103      	bne.n	800be34 <_lseek_r+0x20>
 800be2c:	682b      	ldr	r3, [r5, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d000      	beq.n	800be34 <_lseek_r+0x20>
 800be32:	6023      	str	r3, [r4, #0]
 800be34:	bd70      	pop	{r4, r5, r6, pc}
 800be36:	46c0      	nop			; (mov r8, r8)
 800be38:	20000494 	.word	0x20000494

0800be3c <_read_r>:
 800be3c:	b570      	push	{r4, r5, r6, lr}
 800be3e:	0004      	movs	r4, r0
 800be40:	0008      	movs	r0, r1
 800be42:	0011      	movs	r1, r2
 800be44:	001a      	movs	r2, r3
 800be46:	2300      	movs	r3, #0
 800be48:	4d05      	ldr	r5, [pc, #20]	; (800be60 <_read_r+0x24>)
 800be4a:	602b      	str	r3, [r5, #0]
 800be4c:	f7f7 fb9e 	bl	800358c <_read>
 800be50:	1c43      	adds	r3, r0, #1
 800be52:	d103      	bne.n	800be5c <_read_r+0x20>
 800be54:	682b      	ldr	r3, [r5, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d000      	beq.n	800be5c <_read_r+0x20>
 800be5a:	6023      	str	r3, [r4, #0]
 800be5c:	bd70      	pop	{r4, r5, r6, pc}
 800be5e:	46c0      	nop			; (mov r8, r8)
 800be60:	20000494 	.word	0x20000494

0800be64 <_init>:
 800be64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be66:	46c0      	nop			; (mov r8, r8)
 800be68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be6a:	bc08      	pop	{r3}
 800be6c:	469e      	mov	lr, r3
 800be6e:	4770      	bx	lr

0800be70 <_fini>:
 800be70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be72:	46c0      	nop			; (mov r8, r8)
 800be74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be76:	bc08      	pop	{r3}
 800be78:	469e      	mov	lr, r3
 800be7a:	4770      	bx	lr
