#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 18 13:54:34 2023
# Process ID: 605030
# Current directory: /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1
# Command line: vivado -log soc_cpu_wrap_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_cpu_wrap_0_0.tcl
# Log file: /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1/soc_cpu_wrap_0_0.vds
# Journal file: /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source soc_cpu_wrap_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.441 ; gain = 0.000 ; free physical = 833 ; free virtual = 5925
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yutong/RISC-V_SoC'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/yutong/RISC-V_SoC' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top soc_cpu_wrap_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 605954 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1439.918 ; gain = 93.938 ; free physical = 678 ; free virtual = 5770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_cpu_wrap_0_0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ip/soc_cpu_wrap_0_0/synth/soc_cpu_wrap_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'cpu_wrap' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:746]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:3177]
INFO: [Synth 8-6157] synthesizing module 'resetn_synchronizer' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17921]
INFO: [Synth 8-6155] done synthesizing module 'resetn_synchronizer' (1#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17921]
INFO: [Synth 8-6157] synthesizing module 'clkmnt' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4780]
INFO: [Synth 8-6157] synthesizing module 'CG' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17905]
INFO: [Synth 8-6155] done synthesizing module 'CG' (2#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17905]
INFO: [Synth 8-6155] done synthesizing module 'clkmnt' (3#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4780]
INFO: [Synth 8-6157] synthesizing module 'hzu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4808]
INFO: [Synth 8-6155] done synthesizing module 'hzu' (4#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4808]
INFO: [Synth 8-6157] synthesizing module 'ifu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4894]
INFO: [Synth 8-6157] synthesizing module 'pfu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:5518]
INFO: [Synth 8-6157] synthesizing module 'btb' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:5737]
INFO: [Synth 8-6155] done synthesizing module 'btb' (5#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:5737]
INFO: [Synth 8-6155] done synthesizing module 'pfu' (6#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:5518]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (7#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4894]
INFO: [Synth 8-6157] synthesizing module 'idu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:6257]
INFO: [Synth 8-6157] synthesizing module 'rfu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8336]
INFO: [Synth 8-6155] done synthesizing module 'rfu' (8#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8336]
INFO: [Synth 8-6157] synthesizing module 'dec' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:6906]
	Parameter ALU_AND bound to: 4'b0000 
	Parameter ALU_OR bound to: 4'b0001 
	Parameter ALU_XOR bound to: 4'b0010 
	Parameter ALU_ADD bound to: 4'b0011 
	Parameter ALU_SUB bound to: 4'b0100 
	Parameter ALU_SLT bound to: 4'b0101 
	Parameter ALU_SLL bound to: 4'b0110 
	Parameter ALU_SRL bound to: 4'b0111 
	Parameter ALU_SLTU bound to: 4'b1000 
	Parameter ALU_SRA bound to: 4'b1001 
	Parameter BPU_EQ bound to: 2'b00 
	Parameter BPU_LT bound to: 2'b01 
	Parameter BPU_LTU bound to: 2'b10 
	Parameter MDU_MUL bound to: 4'b0000 
	Parameter MDU_MULHU bound to: 4'b0001 
	Parameter MDU_MULHSU bound to: 4'b0011 
	Parameter MDU_MULH bound to: 4'b0111 
	Parameter MDU_DIVU bound to: 4'b1000 
	Parameter MDU_REMU bound to: 4'b1001 
	Parameter MDU_DIV bound to: 4'b1110 
	Parameter MDU_REM bound to: 4'b1111 
	Parameter CSR_OP_NONE bound to: 2'b00 
	Parameter CSR_OP_SET bound to: 2'b01 
	Parameter CSR_OP_CLR bound to: 2'b10 
	Parameter AMO_SWAP bound to: 4'b0001 
	Parameter AMO_ADD bound to: 4'b0000 
	Parameter AMO_XOR bound to: 4'b0010 
	Parameter AMO_AND bound to: 4'b0110 
	Parameter AMO_OR bound to: 4'b0100 
	Parameter AMO_MIN bound to: 4'b1000 
	Parameter AMO_MAX bound to: 4'b1010 
	Parameter AMO_MINU bound to: 4'b1100 
	Parameter AMO_MAXU bound to: 4'b1110 
	Parameter OP_LOAD bound to: 5'b00000 
	Parameter OP_LOAD_FP bound to: 5'b00001 
	Parameter OP_CUST_0 bound to: 5'b00010 
	Parameter OP_MISC_MEM bound to: 5'b00011 
	Parameter OP_OP_IMM bound to: 5'b00100 
	Parameter OP_AUIPC bound to: 5'b00101 
	Parameter OP_OP_IMM_32 bound to: 5'b00110 
	Parameter OP_STORE bound to: 5'b01000 
	Parameter OP_STORE_FP bound to: 5'b01001 
	Parameter OP_CUST_1 bound to: 5'b01010 
	Parameter OP_AMO bound to: 5'b01011 
	Parameter OP_OP bound to: 5'b01100 
	Parameter OP_LUI bound to: 5'b01101 
	Parameter OP_OP_32 bound to: 5'b01110 
	Parameter OP_MADD bound to: 5'b10000 
	Parameter OP_MSUB bound to: 5'b10001 
	Parameter OP_NMSUB bound to: 5'b10010 
	Parameter OP_NMADD bound to: 5'b10011 
	Parameter OP_OP_FP bound to: 5'b10100 
	Parameter OP_RSV_0 bound to: 5'b10101 
	Parameter OP_CUST_2 bound to: 5'b10110 
	Parameter OP_BRANCH bound to: 5'b11000 
	Parameter OP_JALR bound to: 5'b11001 
	Parameter OP_RSV_1 bound to: 5'b11010 
	Parameter OP_JAL bound to: 5'b11011 
	Parameter OP_SYSTEM bound to: 5'b11100 
	Parameter OP_RSV_2 bound to: 5'b11101 
	Parameter OP_CUST_3 bound to: 5'b11110 
	Parameter OP16_C0 bound to: 2'b00 
	Parameter OP16_C1 bound to: 2'b01 
	Parameter OP16_C2 bound to: 2'b10 
	Parameter FUNCT3_JALR bound to: 3'b000 
	Parameter FUNCT3_BEQ bound to: 3'b000 
	Parameter FUNCT3_BNE bound to: 3'b001 
	Parameter FUNCT3_BLT bound to: 3'b100 
	Parameter FUNCT3_BGE bound to: 3'b101 
	Parameter FUNCT3_BLTU bound to: 3'b110 
	Parameter FUNCT3_BGEU bound to: 3'b111 
	Parameter FUNCT3_LB bound to: 3'b000 
	Parameter FUNCT3_LH bound to: 3'b001 
	Parameter FUNCT3_LW bound to: 3'b010 
	Parameter FUNCT3_LD bound to: 3'b011 
	Parameter FUNCT3_LBU bound to: 3'b100 
	Parameter FUNCT3_LHU bound to: 3'b101 
	Parameter FUNCT3_LWU bound to: 3'b110 
	Parameter FUNCT3_SB bound to: 3'b000 
	Parameter FUNCT3_SH bound to: 3'b001 
	Parameter FUNCT3_SW bound to: 3'b010 
	Parameter FUNCT3_SD bound to: 3'b011 
	Parameter FUNCT3_ADDI bound to: 3'b000 
	Parameter FUNCT3_SLTI bound to: 3'b010 
	Parameter FUNCT3_SLTIU bound to: 3'b011 
	Parameter FUNCT3_XORI bound to: 3'b100 
	Parameter FUNCT3_ORI bound to: 3'b110 
	Parameter FUNCT3_ANDI bound to: 3'b111 
	Parameter FUNCT3_SLLI bound to: 3'b001 
	Parameter FUNCT3_SRLI bound to: 3'b101 
	Parameter FUNCT3_SRAI bound to: 3'b101 
	Parameter FUNCT3_ADD bound to: 3'b000 
	Parameter FUNCT3_SUB bound to: 3'b000 
	Parameter FUNCT3_SLL bound to: 3'b001 
	Parameter FUNCT3_SLT bound to: 3'b010 
	Parameter FUNCT3_SLTU bound to: 3'b011 
	Parameter FUNCT3_XOR bound to: 3'b100 
	Parameter FUNCT3_SRL bound to: 3'b101 
	Parameter FUNCT3_SRA bound to: 3'b101 
	Parameter FUNCT3_OR bound to: 3'b110 
	Parameter FUNCT3_AND bound to: 3'b111 
	Parameter FUNCT3_FENCE bound to: 3'b000 
	Parameter FUNCT3_FENCE_I bound to: 3'b001 
	Parameter FUNCT3_PRIV bound to: 3'b000 
	Parameter FUNCT3_CSRRW bound to: 3'b001 
	Parameter FUNCT3_CSRRS bound to: 3'b010 
	Parameter FUNCT3_CSRRC bound to: 3'b011 
	Parameter FUNCT3_CSRRWI bound to: 3'b101 
	Parameter FUNCT3_CSRRSI bound to: 3'b110 
	Parameter FUNCT3_CSRRCI bound to: 3'b111 
	Parameter FUNCT3_MUL bound to: 3'b000 
	Parameter FUNCT3_MULH bound to: 3'b001 
	Parameter FUNCT3_MULHSU bound to: 3'b010 
	Parameter FUNCT3_MULHU bound to: 3'b011 
	Parameter FUNCT3_DIV bound to: 3'b100 
	Parameter FUNCT3_DIVU bound to: 3'b101 
	Parameter FUNCT3_REM bound to: 3'b110 
	Parameter FUNCT3_REMU bound to: 3'b111 
	Parameter FUNCT5_LR bound to: 5'b00010 
	Parameter FUNCT5_SC bound to: 5'b00011 
	Parameter FUNCT5_AMOSWAP bound to: 5'b00001 
	Parameter FUNCT5_AMOADD bound to: 5'b00000 
	Parameter FUNCT5_AMOXOR bound to: 5'b00100 
	Parameter FUNCT5_AMOAND bound to: 5'b01100 
	Parameter FUNCT5_AMOOR bound to: 5'b01000 
	Parameter FUNCT5_AMOMIN bound to: 5'b10000 
	Parameter FUNCT5_AMOMAX bound to: 5'b10100 
	Parameter FUNCT5_AMOMINU bound to: 5'b11000 
	Parameter FUNCT5_AMOMAXU bound to: 5'b11100 
	Parameter FUNCT7_SLLI bound to: 7'b0000000 
	Parameter FUNCT7_SRLI bound to: 7'b0000000 
	Parameter FUNCT7_SRAI bound to: 7'b0100000 
	Parameter FUNCT7_OP0 bound to: 7'b0000000 
	Parameter FUNCT7_OP1 bound to: 7'b0100000 
	Parameter FUNCT7_SFENCE_VMA bound to: 7'b0001001 
	Parameter FUNCT7_MULDIV bound to: 7'b0000001 
	Parameter FUNCT12_ECALL bound to: 12'b000000000000 
	Parameter FUNCT12_EBREAK bound to: 12'b000000000001 
	Parameter FUNCT12_WFI bound to: 12'b000100000101 
	Parameter FUNCT12_SRET bound to: 12'b000100000010 
	Parameter FUNCT12_MRET bound to: 12'b001100000010 
	Parameter FUNCT3_C0_ADDI4SPN bound to: 3'b000 
	Parameter FUNCT3_C0_FLD bound to: 3'b001 
	Parameter FUNCT3_C0_LW bound to: 3'b010 
	Parameter FUNCT3_C0_FLW bound to: 3'b011 
	Parameter FUNCT3_C0_FSD bound to: 3'b101 
	Parameter FUNCT3_C0_SW bound to: 3'b110 
	Parameter FUNCT3_C0_FSW bound to: 3'b111 
	Parameter FUNCT3_C1_ADDI bound to: 3'b000 
	Parameter FUNCT3_C1_JAL bound to: 3'b001 
	Parameter FUNCT3_C1_LI bound to: 3'b010 
	Parameter FUNCT3_C1_LUI bound to: 3'b011 
	Parameter FUNCT3_C1_OP bound to: 3'b100 
	Parameter FUNCT3_C1_J bound to: 3'b101 
	Parameter FUNCT3_C1_BEQZ bound to: 3'b110 
	Parameter FUNCT3_C1_BNEZ bound to: 3'b111 
	Parameter FUNCT3_C2_SLLI bound to: 3'b000 
	Parameter FUNCT3_C2_FLDSP bound to: 3'b001 
	Parameter FUNCT3_C2_LWSP bound to: 3'b010 
	Parameter FUNCT3_C2_FLWSP bound to: 3'b011 
	Parameter FUNCT3_C2_OP bound to: 3'b100 
	Parameter FUNCT3_C2_FSDSP bound to: 3'b101 
	Parameter FUNCT3_C2_SWSP bound to: 3'b110 
	Parameter FUNCT3_C2_FSWSP bound to: 3'b111 
	Parameter FUNCT2_OP_IMM_C_SRLI bound to: 3'b000 
	Parameter FUNCT2_OP_IMM_C_SRAI bound to: 3'b001 
	Parameter FUNCT2_OP_IMM_C_ANDI bound to: 3'b010 
	Parameter FUNCT2_OP_IMM_C_OP bound to: 3'b011 
	Parameter FUNCT2_OP_C_SUB bound to: 3'b000 
	Parameter FUNCT2_OP_C_XOR bound to: 3'b001 
	Parameter FUNCT2_OP_C_OR bound to: 3'b010 
	Parameter FUNCT2_OP_C_AND bound to: 3'b011 
	Parameter FUNCT2_OP_C_SUBW bound to: 3'b000 
	Parameter FUNCT2_OP_C_ADDW bound to: 3'b001 
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:7376]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:7581]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:7835]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:7998]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8020]
INFO: [Synth 8-6155] done synthesizing module 'dec' (9#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:6906]
INFO: [Synth 8-6155] done synthesizing module 'idu' (10#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:6257]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8850]
INFO: [Synth 8-6155] done synthesizing module 'csr' (11#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8850]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4145]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4146]
INFO: [Synth 8-6157] synthesizing module 'bpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10166]
	Parameter BPU_EQ bound to: 2'b00 
	Parameter BPU_LT bound to: 2'b01 
	Parameter BPU_LTU bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10206]
INFO: [Synth 8-6155] done synthesizing module 'bpu' (12#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10166]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10678]
	Parameter ALU_AND bound to: 4'b0000 
	Parameter ALU_OR bound to: 4'b0001 
	Parameter ALU_XOR bound to: 4'b0010 
	Parameter ALU_ADD bound to: 4'b0011 
	Parameter ALU_SUB bound to: 4'b0100 
	Parameter ALU_SLT bound to: 4'b0101 
	Parameter ALU_SLL bound to: 4'b0110 
	Parameter ALU_SRL bound to: 4'b0111 
	Parameter ALU_SLTU bound to: 4'b1000 
	Parameter ALU_SRA bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10727]
INFO: [Synth 8-6155] done synthesizing module 'alu' (13#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10678]
INFO: [Synth 8-6157] synthesizing module 'mdu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10747]
	Parameter MDU_MUL bound to: 4'b0000 
	Parameter MDU_MULHU bound to: 4'b0001 
	Parameter MDU_MULHSU bound to: 4'b0011 
	Parameter MDU_MULH bound to: 4'b0111 
	Parameter MDU_DIVU bound to: 4'b1000 
	Parameter MDU_REMU bound to: 4'b1001 
	Parameter MDU_DIV bound to: 4'b1110 
	Parameter MDU_REM bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'mul' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10832]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_EXEC bound to: 2'b01 
	Parameter STATE_DONE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10890]
INFO: [Synth 8-6155] done synthesizing module 'mul' (14#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10832]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10905]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_EXEC bound to: 2'b01 
	Parameter STATE_OKAY bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clz_64' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17944]
INFO: [Synth 8-6155] done synthesizing module 'clz_64' (15#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17944]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10999]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:11011]
INFO: [Synth 8-6155] done synthesizing module 'div' (16#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10905]
INFO: [Synth 8-6155] done synthesizing module 'mdu' (17#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10747]
INFO: [Synth 8-6157] synthesizing module 'sru' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:9477]
WARNING: [Synth 8-6014] Unused sequential element mstatus_tw_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:9828]
WARNING: [Synth 8-6014] Unused sequential element seip_d2_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:10095]
INFO: [Synth 8-6155] done synthesizing module 'sru' (18#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:9477]
INFO: [Synth 8-6157] synthesizing module 'mmu_csr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14489]
INFO: [Synth 8-6155] done synthesizing module 'mmu_csr' (19#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14489]
INFO: [Synth 8-6157] synthesizing module 'mpu_csr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:13488]
	Parameter CSR_PMPADDR_ADDR bound to: 192'b001110110000001110110001001110110010001110110011001110110100001110110101001110110110001110110111001110111000001110111001001110111010001110111011001110111100001110111101001110111110001110111111 
	Parameter CSR_PMAADDR_ADDR bound to: 192'b001111010000001111010001001111010010001111010011001111010100001111010101001111010110001111010111001111011000001111011001001111011010001111011011001111011100001111011101001111011110001111011111 
INFO: [Synth 8-6155] done synthesizing module 'mpu_csr' (20#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:13488]
INFO: [Synth 8-6157] synthesizing module 'tpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:11556]
INFO: [Synth 8-6155] done synthesizing module 'tpu' (21#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:11556]
INFO: [Synth 8-6157] synthesizing module 'csr_alu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8930]
	Parameter CSR_OP_NONE bound to: 2'b00 
	Parameter CSR_OP_SET bound to: 2'b01 
	Parameter CSR_OP_CLR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8945]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8954]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8962]
INFO: [Synth 8-6155] done synthesizing module 'csr_alu' (22#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:8930]
INFO: [Synth 8-6157] synthesizing module 'dpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12144]
INFO: [Synth 8-6157] synthesizing module 'amo' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12383]
	Parameter AMO_SWAP bound to: 4'b0001 
	Parameter AMO_ADD bound to: 4'b0000 
	Parameter AMO_XOR bound to: 4'b0010 
	Parameter AMO_AND bound to: 4'b0110 
	Parameter AMO_OR bound to: 4'b0100 
	Parameter AMO_MIN bound to: 4'b1000 
	Parameter AMO_MAX bound to: 4'b1010 
	Parameter AMO_MINU bound to: 4'b1100 
	Parameter AMO_MAXU bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12406]
INFO: [Synth 8-6155] done synthesizing module 'amo' (23#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12383]
INFO: [Synth 8-6155] done synthesizing module 'dpu' (24#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12144]
INFO: [Synth 8-6157] synthesizing module 'pmu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12894]
INFO: [Synth 8-6155] done synthesizing module 'pmu' (25#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:12894]
INFO: [Synth 8-6157] synthesizing module 'cpu_tracer' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:18155]
INFO: [Synth 8-6155] done synthesizing module 'cpu_tracer' (26#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:18155]
WARNING: [Synth 8-6014] Unused sequential element ma2mr_mem_sign_ext_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4543]
WARNING: [Synth 8-6014] Unused sequential element mr2wb_mem_sign_ext_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:4642]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (27#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:3177]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14840]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_CHECK bound to: 2'b01 
	Parameter STATE_MREQ bound to: 2'b10 
	Parameter STATE_PTE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'tlb' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15488]
WARNING: [Synth 8-5856] 3D RAM spg_bit_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM order_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'tlb' (28#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15488]
WARNING: [Synth 8-6014] Unused sequential element last_pte_rsw_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15337]
WARNING: [Synth 8-6014] Unused sequential element last_pte_g_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15340]
WARNING: [Synth 8-6014] Unused sequential element last_pte_v_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15345]
WARNING: [Synth 8-6014] Unused sequential element req_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15430]
WARNING: [Synth 8-6014] Unused sequential element idx_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15435]
WARNING: [Synth 8-6014] Unused sequential element total_cnt_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15427]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15448]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15448]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15460]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15460]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (29#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14840]
INFO: [Synth 8-6157] synthesizing module 'mmu__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14840]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_CHECK bound to: 2'b01 
	Parameter STATE_MREQ bound to: 2'b10 
	Parameter STATE_PTE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element last_pte_rsw_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15337]
WARNING: [Synth 8-6014] Unused sequential element last_pte_g_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15340]
WARNING: [Synth 8-6014] Unused sequential element last_pte_v_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15345]
WARNING: [Synth 8-6014] Unused sequential element req_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15430]
WARNING: [Synth 8-6014] Unused sequential element idx_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15435]
WARNING: [Synth 8-6014] Unused sequential element total_cnt_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15427]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15448]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15448]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15460]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15460]
INFO: [Synth 8-6155] done synthesizing module 'mmu__parameterized0' (29#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14840]
INFO: [Synth 8-6157] synthesizing module 'mpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14312]
INFO: [Synth 8-6155] done synthesizing module 'mpu' (30#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:14312]
INFO: [Synth 8-6157] synthesizing module 'xmon' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15737]
INFO: [Synth 8-6155] done synthesizing module 'xmon' (31#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15737]
INFO: [Synth 8-6157] synthesizing module 'l1c' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15829]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_CMP bound to: 3'b001 
	Parameter STATE_MREQ bound to: 3'b010 
	Parameter STATE_REFILL bound to: 3'b011 
	Parameter STATE_WRITE bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15926]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15974]
INFO: [Synth 8-6157] synthesizing module 'sram64x22' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:29129]
INFO: [Synth 8-6155] done synthesizing module 'sram64x22' (32#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:29129]
INFO: [Synth 8-6157] synthesizing module 'sram64x128' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:29249]
INFO: [Synth 8-6155] done synthesizing module 'sram64x128' (33#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:29249]
WARNING: [Synth 8-6014] Unused sequential element state_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16076]
WARNING: [Synth 8-6014] Unused sequential element core_bypass_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16089]
INFO: [Synth 8-6155] done synthesizing module 'l1c' (34#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15829]
INFO: [Synth 8-6157] synthesizing module 'l1c__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15829]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_CMP bound to: 3'b001 
	Parameter STATE_MREQ bound to: 3'b010 
	Parameter STATE_REFILL bound to: 3'b011 
	Parameter STATE_WRITE bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15926]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15974]
WARNING: [Synth 8-6014] Unused sequential element state_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16076]
WARNING: [Synth 8-6014] Unused sequential element core_bypass_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16089]
INFO: [Synth 8-6155] done synthesizing module 'l1c__parameterized0' (34#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:15829]
INFO: [Synth 8-6157] synthesizing module 'core_apb_conn' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28289]
INFO: [Synth 8-6155] done synthesizing module 'core_apb_conn' (35#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28289]
INFO: [Synth 8-6157] synthesizing module 'cfgreg' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16299]
	Parameter RISCV_VER bound to: 64'b0010000000100011000001100001100000000000000100110101000100000010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16377]
INFO: [Synth 8-6155] done synthesizing module 'cfgreg' (36#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16299]
INFO: [Synth 8-6157] synthesizing module 'dbgmon' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16459]
INFO: [Synth 8-6157] synthesizing module 'sram128x64' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:29635]
INFO: [Synth 8-6155] done synthesizing module 'sram128x64' (37#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:29635]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16745]
INFO: [Synth 8-6155] done synthesizing module 'dbgmon' (38#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16459]
INFO: [Synth 8-6157] synthesizing module 'rgu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:1667]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_RSTPRE bound to: 2'b01 
	Parameter STATE_RST bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:1693]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:1703]
INFO: [Synth 8-6155] done synthesizing module 'rgu' (39#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:1667]
INFO: [Synth 8-6157] synthesizing module 'iommu_ext' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23987]
INFO: [Synth 8-6155] done synthesizing module 'iommu_ext' (40#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23987]
INFO: [Synth 8-6157] synthesizing module 'iommu_ddr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24032]
INFO: [Synth 8-6155] done synthesizing module 'iommu_ddr' (41#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24032]
INFO: [Synth 8-6157] synthesizing module 'dbg_axi_arb_2to1' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:2006]
INFO: [Synth 8-6157] synthesizing module 'axi_2to1_mux_id8' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27068]
INFO: [Synth 8-6157] synthesizing module 'axi_arbitrator_2s_id8' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27402]
	Parameter SLV_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_arbitrator_2s_id8' (42#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27402]
INFO: [Synth 8-6155] done synthesizing module 'axi_2to1_mux_id8' (43#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27068]
INFO: [Synth 8-6155] done synthesizing module 'dbg_axi_arb_2to1' (44#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:2006]
INFO: [Synth 8-6157] synthesizing module 'peri_axi_arb_2to1' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:2297]
INFO: [Synth 8-6157] synthesizing module 'axi_2to1_mux_id9' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27541]
INFO: [Synth 8-6157] synthesizing module 'axi_arbitrator_2s_id9' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27875]
	Parameter SLV_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_arbitrator_2s_id9' (45#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27875]
INFO: [Synth 8-6155] done synthesizing module 'axi_2to1_mux_id9' (46#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:27541]
INFO: [Synth 8-6155] done synthesizing module 'peri_axi_arb_2to1' (47#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:2297]
INFO: [Synth 8-6157] synthesizing module 'scu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23825]
INFO: [Synth 8-6157] synthesizing module 'scu_fifo' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23934]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scu_fifo' (48#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23934]
INFO: [Synth 8-6155] done synthesizing module 'scu' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23825]
INFO: [Synth 8-6157] synthesizing module 'marb' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:2588]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28492]
INFO: [Synth 8-6157] synthesizing module 'axi_5to5_biu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24621]
INFO: [Synth 8-6157] synthesizing module 'axi_5to1_mux' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:25572]
INFO: [Synth 8-6157] synthesizing module 'axi_arbitrator_5s' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26122]
	Parameter SLV_NUM bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_arbitrator_5s' (50#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26122]
INFO: [Synth 8-6155] done synthesizing module 'axi_5to1_mux' (51#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:25572]
INFO: [Synth 8-6157] synthesizing module 'axi_slice' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28014]
INFO: [Synth 8-6155] done synthesizing module 'axi_slice' (52#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28014]
INFO: [Synth 8-6157] synthesizing module 'axi_1to5_dec' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26261]
INFO: [Synth 8-6157] synthesizing module 'axi_dec_fifo' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26882]
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dec_fifo' (53#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26882]
INFO: [Synth 8-6157] synthesizing module 'axi_dfslv' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26927]
INFO: [Synth 8-6155] done synthesizing module 'axi_dfslv' (54#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26927]
INFO: [Synth 8-6155] done synthesizing module 'axi_1to5_dec' (55#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:26261]
INFO: [Synth 8-6155] done synthesizing module 'axi_5to5_biu' (56#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24621]
INFO: [Synth 8-6157] synthesizing module 'axi2mem_bridge' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24096]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WR bound to: 2'b01 
	Parameter SIATE_RESP bound to: 2'b10 
	Parameter STATE_RD bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24302]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem_bridge' (57#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24096]
INFO: [Synth 8-6157] synthesizing module 'axi2mem_bridge__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24096]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WR bound to: 2'b01 
	Parameter SIATE_RESP bound to: 2'b10 
	Parameter STATE_RD bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24302]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem_bridge__parameterized0' (57#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24096]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24367]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WR bound to: 3'b001 
	Parameter SIATE_BRESP bound to: 3'b010 
	Parameter STATE_RD bound to: 3'b011 
	Parameter STATE_RRESP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24412]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24462]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24565]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge' (58#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24367]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24367]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WR bound to: 3'b001 
	Parameter SIATE_BRESP bound to: 3'b010 
	Parameter STATE_RD bound to: 3'b011 
	Parameter STATE_RRESP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24412]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24462]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24565]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge__parameterized0' (58#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:24367]
INFO: [Synth 8-6155] done synthesizing module 'marb' (59#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:2588]
INFO: [Synth 8-6157] synthesizing module 'rom32x2048' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28619]
INFO: [Synth 8-6155] done synthesizing module 'rom32x2048' (60#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28619]
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28674]
INFO: [Synth 8-6155] done synthesizing module 'sram' (61#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28674]
INFO: [Synth 8-6157] synthesizing module 'intc' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16858]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (61#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (61#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28444]
INFO: [Synth 8-6157] synthesizing module 'intc_apb_conn' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28339]
INFO: [Synth 8-6155] done synthesizing module 'intc_apb_conn' (62#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28339]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16924]
INFO: [Synth 8-6155] done synthesizing module 'clint' (63#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16924]
INFO: [Synth 8-6157] synthesizing module 'plic' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17055]
	Parameter CMP_TREE_NUM bound to: 352'b0000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'gateway' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17494]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PEND bound to: 2'b01 
	Parameter STATE_CLAIM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17531]
INFO: [Synth 8-6155] done synthesizing module 'gateway' (64#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17494]
WARNING: [Synth 8-5856] 3D RAM en_ints_pri_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM id_sel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'plic' (65#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17055]
INFO: [Synth 8-6155] done synthesizing module 'intc' (66#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:16858]
INFO: [Synth 8-6157] synthesizing module 'systimer' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19291]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bin2gray' (67#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19379]
INFO: [Synth 8-6155] done synthesizing module 'gray2bin' (68#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19364]
INFO: [Synth 8-6155] done synthesizing module 'systimer' (69#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19291]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SLV_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_lock_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:28232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17735]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17842]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17871]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17869]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 'u_tx_fifo' of module 'uart_fifo' requires 12 connections, but only 11 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19492]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_DATA bound to: 3'b010 
	Parameter STATE_PARITY bound to: 3'b011 
	Parameter STATE_STOP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19745]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19758]
WARNING: [Synth 8-350] instance 'u_rx_fifo' of module 'uart_fifo' requires 12 connections, but only 11 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19534]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_DATA bound to: 3'b010 
	Parameter STATE_PARITY bound to: 3'b011 
	Parameter STATE_STOP bound to: 3'b100 
	Parameter STATE_ERROR bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19882]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19900]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:19625]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STATE_OFF bound to: 2'b00 
	Parameter STATE_IDLE bound to: 2'b01 
	Parameter STATE_START bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:20373]
	Parameter TYPE_FIXED bound to: 2'b00 
	Parameter TYPE_INCR bound to: 2'b01 
	Parameter TYPE_CONST bound to: 2'b10 
	Parameter TYPE_UNKNOWN bound to: 2'b11 
	Parameter SIZE_BYTE bound to: 2'b00 
	Parameter SIZE_HWORD bound to: 2'b01 
	Parameter SIZE_WORD bound to: 2'b10 
	Parameter SIZE_DWORD bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:20702]
	Parameter MAC_ADDR bound to: 48'b111111101100101011111110110010100101000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:21322]
	Parameter CRC32_POLY bound to: 79764919 - type: integer 
	Parameter CRC32_CHK bound to: -955982469 - type: integer 
WARNING: [Synth 8-350] instance 'u_rx_mac_crc32' of module 'mac_crc32' requires 6 connections, but only 5 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:22014]
WARNING: [Synth 8-350] instance 'u_tx_mac_crc32' of module 'mac_crc32' requires 6 connections, but only 5 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:22091]
WARNING: [Synth 8-5788] Register rxd_d1_reg in module mac_rmii_intf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:21930]
WARNING: [Synth 8-350] instance 'u_mac_afifo_rx' of module 'mac_afifo' requires 12 connections, but only 9 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:21404]
	Parameter STATE_RESET bound to: 4'b1111 
	Parameter STATE_RUN bound to: 4'b1100 
	Parameter STATE_SEL_DR bound to: 4'b0111 
	Parameter STATE_CAP_DR bound to: 4'b0110 
	Parameter STATE_SFT_DR bound to: 4'b0010 
	Parameter STATE_EX1_DR bound to: 4'b0001 
	Parameter STATE_PAU_DR bound to: 4'b0011 
	Parameter STATE_EX2_DR bound to: 4'b0000 
	Parameter STATE_UPD_DR bound to: 4'b0101 
	Parameter STATE_SEL_IR bound to: 4'b0100 
	Parameter STATE_CAP_IR bound to: 4'b1110 
	Parameter STATE_SFT_IR bound to: 4'b1010 
	Parameter STATE_EX1_IR bound to: 4'b1001 
	Parameter STATE_PAU_IR bound to: 4'b1011 
	Parameter STATE_EX2_IR bound to: 4'b1000 
	Parameter STATE_UPD_IR bound to: 4'b1101 
	Parameter RG_ABORT bound to: 5'b01000 
	Parameter RG_DPACC bound to: 5'b01010 
	Parameter RG_APACC bound to: 5'b01011 
	Parameter RG_IDCODE bound to: 5'b01110 
	Parameter RG_BYPASS bound to: 5'b01111 
	Parameter RG_APDBUF bound to: 5'b10000 
	Parameter RG_APRBUF bound to: 5'b10001 
	Parameter RG_APWBUF bound to: 5'b10010 
	Parameter RESP_OK_FAULT bound to: 3'b010 
	Parameter RESP_WAIT bound to: 3'b001 
WARNING: [Synth 8-6014] Unused sequential element dr_abort_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:22703]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd0_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23694]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd1_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23705]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd2_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23716]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd3_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23727]
WARNING: [Synth 8-6014] Unused sequential element rx_mem_size_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:23048]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[7]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[6]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[5]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[4]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[3]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[2]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[1]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[0]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bresp[0]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[7]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[6]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[5]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[4]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[3]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[2]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[1]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[0]
WARNING: [Synth 8-3331] design apb_rx has unconnected port tx_mem_size[2]
WARNING: [Synth 8-3331] design apb_rx has unconnected port tx_mem_size[1]
WARNING: [Synth 8-3331] design apb_rx has unconnected port tx_mem_size[0]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[31]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[30]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[29]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[28]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[27]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[26]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[25]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[24]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[23]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[22]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[21]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[20]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[19]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[18]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[17]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[16]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[15]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[14]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[13]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[12]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[11]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[10]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[9]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[8]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[7]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[6]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[5]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[4]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[3]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[2]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[1]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[0]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[5]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[4]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[3]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[2]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[1]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[0]
WARNING: [Synth 8-3331] design jtag_dp has unconnected port ap_ack[2]
WARNING: [Synth 8-3331] design jtag_dp has unconnected port ap_ack[1]
WARNING: [Synth 8-3331] design jtag_dp has unconnected port ap_ack[0]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[31]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[30]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[29]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[28]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[27]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[26]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[25]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[24]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[23]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[22]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[21]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[20]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[19]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[18]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[17]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[16]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[15]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[14]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[13]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[12]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[3]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[2]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[1]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[0]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pprot[2]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pprot[1]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pprot[0]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[8]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[7]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[6]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[5]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[4]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[3]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[2]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[1]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[0]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bresp[1]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bresp[0]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.rid[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1675.238 ; gain = 329.258 ; free physical = 504 ; free virtual = 5603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1675.238 ; gain = 329.258 ; free physical = 551 ; free virtual = 5649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1675.238 ; gain = 329.258 ; free physical = 551 ; free virtual = 5649
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.371 ; gain = 0.000 ; free physical = 143 ; free virtual = 5203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.371 ; gain = 0.000 ; free physical = 143 ; free virtual = 5203
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2127.371 ; gain = 25.000 ; free physical = 130 ; free virtual = 5179
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2127.371 ; gain = 781.391 ; free physical = 358 ; free virtual = 5395
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2131.289 ; gain = 785.309 ; free physical = 358 ; free virtual = 5395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2131.289 ; gain = 785.309 ; free physical = 358 ; free virtual = 5395
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tag_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "insn_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gpr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ill_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ill_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ill_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fence" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fence_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ecall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebreak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebreak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wfi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc_alu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs1_zero_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2_imm_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "amo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "amo_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mul'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'div'
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "okay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src2_pos_latch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "prv" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exe_pc_add_40" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mmu'
INFO: [Synth 8-5544] ROM "tlb_data_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mmu__parameterized0'
INFO: [Synth 8-5544] ROM "tlb_data_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'l1c'
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_intf\.arlen0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'l1c__parameterized0'
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_intf\.arlen0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'rgu'
INFO: [Synth 8-5544] ROM "nxt_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2mem_bridge'
INFO: [Synth 8-5544] ROM "m_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_intf\.arready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_intf\.bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsend_latch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2mem_bridge__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2apb_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2apb_bridge__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'gateway'
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_type" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_pol" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_en" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_en" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nxt_attach" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_insn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_exec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_rdata_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pc_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_addr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_gpr_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_csr_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_gpr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_csr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_ready_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'tx_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'rx_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'spi'
INFO: [Synth 8-5546] ROM "buff_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'jtag_dp'
WARNING: [Synth 8-327] inferring latch for variable 'en_latch_reg' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/30cc/src/cpu_wrap_nodef.all.sv:17914]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
              STATE_EXEC |                               01 |                               01
              STATE_DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
              STATE_EXEC |                              010 |                               01
              STATE_OKAY |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               01 |                               00
             STATE_CHECK |                               11 |                               01
              STATE_MREQ |                               10 |                               10
               STATE_PTE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mmu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               01 |                               00
             STATE_CHECK |                               11 |                               01
              STATE_MREQ |                               10 |                               10
               STATE_PTE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mmu__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
               STATE_CMP |                              101 |                              001
              STATE_READ |                              000 |                              101
             STATE_WRITE |                              010 |                              100
              STATE_MREQ |                              100 |                              010
            STATE_REFILL |                              011 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'l1c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
               STATE_CMP |                              101 |                              001
              STATE_READ |                              000 |                              101
             STATE_WRITE |                              010 |                              100
              STATE_MREQ |                              100 |                              010
            STATE_REFILL |                              011 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'l1c__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
            STATE_RSTPRE |                              010 |                               01
               STATE_RST |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'rgu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
                STATE_RD |                               01 |                               11
                STATE_WR |                               10 |                               01
              SIATE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi2mem_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
                STATE_RD |                               01 |                               11
                STATE_WR |                               10 |                               01
              SIATE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi2mem_bridge__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
                STATE_RD |                            00010 |                              011
             STATE_RRESP |                            00100 |                              100
                STATE_WR |                            01000 |                              001
             SIATE_BRESP |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'axi2apb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
                STATE_RD |                            00010 |                              011
             STATE_RRESP |                            00100 |                              100
                STATE_WR |                            01000 |                              001
             SIATE_BRESP |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'axi2apb_bridge__parameterized0'
WARNING: [Synth 8-6841] Block RAM (memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
              STATE_PEND |                               01 |                               01
             STATE_CLAIM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'gateway'
