0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sim_1/new/sim.vhd,1614059261,vhdl,,,,sim,,,,,,,,
C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/BCD.vhd,1614056433,vhdl,,,,bcd,,,,,,,,
C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd,1614059284,vhdl,,,,sevensegdecoder,,,,,,,,
C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd,1614056433,vhdl,,,,top,,,,,,,,
