// Seed: 908583890
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    output supply0 id_2
);
  supply0 id_4;
  module_0(
      id_4, id_4, id_4
  );
  always begin
    id_1 = 1;
  end
  wand id_5 = id_4;
  always begin
    $display(id_5, 1);
  end
endmodule
module module_2 (
    output wire id_0,
    output wor id_1,
    output tri0 id_2,
    input logic id_3,
    output tri1 id_4,
    output logic id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    inout tri1 id_13,
    output uwire id_14,
    input wire id_15
);
  assign {id_7 <-> 1'b0} = "";
  uwire id_17 = 1;
  assign id_1 = 1;
  wire id_18;
  initial id_5 <= id_3;
  module_0(
      id_18, id_17, id_18
  );
  wire id_19;
endmodule
