{
  "module_name": "camif-regs.h",
  "hash_id": "c9440edf8a79cd091d117186cd3e62cdfe2bef7bb2b5ff19aa4da2f70cf6012a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/s3c-camif/camif-regs.h",
  "human_readable_source": " \n \n\n#ifndef CAMIF_REGS_H_\n#define CAMIF_REGS_H_\n\n#include <linux/bitops.h>\n\n#include \"camif-core.h\"\n#include <media/drv-intf/s3c_camif.h>\n\n \n\n \n#define S3C_CAMIF_REG_CISRCFMT\t\t\t0x00\n#define  CISRCFMT_ITU601_8BIT\t\t\tBIT(31)\n#define  CISRCFMT_ITU656_8BIT\t\t\t(0 << 31)\n#define  CISRCFMT_ORDER422_YCBYCR\t\t(0 << 14)\n#define  CISRCFMT_ORDER422_YCRYCB\t\t(1 << 14)\n#define  CISRCFMT_ORDER422_CBYCRY\t\t(2 << 14)\n#define  CISRCFMT_ORDER422_CRYCBY\t\t(3 << 14)\n#define  CISRCFMT_ORDER422_MASK\t\t\t(3 << 14)\n#define  CISRCFMT_SIZE_CAM_MASK\t\t\t(0x1fff << 16 | 0x1fff)\n\n \n#define S3C_CAMIF_REG_CIWDOFST\t\t\t0x04\n#define  CIWDOFST_WINOFSEN\t\t\tBIT(31)\n#define  CIWDOFST_CLROVCOFIY\t\t\tBIT(30)\n#define  CIWDOFST_CLROVRLB_PR\t\t\tBIT(28)\n \n#define  CIWDOFST_CLROVCOFICB\t\t\tBIT(15)\n#define  CIWDOFST_CLROVCOFICR\t\t\tBIT(14)\n#define  CIWDOFST_CLROVPRFICB\t\t\tBIT(13)\n#define  CIWDOFST_CLROVPRFICR\t\t\tBIT(12)\n#define  CIWDOFST_OFST_MASK\t\t\t(0x7ff << 16 | 0x7ff)\n\n \n#define S3C_CAMIF_REG_CIWDOFST2\t\t\t0x14\n#define  CIWDOFST2_OFST2_MASK\t\t\t(0xfff << 16 | 0xfff)\n\n \n#define S3C_CAMIF_REG_CIGCTRL\t\t\t0x08\n#define  CIGCTRL_SWRST\t\t\t\tBIT(31)\n#define  CIGCTRL_CAMRST\t\t\t\tBIT(30)\n#define  CIGCTRL_TESTPATTERN_NORMAL\t\t(0 << 27)\n#define  CIGCTRL_TESTPATTERN_COLOR_BAR\t\t(1 << 27)\n#define  CIGCTRL_TESTPATTERN_HOR_INC\t\t(2 << 27)\n#define  CIGCTRL_TESTPATTERN_VER_INC\t\t(3 << 27)\n#define  CIGCTRL_TESTPATTERN_MASK\t\t(3 << 27)\n#define  CIGCTRL_INVPOLPCLK\t\t\tBIT(26)\n#define  CIGCTRL_INVPOLVSYNC\t\t\tBIT(25)\n#define  CIGCTRL_INVPOLHREF\t\t\tBIT(24)\n#define  CIGCTRL_IRQ_OVFEN\t\t\tBIT(22)\n#define  CIGCTRL_HREF_MASK\t\t\tBIT(21)\n#define  CIGCTRL_IRQ_LEVEL\t\t\tBIT(20)\n \n#define  CIGCTRL_IRQ_CLR(id)\t\t\tBIT(19 - (id))\n#define  CIGCTRL_FIELDMODE\t\t\tBIT(2)\n#define  CIGCTRL_INVPOLFIELD\t\t\tBIT(1)\n#define  CIGCTRL_CAM_INTERLACE\t\t\tBIT(0)\n\n \n#define S3C_CAMIF_REG_CIYSA(id, n)\t\t(0x18 + (id) * 0x54 + (n) * 4)\n \n#define S3C_CAMIF_REG_CICBSA(id, n)\t\t(0x28 + (id) * 0x54 + (n) * 4)\n \n#define S3C_CAMIF_REG_CICRSA(id, n)\t\t(0x38 + (id) * 0x54 + (n) * 4)\n\n \n#define S3C_CAMIF_REG_CITRGFMT(id, _offs)\t(0x48 + (id) * (0x34 + (_offs)))\n#define  CITRGFMT_IN422\t\t\t\tBIT(31)  \n#define  CITRGFMT_OUT422\t\t\tBIT(30)  \n#define  CITRGFMT_OUTFORMAT_YCBCR420\t\t(0 << 29)  \n#define  CITRGFMT_OUTFORMAT_YCBCR422\t\t(1 << 29)  \n#define  CITRGFMT_OUTFORMAT_YCBCR422I\t\t(2 << 29)  \n#define  CITRGFMT_OUTFORMAT_RGB\t\t\t(3 << 29)  \n#define  CITRGFMT_OUTFORMAT_MASK\t\t(3 << 29)  \n#define  CITRGFMT_TARGETHSIZE(x)\t\t((x) << 16)\n#define  CITRGFMT_FLIP_NORMAL\t\t\t(0 << 14)\n#define  CITRGFMT_FLIP_X_MIRROR\t\t\t(1 << 14)\n#define  CITRGFMT_FLIP_Y_MIRROR\t\t\t(2 << 14)\n#define  CITRGFMT_FLIP_180\t\t\t(3 << 14)\n#define  CITRGFMT_FLIP_MASK\t\t\t(3 << 14)\n \n#define  CITRGFMT_ROT90_PR\t\t\tBIT(13)\n#define  CITRGFMT_TARGETVSIZE(x)\t\t((x) << 0)\n#define  CITRGFMT_TARGETSIZE_MASK\t\t((0x1fff << 16) | 0x1fff)\n\n \n#define S3C_CAMIF_REG_CICTRL(id, _offs)\t\t(0x4c + (id) * (0x34 + (_offs)))\n#define  CICTRL_BURST_MASK\t\t\t(0xfffff << 4)\n \n#define  CICTRL_YBURST1(x)\t\t\t((x) << 19)\n#define  CICTRL_YBURST2(x)\t\t\t((x) << 14)\n#define  CICTRL_RGBBURST1(x)\t\t\t((x) << 19)\n#define  CICTRL_RGBBURST2(x)\t\t\t((x) << 14)\n#define  CICTRL_CBURST1(x)\t\t\t((x) << 9)\n#define  CICTRL_CBURST2(x)\t\t\t((x) << 4)\n#define  CICTRL_LASTIRQ_ENABLE\t\t\tBIT(2)\n#define  CICTRL_ORDER422_MASK\t\t\t(3 << 0)\n\n \n#define S3C_CAMIF_REG_CISCPRERATIO(id, _offs)\t(0x50 + (id) * (0x34 + (_offs)))\n\n \n#define S3C_CAMIF_REG_CISCPREDST(id, _offs)\t(0x54 + (id) * (0x34 + (_offs)))\n\n \n#define S3C_CAMIF_REG_CISCCTRL(id, _offs)\t(0x58 + (id) * (0x34 + (_offs)))\n#define  CISCCTRL_SCALERBYPASS\t\t\tBIT(31)\n \n#define  CIPRSCCTRL_SAMPLE\t\t\tBIT(31)\n \n#define  CIPRSCCTRL_RGB_FORMAT_24BIT\t\tBIT(30)  \n#define  CIPRSCCTRL_SCALEUP_H\t\t\tBIT(29)  \n#define  CIPRSCCTRL_SCALEUP_V\t\t\tBIT(28)  \n \n#define  CISCCTRL_SCALEUP_H\t\t\tBIT(30)\n#define  CISCCTRL_SCALEUP_V\t\t\tBIT(29)\n#define  CISCCTRL_SCALEUP_MASK\t\t\t(0x3 << 29)\n#define  CISCCTRL_CSCR2Y_WIDE\t\t\tBIT(28)\n#define  CISCCTRL_CSCY2R_WIDE\t\t\tBIT(27)\n#define  CISCCTRL_LCDPATHEN_FIFO\t\tBIT(26)\n#define  CISCCTRL_INTERLACE\t\t\tBIT(25)\n#define  CISCCTRL_SCALERSTART\t\t\tBIT(15)\n#define  CISCCTRL_INRGB_FMT_RGB565\t\t(0 << 13)\n#define  CISCCTRL_INRGB_FMT_RGB666\t\t(1 << 13)\n#define  CISCCTRL_INRGB_FMT_RGB888\t\t(2 << 13)\n#define  CISCCTRL_INRGB_FMT_MASK\t\t(3 << 13)\n#define  CISCCTRL_OUTRGB_FMT_RGB565\t\t(0 << 11)\n#define  CISCCTRL_OUTRGB_FMT_RGB666\t\t(1 << 11)\n#define  CISCCTRL_OUTRGB_FMT_RGB888\t\t(2 << 11)\n#define  CISCCTRL_OUTRGB_FMT_MASK\t\t(3 << 11)\n#define  CISCCTRL_EXTRGB_EXTENSION\t\tBIT(10)\n#define  CISCCTRL_ONE2ONE\t\t\tBIT(9)\n#define  CISCCTRL_MAIN_RATIO_MASK\t\t(0x1ff << 16 | 0x1ff)\n\n \n#define S3C_CAMIF_REG_CITAREA(id, _offs)\t(0x5c + (id) * (0x34 + (_offs)))\n#define CITAREA_MASK\t\t\t\t0xfffffff\n\n \n#define S3C_CAMIF_REG_CISTATUS(id, _offs)\t(0x64 + (id) * (0x34 + (_offs)))\n#define  CISTATUS_OVFIY_STATUS\t\t\tBIT(31)\n#define  CISTATUS_OVFICB_STATUS\t\t\tBIT(30)\n#define  CISTATUS_OVFICR_STATUS\t\t\tBIT(29)\n#define  CISTATUS_OVF_MASK\t\t\t(0x7 << 29)\n#define  CIPRSTATUS_OVF_MASK\t\t\t(0x3 << 30)\n#define  CISTATUS_VSYNC_STATUS\t\t\tBIT(28)\n#define  CISTATUS_FRAMECNT_MASK\t\t\t(3 << 26)\n#define  CISTATUS_FRAMECNT(__reg)\t\t(((__reg) >> 26) & 0x3)\n#define  CISTATUS_WINOFSTEN_STATUS\t\tBIT(25)\n#define  CISTATUS_IMGCPTEN_STATUS\t\tBIT(22)\n#define  CISTATUS_IMGCPTENSC_STATUS\t\tBIT(21)\n#define  CISTATUS_VSYNC_A_STATUS\t\tBIT(20)\n#define  CISTATUS_FRAMEEND_STATUS\t\tBIT(19)  \n\n \n#define S3C_CAMIF_REG_CIIMGCPT(_offs)\t\t(0xa0 + (_offs))\n#define  CIIMGCPT_IMGCPTEN\t\t\tBIT(31)\n#define  CIIMGCPT_IMGCPTEN_SC(id)\t\tBIT(30 - (id))\n \n#define  CIIMGCPT_CPT_FREN_ENABLE(id)\t\tBIT(25 - (id))\n#define  CIIMGCPT_CPT_FRMOD_ENABLE\t\t(0 << 18)\n#define  CIIMGCPT_CPT_FRMOD_CNT\t\t\tBIT(18)\n\n \n#define S3C_CAMIF_REG_CICPTSEQ\t\t\t0xc4\n\n \n#define S3C_CAMIF_REG_CIIMGEFF(_offs)\t\t(0xb0 + (_offs))\n#define  CIIMGEFF_IE_ENABLE(id)\t\t\tBIT(30 + (id))\n#define  CIIMGEFF_IE_ENABLE_MASK\t\t(3 << 30)\n \n#define  CIIMGEFF_IE_AFTER_SC\t\t\tBIT(29)\n#define  CIIMGEFF_FIN_MASK\t\t\t(7 << 26)\n#define  CIIMGEFF_FIN_BYPASS\t\t\t(0 << 26)\n#define  CIIMGEFF_FIN_ARBITRARY\t\t\t(1 << 26)\n#define  CIIMGEFF_FIN_NEGATIVE\t\t\t(2 << 26)\n#define  CIIMGEFF_FIN_ARTFREEZE\t\t\t(3 << 26)\n#define  CIIMGEFF_FIN_EMBOSSING\t\t\t(4 << 26)\n#define  CIIMGEFF_FIN_SILHOUETTE\t\t(5 << 26)\n#define  CIIMGEFF_PAT_CBCR_MASK\t\t\t((0xff << 13) | 0xff)\n#define  CIIMGEFF_PAT_CB(x)\t\t\t((x) << 13)\n#define  CIIMGEFF_PAT_CR(x)\t\t\t(x)\n\n \n#define S3C_CAMIF_REG_MSY0SA(id)\t\t(0xd4 + ((id) * 0x2c))\n#define S3C_CAMIF_REG_MSCB0SA(id)\t\t(0xd8 + ((id) * 0x2c))\n#define S3C_CAMIF_REG_MSCR0SA(id)\t\t(0xdc + ((id) * 0x2c))\n\n \n#define S3C_CAMIF_REG_MSY0END(id)\t\t(0xe0 + ((id) * 0x2c))\n#define S3C_CAMIF_REG_MSCB0END(id)\t\t(0xe4 + ((id) * 0x2c))\n#define S3C_CAMIF_REG_MSCR0END(id)\t\t(0xe8 + ((id) * 0x2c))\n\n \n#define S3C_CAMIF_REG_MSYOFF(id)\t\t(0x118 + ((id) * 0x2c))\n#define S3C_CAMIF_REG_MSCBOFF(id)\t\t(0x11c + ((id) * 0x2c))\n#define S3C_CAMIF_REG_MSCROFF(id)\t\t(0x120 + ((id) * 0x2c))\n\n \n#define S3C_CAMIF_REG_MSWIDTH(id)\t\t(0xf8 + (id) * 0x2c)\n#define  AUTOLOAD_ENABLE\t\t\tBIT(31)\n#define  ADDR_CH_DIS\t\t\t\tBIT(30)\n#define  MSHEIGHT(x)\t\t\t\t(((x) & 0x3ff) << 16)\n#define  MSWIDTH(x)\t\t\t\t((x) & 0x3ff)\n\n \n#define S3C_CAMIF_REG_MSCTRL(id)\t\t(0xfc + (id) * 0x2c)\n#define  MSCTRL_ORDER422_M_YCBYCR\t\t(0 << 4)\n#define  MSCTRL_ORDER422_M_YCRYCB\t\t(1 << 4)\n#define  MSCTRL_ORDER422_M_CBYCRY\t\t(2 << 4)\n#define  MSCTRL_ORDER422_M_CRYCBY\t\t(3 << 4)\n \n#define  MSCTRL_SEL_DMA_CAM\t\t\tBIT(3)\n#define  MSCTRL_INFORMAT_M_YCBCR420\t\t(0 << 1)\n#define  MSCTRL_INFORMAT_M_YCBCR422\t\t(1 << 1)\n#define  MSCTRL_INFORMAT_M_YCBCR422I\t\t(2 << 1)\n#define  MSCTRL_INFORMAT_M_RGB\t\t\t(3 << 1)\n#define  MSCTRL_ENVID_M\t\t\t\tBIT(0)\n\n \n#define S3C_CAMIF_REG_CISSY(id)\t\t\t(0x12c + (id) * 0x0c)\n#define S3C_CAMIF_REG_CISSCB(id)\t\t(0x130 + (id) * 0x0c)\n#define S3C_CAMIF_REG_CISSCR(id)\t\t(0x134 + (id) * 0x0c)\n#define S3C_CISS_OFFS_INITIAL(x)\t\t((x) << 16)\n#define S3C_CISS_OFFS_LINE(x)\t\t\t((x) << 0)\n\n \n\nvoid camif_hw_reset(struct camif_dev *camif);\nvoid camif_hw_clear_pending_irq(struct camif_vp *vp);\nvoid camif_hw_clear_fifo_overflow(struct camif_vp *vp);\nvoid camif_hw_set_lastirq(struct camif_vp *vp, int enable);\nvoid camif_hw_set_input_path(struct camif_vp *vp);\nvoid camif_hw_enable_scaler(struct camif_vp *vp, bool on);\nvoid camif_hw_enable_capture(struct camif_vp *vp);\nvoid camif_hw_disable_capture(struct camif_vp *vp);\nvoid camif_hw_set_camera_bus(struct camif_dev *camif);\nvoid camif_hw_set_source_format(struct camif_dev *camif);\nvoid camif_hw_set_camera_crop(struct camif_dev *camif);\nvoid camif_hw_set_scaler(struct camif_vp *vp);\nvoid camif_hw_set_flip(struct camif_vp *vp);\nvoid camif_hw_set_output_dma(struct camif_vp *vp);\nvoid camif_hw_set_target_format(struct camif_vp *vp);\nvoid camif_hw_set_test_pattern(struct camif_dev *camif, unsigned int pattern);\nvoid camif_hw_set_effect(struct camif_dev *camif, unsigned int effect,\n\t\t\tunsigned int cr, unsigned int cb);\nvoid camif_hw_set_output_addr(struct camif_vp *vp, struct camif_addr *paddr,\n\t\t\t      int index);\nvoid camif_hw_dump_regs(struct camif_dev *camif, const char *label);\n\nstatic inline u32 camif_hw_get_status(struct camif_vp *vp)\n{\n\treturn readl(vp->camif->io_base + S3C_CAMIF_REG_CISTATUS(vp->id,\n\t\t\t\t\t\t\t\tvp->offset));\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}