
../repos/coreutils/src/cksum:     file format elf32-littlearm


Disassembly of section .init:

00010fa8 <.init>:
   10fa8:	push	{r3, lr}
   10fac:	bl	12638 <__assert_fail@plt+0x134c>
   10fb0:	pop	{r3, pc}

Disassembly of section .plt:

00010fb4 <fdopen@plt-0x14>:
   10fb4:	push	{lr}		; (str lr, [sp, #-4]!)
   10fb8:	ldr	lr, [pc, #4]	; 10fc4 <fdopen@plt-0x4>
   10fbc:	add	lr, pc, lr
   10fc0:	ldr	pc, [lr, #8]!
   10fc4:	andeq	sp, r3, ip, lsr r0

00010fc8 <fdopen@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #249856	; 0x3d000
   10fd0:	ldr	pc, [ip, #60]!	; 0x3c

00010fd4 <calloc@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #249856	; 0x3d000
   10fdc:	ldr	pc, [ip, #52]!	; 0x34

00010fe0 <fputs_unlocked@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #249856	; 0x3d000
   10fe8:	ldr	pc, [ip, #44]!	; 0x2c

00010fec <raise@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #249856	; 0x3d000
   10ff4:	ldr	pc, [ip, #36]!	; 0x24

00010ff8 <__getdelim@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #249856	; 0x3d000
   11000:	ldr	pc, [ip, #28]!

00011004 <strcmp@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #249856	; 0x3d000
   1100c:	ldr	pc, [ip, #20]!

00011010 <posix_fadvise64@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #249856	; 0x3d000
   11018:	ldr	pc, [ip, #12]!

0001101c <fflush@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #249856	; 0x3d000
   11024:	ldr	pc, [ip, #4]!

00011028 <memmove@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #60, 20	; 0x3c000
   11030:	ldr	pc, [ip, #4092]!	; 0xffc

00011034 <free@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #60, 20	; 0x3c000
   1103c:	ldr	pc, [ip, #4084]!	; 0xff4

00011040 <ferror@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #60, 20	; 0x3c000
   11048:	ldr	pc, [ip, #4076]!	; 0xfec

0001104c <_exit@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #60, 20	; 0x3c000
   11054:	ldr	pc, [ip, #4068]!	; 0xfe4

00011058 <memcpy@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #60, 20	; 0x3c000
   11060:	ldr	pc, [ip, #4060]!	; 0xfdc

00011064 <__strtoull_internal@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #60, 20	; 0x3c000
   1106c:	ldr	pc, [ip, #4052]!	; 0xfd4

00011070 <mbsinit@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #60, 20	; 0x3c000
   11078:	ldr	pc, [ip, #4044]!	; 0xfcc

0001107c <fwrite_unlocked@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #60, 20	; 0x3c000
   11084:	ldr	pc, [ip, #4036]!	; 0xfc4

00011088 <memcmp@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #60, 20	; 0x3c000
   11090:	ldr	pc, [ip, #4028]!	; 0xfbc

00011094 <fputc_unlocked@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #60, 20	; 0x3c000
   1109c:	ldr	pc, [ip, #4020]!	; 0xfb4

000110a0 <dcgettext@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #60, 20	; 0x3c000
   110a8:	ldr	pc, [ip, #4012]!	; 0xfac

000110ac <realloc@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #60, 20	; 0x3c000
   110b4:	ldr	pc, [ip, #4004]!	; 0xfa4

000110b8 <textdomain@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #60, 20	; 0x3c000
   110c0:	ldr	pc, [ip, #3996]!	; 0xf9c

000110c4 <iswprint@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #60, 20	; 0x3c000
   110cc:	ldr	pc, [ip, #3988]!	; 0xf94

000110d0 <__memcpy_chk@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #60, 20	; 0x3c000
   110d8:	ldr	pc, [ip, #3980]!	; 0xf8c

000110dc <fwrite@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #60, 20	; 0x3c000
   110e4:	ldr	pc, [ip, #3972]!	; 0xf84

000110e8 <lseek64@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #60, 20	; 0x3c000
   110f0:	ldr	pc, [ip, #3964]!	; 0xf7c

000110f4 <__ctype_get_mb_cur_max@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #60, 20	; 0x3c000
   110fc:	ldr	pc, [ip, #3956]!	; 0xf74

00011100 <fread@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #60, 20	; 0x3c000
   11108:	ldr	pc, [ip, #3948]!	; 0xf6c

0001110c <__fpending@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #60, 20	; 0x3c000
   11114:	ldr	pc, [ip, #3940]!	; 0xf64

00011118 <mbrtowc@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #60, 20	; 0x3c000
   11120:	ldr	pc, [ip, #3932]!	; 0xf5c

00011124 <error@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #60, 20	; 0x3c000
   1112c:	ldr	pc, [ip, #3924]!	; 0xf54

00011130 <getenv@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #60, 20	; 0x3c000
   11138:	ldr	pc, [ip, #3916]!	; 0xf4c

0001113c <malloc@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #60, 20	; 0x3c000
   11144:	ldr	pc, [ip, #3908]!	; 0xf44

00011148 <__libc_start_main@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #60, 20	; 0x3c000
   11150:	ldr	pc, [ip, #3900]!	; 0xf3c

00011154 <__freading@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #60, 20	; 0x3c000
   1115c:	ldr	pc, [ip, #3892]!	; 0xf34

00011160 <__ctype_tolower_loc@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #60, 20	; 0x3c000
   11168:	ldr	pc, [ip, #3884]!	; 0xf2c

0001116c <__gmon_start__@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #60, 20	; 0x3c000
   11174:	ldr	pc, [ip, #3876]!	; 0xf24

00011178 <getopt_long@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #60, 20	; 0x3c000
   11180:	ldr	pc, [ip, #3868]!	; 0xf1c

00011184 <__ctype_b_loc@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #60, 20	; 0x3c000
   1118c:	ldr	pc, [ip, #3860]!	; 0xf14

00011190 <exit@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #60, 20	; 0x3c000
   11198:	ldr	pc, [ip, #3852]!	; 0xf0c

0001119c <feof@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #60, 20	; 0x3c000
   111a4:	ldr	pc, [ip, #3844]!	; 0xf04

000111a8 <strlen@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #60, 20	; 0x3c000
   111b0:	ldr	pc, [ip, #3836]!	; 0xefc

000111b4 <strchr@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #60, 20	; 0x3c000
   111bc:	ldr	pc, [ip, #3828]!	; 0xef4

000111c0 <__errno_location@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #60, 20	; 0x3c000
   111c8:	ldr	pc, [ip, #3820]!	; 0xeec

000111cc <__sprintf_chk@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #60, 20	; 0x3c000
   111d4:	ldr	pc, [ip, #3812]!	; 0xee4

000111d8 <__cxa_atexit@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #60, 20	; 0x3c000
   111e0:	ldr	pc, [ip, #3804]!	; 0xedc

000111e4 <setvbuf@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #60, 20	; 0x3c000
   111ec:	ldr	pc, [ip, #3796]!	; 0xed4

000111f0 <memset@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #60, 20	; 0x3c000
   111f8:	ldr	pc, [ip, #3788]!	; 0xecc

000111fc <__printf_chk@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #60, 20	; 0x3c000
   11204:	ldr	pc, [ip, #3780]!	; 0xec4

00011208 <fileno@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #60, 20	; 0x3c000
   11210:	ldr	pc, [ip, #3772]!	; 0xebc

00011214 <__fprintf_chk@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #60, 20	; 0x3c000
   1121c:	ldr	pc, [ip, #3764]!	; 0xeb4

00011220 <fclose@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #60, 20	; 0x3c000
   11228:	ldr	pc, [ip, #3756]!	; 0xeac

0001122c <fseeko64@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #60, 20	; 0x3c000
   11234:	ldr	pc, [ip, #3748]!	; 0xea4

00011238 <fcntl64@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #60, 20	; 0x3c000
   11240:	ldr	pc, [ip, #3740]!	; 0xe9c

00011244 <__overflow@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #60, 20	; 0x3c000
   1124c:	ldr	pc, [ip, #3732]!	; 0xe94

00011250 <setlocale@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #60, 20	; 0x3c000
   11258:	ldr	pc, [ip, #3724]!	; 0xe8c

0001125c <strrchr@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #60, 20	; 0x3c000
   11264:	ldr	pc, [ip, #3716]!	; 0xe84

00011268 <nl_langinfo@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #60, 20	; 0x3c000
   11270:	ldr	pc, [ip, #3708]!	; 0xe7c

00011274 <__fread_unlocked_chk@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #60, 20	; 0x3c000
   1127c:	ldr	pc, [ip, #3700]!	; 0xe74

00011280 <localeconv@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #60, 20	; 0x3c000
   11288:	ldr	pc, [ip, #3692]!	; 0xe6c

0001128c <clearerr_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #60, 20	; 0x3c000
   11294:	ldr	pc, [ip, #3684]!	; 0xe64

00011298 <fopen64@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #60, 20	; 0x3c000
   112a0:	ldr	pc, [ip, #3676]!	; 0xe5c

000112a4 <bindtextdomain@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #60, 20	; 0x3c000
   112ac:	ldr	pc, [ip, #3668]!	; 0xe54

000112b0 <fread_unlocked@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #60, 20	; 0x3c000
   112b8:	ldr	pc, [ip, #3660]!	; 0xe4c

000112bc <strncmp@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #60, 20	; 0x3c000
   112c4:	ldr	pc, [ip, #3652]!	; 0xe44

000112c8 <abort@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #60, 20	; 0x3c000
   112d0:	ldr	pc, [ip, #3644]!	; 0xe3c

000112d4 <close@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #60, 20	; 0x3c000
   112dc:	ldr	pc, [ip, #3636]!	; 0xe34

000112e0 <dcngettext@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #60, 20	; 0x3c000
   112e8:	ldr	pc, [ip, #3628]!	; 0xe2c

000112ec <__assert_fail@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #60, 20	; 0x3c000
   112f4:	ldr	pc, [ip, #3620]!	; 0xe24

Disassembly of section .text:

000112f8 <.text>:
   112f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   112fc:	sub	sp, sp, #292	; 0x124
   11300:	mov	r5, r1
   11304:	str	r0, [sp, #32]
   11308:	ldr	r0, [r1]
   1130c:	bl	364c0 <__assert_fail@plt+0x251d4>
   11310:	ldr	r1, [pc, #3912]	; 12260 <__assert_fail@plt+0xf74>
   11314:	mov	r0, #6
   11318:	bl	11250 <setlocale@plt>
   1131c:	ldr	r1, [pc, #3904]	; 12264 <__assert_fail@plt+0xf78>
   11320:	ldr	r0, [pc, #3904]	; 12268 <__assert_fail@plt+0xf7c>
   11324:	bl	112a4 <bindtextdomain@plt>
   11328:	ldr	r0, [pc, #3896]	; 12268 <__assert_fail@plt+0xf7c>
   1132c:	bl	110b8 <textdomain@plt>
   11330:	ldr	r0, [pc, #3892]	; 1226c <__assert_fail@plt+0xf80>
   11334:	bl	3a4e4 <__assert_fail@plt+0x291f8>
   11338:	ldr	r2, [pc, #3888]	; 12270 <__assert_fail@plt+0xf84>
   1133c:	mov	r3, #0
   11340:	mov	r1, r3
   11344:	ldr	r0, [r2]
   11348:	mov	r2, #1
   1134c:	bl	111e4 <setvbuf@plt>
   11350:	ldr	r9, [pc, #3848]	; 12260 <__assert_fail@plt+0xf74>
   11354:	ldr	r3, [pc, #3864]	; 12274 <__assert_fail@plt+0xf88>
   11358:	ldr	r6, [pc, #3864]	; 12278 <__assert_fail@plt+0xf8c>
   1135c:	ldr	r8, [pc, #3864]	; 1227c <__assert_fail@plt+0xf90>
   11360:	ldr	sl, [pc, #3864]	; 12280 <__assert_fail@plt+0xf94>
   11364:	add	r7, r3, #240	; 0xf0
   11368:	mov	fp, r9
   1136c:	mov	r3, #1
   11370:	str	r3, [sp, #48]	; 0x30
   11374:	mov	r3, #0
   11378:	str	r3, [sp, #40]	; 0x28
   1137c:	mov	r4, #0
   11380:	str	r4, [sp]
   11384:	mov	r3, r7
   11388:	mov	r2, r6
   1138c:	mov	r1, r5
   11390:	ldr	r0, [sp, #32]
   11394:	bl	11178 <getopt_long@plt>
   11398:	cmn	r0, #1
   1139c:	beq	115d0 <__assert_fail@plt+0x2e4>
   113a0:	cmp	r0, #122	; 0x7a
   113a4:	beq	115c4 <__assert_fail@plt+0x2d8>
   113a8:	ble	113e0 <__assert_fail@plt+0xf4>
   113ac:	ldr	r3, [pc, #3792]	; 12284 <__assert_fail@plt+0xf98>
   113b0:	cmp	r0, r3
   113b4:	beq	115b8 <__assert_fail@plt+0x2cc>
   113b8:	bgt	1140c <__assert_fail@plt+0x120>
   113bc:	sub	r3, r3, #2
   113c0:	cmp	r0, r3
   113c4:	beq	115a4 <__assert_fail@plt+0x2b8>
   113c8:	bgt	1144c <__assert_fail@plt+0x160>
   113cc:	cmp	r0, #256	; 0x100
   113d0:	bne	11404 <__assert_fail@plt+0x118>
   113d4:	mov	r3, #1
   113d8:	strb	r3, [r8, #13]
   113dc:	b	1137c <__assert_fail@plt+0x90>
   113e0:	cmp	r0, #97	; 0x61
   113e4:	beq	1155c <__assert_fail@plt+0x270>
   113e8:	ble	11434 <__assert_fail@plt+0x148>
   113ec:	cmp	r0, #108	; 0x6c
   113f0:	beq	114cc <__assert_fail@plt+0x1e0>
   113f4:	cmp	r0, #119	; 0x77
   113f8:	beq	11460 <__assert_fail@plt+0x174>
   113fc:	cmp	r0, #99	; 0x63
   11400:	beq	114b8 <__assert_fail@plt+0x1cc>
   11404:	mov	r0, #1
   11408:	bl	12d50 <__assert_fail@plt+0x1a64>
   1140c:	ldr	r3, [pc, #3700]	; 12288 <__assert_fail@plt+0xf9c>
   11410:	cmp	r0, r3
   11414:	beq	114c4 <__assert_fail@plt+0x1d8>
   11418:	blt	114ac <__assert_fail@plt+0x1c0>
   1141c:	add	r3, r3, #1
   11420:	cmp	r0, r3
   11424:	bne	11404 <__assert_fail@plt+0x118>
   11428:	mov	r3, #1
   1142c:	strb	r3, [r8, #15]
   11430:	b	1137c <__assert_fail@plt+0x90>
   11434:	cmn	r0, #3
   11438:	beq	11474 <__assert_fail@plt+0x188>
   1143c:	cmn	r0, #2
   11440:	bne	11404 <__assert_fail@plt+0x118>
   11444:	mov	r0, r4
   11448:	bl	12d50 <__assert_fail@plt+0x1a64>
   1144c:	mov	r3, #1
   11450:	strb	r4, [r8, #16]
   11454:	strb	r4, [r8, #17]
   11458:	strb	r3, [r8, #18]
   1145c:	b	1137c <__assert_fail@plt+0x90>
   11460:	mov	r3, #1
   11464:	strb	r4, [r8, #16]
   11468:	strb	r4, [r8, #18]
   1146c:	strb	r3, [r8, #17]
   11470:	b	1137c <__assert_fail@plt+0x90>
   11474:	ldr	r3, [pc, #3600]	; 1228c <__assert_fail@plt+0xfa0>
   11478:	ldr	r0, [pc, #3568]	; 12270 <__assert_fail@plt+0xf84>
   1147c:	ldr	r1, [pc, #3596]	; 12290 <__assert_fail@plt+0xfa4>
   11480:	ldr	r2, [pc, #3596]	; 12294 <__assert_fail@plt+0xfa8>
   11484:	str	r4, [sp, #8]
   11488:	ldr	r0, [r0]
   1148c:	ldr	r3, [r3]
   11490:	str	r1, [sp, #4]
   11494:	str	r2, [sp]
   11498:	ldr	r1, [pc, #3576]	; 12298 <__assert_fail@plt+0xfac>
   1149c:	ldr	r2, [pc, #3576]	; 1229c <__assert_fail@plt+0xfb0>
   114a0:	bl	387c8 <__assert_fail@plt+0x274dc>
   114a4:	mov	r0, r4
   114a8:	bl	11190 <exit@plt>
   114ac:	mov	r3, #1
   114b0:	str	r3, [sp, #48]	; 0x30
   114b4:	b	1137c <__assert_fail@plt+0x90>
   114b8:	mov	r3, #1
   114bc:	str	r3, [sp, #40]	; 0x28
   114c0:	b	1137c <__assert_fail@plt+0x90>
   114c4:	str	r4, [sp, #48]	; 0x30
   114c8:	b	1137c <__assert_fail@plt+0x90>
   114cc:	mov	r2, #5
   114d0:	ldr	r1, [pc, #3528]	; 122a0 <__assert_fail@plt+0xfb4>
   114d4:	mov	r0, r4
   114d8:	ldr	fp, [sl]
   114dc:	bl	110a0 <dcgettext@plt>
   114e0:	mvn	r2, #0
   114e4:	mvn	r3, #0
   114e8:	str	r4, [sp, #16]
   114ec:	strd	r2, [sp]
   114f0:	str	r9, [sp, #8]
   114f4:	mov	r2, #0
   114f8:	mov	r3, #0
   114fc:	str	r0, [sp, #12]
   11500:	mov	r0, fp
   11504:	bl	38f88 <__assert_fail@plt+0x27c9c>
   11508:	mov	r3, #0
   1150c:	ldr	fp, [sl]
   11510:	and	r2, r0, #7
   11514:	orrs	r3, r2, r3
   11518:	strd	r0, [r8]
   1151c:	beq	1137c <__assert_fail@plt+0x90>
   11520:	mov	r2, #5
   11524:	ldr	r1, [pc, #3588]	; 12330 <__assert_fail@plt+0x1044>
   11528:	mov	r0, r4
   1152c:	bl	110a0 <dcgettext@plt>
   11530:	mov	r5, r0
   11534:	mov	r0, fp
   11538:	bl	38380 <__assert_fail@plt+0x27094>
   1153c:	mov	r2, r5
   11540:	mov	r1, r4
   11544:	mov	r3, r0
   11548:	mov	r0, r4
   1154c:	bl	11124 <error@plt>
   11550:	mov	r2, #5
   11554:	ldr	r1, [pc, #3400]	; 122a4 <__assert_fail@plt+0xfb8>
   11558:	b	1246c <__assert_fail@plt+0x1180>
   1155c:	ldr	r2, [pc, #3396]	; 122a8 <__assert_fail@plt+0xfbc>
   11560:	ldr	r3, [pc, #3396]	; 122ac <__assert_fail@plt+0xfc0>
   11564:	mov	r1, #4
   11568:	ldr	r2, [r2]
   1156c:	ldr	r0, [pc, #3388]	; 122b0 <__assert_fail@plt+0xfc4>
   11570:	str	r1, [sp]
   11574:	stmib	sp, {r2, r4}
   11578:	add	r2, r3, #44	; 0x2c
   1157c:	ldr	r1, [sl]
   11580:	bl	1aa28 <__assert_fail@plt+0x973c>
   11584:	mov	r3, #1
   11588:	strb	r3, [r8, #14]
   1158c:	ldr	r3, [pc, #3296]	; 12274 <__assert_fail@plt+0xf88>
   11590:	ldr	r2, [pc, #3356]	; 122b4 <__assert_fail@plt+0xfc8>
   11594:	add	r0, r3, r0, lsl #2
   11598:	ldr	r3, [r0, #148]	; 0x94
   1159c:	str	r3, [r2]
   115a0:	b	1137c <__assert_fail@plt+0x90>
   115a4:	mov	r3, #1
   115a8:	strb	r4, [r8, #17]
   115ac:	strb	r4, [r8, #18]
   115b0:	strb	r3, [r8, #16]
   115b4:	b	1137c <__assert_fail@plt+0x90>
   115b8:	mov	r3, #1
   115bc:	strb	r3, [r8, #19]
   115c0:	b	1137c <__assert_fail@plt+0x90>
   115c4:	ldr	r3, [pc, #3304]	; 122b4 <__assert_fail@plt+0xfc8>
   115c8:	strb	r4, [r3, #4]
   115cc:	b	1137c <__assert_fail@plt+0x90>
   115d0:	ldr	sl, [pc, #3236]	; 1227c <__assert_fail@plt+0xf90>
   115d4:	mov	r1, #3
   115d8:	ldrd	r2, [sl]
   115dc:	str	r1, [sl, #20]
   115e0:	orrs	r1, r2, r3
   115e4:	bne	11a28 <__assert_fail@plt+0x73c>
   115e8:	ldr	r3, [pc, #3268]	; 122b4 <__assert_fail@plt+0xfc8>
   115ec:	ldr	r2, [pc, #3200]	; 12274 <__assert_fail@plt+0xf88>
   115f0:	str	r3, [sp, #64]	; 0x40
   115f4:	ldr	r3, [r3]
   115f8:	cmp	r3, #2
   115fc:	add	r3, r2, r3, lsl #2
   11600:	ldr	r2, [r3, #480]	; 0x1e0
   11604:	asr	r3, r2, #31
   11608:	strd	r2, [sl]
   1160c:	ldr	r3, [sl, #4]
   11610:	lsr	r2, r2, #2
   11614:	orr	r2, r2, r3, lsl #30
   11618:	str	r2, [sl, #8]
   1161c:	bhi	11a64 <__assert_fail@plt+0x778>
   11620:	ldr	r3, [sp, #40]	; 0x28
   11624:	cmp	r3, #0
   11628:	beq	11a84 <__assert_fail@plt+0x798>
   1162c:	ldrb	r3, [sl, #14]
   11630:	cmp	r3, #0
   11634:	movne	r2, #5
   11638:	ldrne	r1, [pc, #3192]	; 122b8 <__assert_fail@plt+0xfcc>
   1163c:	bne	1246c <__assert_fail@plt+0x1180>
   11640:	ldr	r3, [sp, #64]	; 0x40
   11644:	ldrb	r3, [r3, #4]
   11648:	cmp	r3, #10
   1164c:	bne	125f0 <__assert_fail@plt+0x1304>
   11650:	ldrb	r3, [sl, #16]
   11654:	ldr	r2, [sp, #40]	; 0x28
   11658:	eor	r3, r3, #1
   1165c:	orrs	r4, r2, r3
   11660:	moveq	r2, #5
   11664:	ldreq	r1, [pc, #3152]	; 122bc <__assert_fail@plt+0xfd0>
   11668:	beq	11aa0 <__assert_fail@plt+0x7b4>
   1166c:	ldrb	r3, [sl, #17]
   11670:	ldr	r2, [sp, #40]	; 0x28
   11674:	eor	r3, r3, #1
   11678:	orrs	r4, r2, r3
   1167c:	moveq	r2, #5
   11680:	ldreq	r1, [pc, #3128]	; 122c0 <__assert_fail@plt+0xfd4>
   11684:	beq	11aa0 <__assert_fail@plt+0x7b4>
   11688:	ldrb	r3, [sl, #18]
   1168c:	ldr	r2, [sp, #40]	; 0x28
   11690:	eor	r3, r3, #1
   11694:	orrs	r3, r2, r3
   11698:	str	r3, [sp, #68]	; 0x44
   1169c:	moveq	r2, #5
   116a0:	ldreq	r1, [pc, #3100]	; 122c4 <__assert_fail@plt+0xfd8>
   116a4:	beq	11aa0 <__assert_fail@plt+0x7b4>
   116a8:	ldrb	r2, [sl, #19]
   116ac:	ldr	r3, [sp, #40]	; 0x28
   116b0:	eor	r3, r3, #1
   116b4:	ands	r3, r2, r3
   116b8:	str	r3, [sp, #52]	; 0x34
   116bc:	movne	r2, #5
   116c0:	ldrne	r1, [pc, #3072]	; 122c8 <__assert_fail@plt+0xfdc>
   116c4:	bne	11aa0 <__assert_fail@plt+0x7b4>
   116c8:	ldr	r2, [sp, #32]
   116cc:	add	r3, r5, r2, lsl #2
   116d0:	str	r3, [sp, #84]	; 0x54
   116d4:	ldr	r3, [pc, #3056]	; 122cc <__assert_fail@plt+0xfe0>
   116d8:	ldr	r3, [r3]
   116dc:	cmp	r2, r3
   116e0:	beq	1242c <__assert_fail@plt+0x1140>
   116e4:	add	r3, r5, r3, lsl #2
   116e8:	str	r3, [sp, #44]	; 0x2c
   116ec:	add	r3, sp, #216	; 0xd8
   116f0:	str	r3, [sp, #112]	; 0x70
   116f4:	ldr	r3, [sp, #84]	; 0x54
   116f8:	ldr	r2, [sp, #44]	; 0x2c
   116fc:	cmp	r3, r2
   11700:	bls	1219c <__assert_fail@plt+0xeb0>
   11704:	ldr	r3, [sp, #40]	; 0x28
   11708:	cmp	r3, #0
   1170c:	ldr	r3, [sp, #44]	; 0x2c
   11710:	ldr	r4, [r3], #4
   11714:	str	r3, [sp, #44]	; 0x2c
   11718:	beq	11c68 <__assert_fail@plt+0x97c>
   1171c:	ldr	r1, [pc, #3064]	; 1231c <__assert_fail@plt+0x1030>
   11720:	mov	r0, r4
   11724:	bl	11004 <strcmp@plt>
   11728:	subs	r3, r0, #0
   1172c:	str	r3, [sp, #76]	; 0x4c
   11730:	bne	11df0 <__assert_fail@plt+0xb04>
   11734:	mov	r3, #1
   11738:	mov	r2, #5
   1173c:	ldr	r1, [pc, #3040]	; 12324 <__assert_fail@plt+0x1038>
   11740:	strb	r3, [sl, #12]
   11744:	bl	110a0 <dcgettext@plt>
   11748:	ldr	r3, [pc, #3024]	; 12320 <__assert_fail@plt+0x1034>
   1174c:	ldr	fp, [r3]
   11750:	str	r0, [sp, #88]	; 0x58
   11754:	add	r3, sp, #288	; 0x120
   11758:	mov	r2, r3
   1175c:	mov	r3, #0
   11760:	str	r3, [r2, #-160]!	; 0xffffff60
   11764:	str	r3, [sp, #124]	; 0x7c
   11768:	ldr	r3, [sp, #52]	; 0x34
   1176c:	mov	r0, #0
   11770:	mov	r1, #0
   11774:	str	r2, [sp, #36]	; 0x24
   11778:	str	r3, [sp, #116]	; 0x74
   1177c:	str	r3, [sp, #92]	; 0x5c
   11780:	mov	r2, #1
   11784:	mov	r3, #0
   11788:	strd	r0, [sp, #104]	; 0x68
   1178c:	strd	r0, [sp, #96]	; 0x60
   11790:	strd	r0, [sp, #56]	; 0x38
   11794:	strd	r2, [sp, #24]
   11798:	b	117c0 <__assert_fail@plt+0x4d4>
   1179c:	ldr	r3, [fp]
   117a0:	ands	r3, r3, #48	; 0x30
   117a4:	bne	11c8c <__assert_fail@plt+0x9a0>
   117a8:	ldrd	r0, [sp, #24]
   117ac:	adds	r0, r0, #1
   117b0:	adc	r1, r1, #0
   117b4:	orrs	r2, r0, r1
   117b8:	strd	r0, [sp, #24]
   117bc:	beq	12340 <__assert_fail@plt+0x1054>
   117c0:	mov	r3, fp
   117c4:	mov	r2, #10
   117c8:	ldr	r1, [sp, #36]	; 0x24
   117cc:	add	r0, sp, #124	; 0x7c
   117d0:	bl	10ff8 <__getdelim@plt>
   117d4:	subs	r4, r0, #0
   117d8:	ble	11c8c <__assert_fail@plt+0x9a0>
   117dc:	ldr	r3, [sp, #124]	; 0x7c
   117e0:	ldrb	r2, [r3]
   117e4:	cmp	r2, #35	; 0x23
   117e8:	beq	1179c <__assert_fail@plt+0x4b0>
   117ec:	add	r2, r3, r4
   117f0:	ldrb	r0, [r2, #-1]
   117f4:	cmp	r0, #10
   117f8:	subeq	r4, r4, #1
   117fc:	cmp	r4, #0
   11800:	movle	r2, r4
   11804:	subgt	r2, r4, #1
   11808:	ldrb	r0, [r3, r2]
   1180c:	cmp	r0, #13
   11810:	subeq	r4, r4, #1
   11814:	cmp	r4, #0
   11818:	beq	1179c <__assert_fail@plt+0x4b0>
   1181c:	mov	r5, #0
   11820:	strb	r5, [r3, r4]
   11824:	ldr	r7, [sp, #124]	; 0x7c
   11828:	ldrb	r3, [r7]
   1182c:	cmp	r3, #32
   11830:	cmpne	r3, #9
   11834:	moveq	r2, #1
   11838:	movne	r2, #0
   1183c:	bne	12194 <__assert_fail@plt+0xea8>
   11840:	mov	r2, r7
   11844:	ldrb	r3, [r2, #1]!
   11848:	add	r5, r5, #1
   1184c:	cmp	r3, #9
   11850:	cmpne	r3, #32
   11854:	beq	11844 <__assert_fail@plt+0x558>
   11858:	cmp	r3, #92	; 0x5c
   1185c:	addeq	r5, r5, #1
   11860:	ldreq	r3, [sp, #40]	; 0x28
   11864:	ldrne	r3, [sp, #52]	; 0x34
   11868:	str	r3, [sp, #80]	; 0x50
   1186c:	ldrb	r3, [sl, #14]
   11870:	cmp	r3, #0
   11874:	addne	r6, r7, r5
   11878:	beq	11d0c <__assert_fail@plt+0xa20>
   1187c:	ldr	r3, [sp, #64]	; 0x40
   11880:	ldr	r9, [r3]
   11884:	ldr	r3, [pc, #2536]	; 12274 <__assert_fail@plt+0xf88>
   11888:	ldr	r8, [r3, r9, lsl #2]
   1188c:	mov	r0, r8
   11890:	bl	111a8 <strlen@plt>
   11894:	mov	r1, r8
   11898:	mov	r2, r0
   1189c:	str	r0, [sp, #72]	; 0x48
   118a0:	mov	r0, r6
   118a4:	bl	112bc <strncmp@plt>
   118a8:	subs	r2, r0, #0
   118ac:	bne	11abc <__assert_fail@plt+0x7d0>
   118b0:	ldr	r3, [sp, #72]	; 0x48
   118b4:	mov	r0, r6
   118b8:	add	r5, r5, r3
   118bc:	mov	r1, r8
   118c0:	ldrb	r6, [r7, r5]
   118c4:	strb	r2, [r7, r5]
   118c8:	bl	11004 <strcmp@plt>
   118cc:	add	r3, r7, r5
   118d0:	subs	r2, r0, #0
   118d4:	bne	119b4 <__assert_fail@plt+0x6c8>
   118d8:	cmp	r6, #40	; 0x28
   118dc:	beq	121bc <__assert_fail@plt+0xed0>
   118e0:	ldr	r3, [pc, #2444]	; 12274 <__assert_fail@plt+0xf88>
   118e4:	cmp	r6, #45	; 0x2d
   118e8:	add	r9, r3, r9, lsl #2
   118ec:	add	r5, r5, #1
   118f0:	ldr	r8, [r9, #480]	; 0x1e0
   118f4:	asr	r9, r8, #31
   118f8:	strd	r8, [sl]
   118fc:	beq	123d4 <__assert_fail@plt+0x10e8>
   11900:	ldrb	r2, [r7, r5]
   11904:	ldr	r3, [sl]
   11908:	ldr	r1, [sl, #4]
   1190c:	cmp	r2, #32
   11910:	addeq	r5, r5, #1
   11914:	lsr	r3, r3, #2
   11918:	orr	r3, r3, r1, lsl #30
   1191c:	str	r3, [sl, #8]
   11920:	ldrb	r3, [r7, r5]
   11924:	cmp	r3, #40	; 0x28
   11928:	bne	119b4 <__assert_fail@plt+0x6c8>
   1192c:	add	r3, r5, #1
   11930:	subs	r4, r4, r3
   11934:	beq	119b4 <__assert_fail@plt+0x6c8>
   11938:	sub	r4, r4, #1
   1193c:	add	r5, r7, r3
   11940:	add	r2, r5, r4
   11944:	b	1195c <__assert_fail@plt+0x670>
   11948:	mov	r6, r2
   1194c:	sub	r2, r2, #1
   11950:	ldrb	r1, [r6]
   11954:	cmp	r1, #41	; 0x29
   11958:	beq	1197c <__assert_fail@plt+0x690>
   1195c:	cmp	r5, r2
   11960:	sub	r4, r2, r5
   11964:	bne	11948 <__assert_fail@plt+0x65c>
   11968:	ldrb	r3, [r7, r3]
   1196c:	cmp	r3, #41	; 0x29
   11970:	bne	119b4 <__assert_fail@plt+0x6c8>
   11974:	mov	r6, r5
   11978:	mov	r4, #0
   1197c:	ldr	r3, [sp, #80]	; 0x50
   11980:	cmp	r3, #0
   11984:	bne	12558 <__assert_fail@plt+0x126c>
   11988:	mov	r3, #0
   1198c:	add	r4, r4, #1
   11990:	strb	r3, [r6]
   11994:	b	1199c <__assert_fail@plt+0x6b0>
   11998:	add	r4, r4, #1
   1199c:	ldrb	r3, [r5, r4]
   119a0:	cmp	r3, #9
   119a4:	cmpne	r3, #32
   119a8:	beq	11998 <__assert_fail@plt+0x6ac>
   119ac:	cmp	r3, #61	; 0x3d
   119b0:	beq	12530 <__assert_fail@plt+0x1244>
   119b4:	ldrd	r0, [sp, #56]	; 0x38
   119b8:	ldrb	r3, [sl, #17]
   119bc:	adds	r0, r0, #1
   119c0:	adc	r1, r1, #0
   119c4:	cmp	r3, #0
   119c8:	strd	r0, [sp, #56]	; 0x38
   119cc:	beq	1179c <__assert_fail@plt+0x4b0>
   119d0:	mov	r2, #5
   119d4:	ldr	r1, [pc, #2292]	; 122d0 <__assert_fail@plt+0xfe4>
   119d8:	mov	r0, #0
   119dc:	bl	110a0 <dcgettext@plt>
   119e0:	ldr	r2, [sp, #88]	; 0x58
   119e4:	mov	r1, #3
   119e8:	mov	r4, r0
   119ec:	mov	r0, #0
   119f0:	bl	381fc <__assert_fail@plt+0x26f10>
   119f4:	ldr	r3, [sp, #64]	; 0x40
   119f8:	ldr	ip, [pc, #2164]	; 12274 <__assert_fail@plt+0xf88>
   119fc:	mov	r2, r4
   11a00:	ldr	r3, [r3]
   11a04:	ldrd	r4, [sp, #24]
   11a08:	mov	r1, #0
   11a0c:	ldr	r3, [ip, r3, lsl #2]
   11a10:	strd	r4, [sp]
   11a14:	str	r3, [sp, #8]
   11a18:	mov	r3, r0
   11a1c:	mov	r0, r1
   11a20:	bl	11124 <error@plt>
   11a24:	b	1179c <__assert_fail@plt+0x4b0>
   11a28:	ldr	r1, [pc, #2180]	; 122b4 <__assert_fail@plt+0xfc8>
   11a2c:	str	r1, [sp, #64]	; 0x40
   11a30:	ldr	r1, [r1]
   11a34:	cmp	r1, #9
   11a38:	movne	r2, #5
   11a3c:	ldrne	r1, [pc, #2192]	; 122d4 <__assert_fail@plt+0xfe8>
   11a40:	bne	1246c <__assert_fail@plt+0x1180>
   11a44:	cmp	r3, #0
   11a48:	cmpeq	r2, #512	; 0x200
   11a4c:	bhi	12570 <__assert_fail@plt+0x1284>
   11a50:	ldr	r3, [sl]
   11a54:	ldr	r2, [sl, #4]
   11a58:	lsr	r3, r3, #2
   11a5c:	orr	r3, r3, r2, lsl #30
   11a60:	str	r3, [sl, #8]
   11a64:	ldr	r3, [sp, #64]	; 0x40
   11a68:	ldr	r2, [sp, #40]	; 0x28
   11a6c:	ldrb	r3, [r3, #4]
   11a70:	cmp	r3, #10
   11a74:	moveq	r2, #0
   11a78:	andne	r2, r2, #1
   11a7c:	cmp	r2, #0
   11a80:	bne	125f0 <__assert_fail@plt+0x1304>
   11a84:	ldrb	r3, [sl, #13]
   11a88:	ldr	r2, [sp, #40]	; 0x28
   11a8c:	eor	r3, r3, #1
   11a90:	orrs	r4, r2, r3
   11a94:	moveq	r2, #5
   11a98:	ldreq	r1, [pc, #2104]	; 122d8 <__assert_fail@plt+0xfec>
   11a9c:	bne	11650 <__assert_fail@plt+0x364>
   11aa0:	mov	r0, #0
   11aa4:	bl	110a0 <dcgettext@plt>
   11aa8:	mov	r1, #0
   11aac:	mov	r2, r0
   11ab0:	mov	r0, r1
   11ab4:	bl	11124 <error@plt>
   11ab8:	b	11404 <__assert_fail@plt+0x118>
   11abc:	ldrb	r1, [r6]
   11ac0:	ldr	r3, [sl, #20]
   11ac4:	sub	r2, r4, r5
   11ac8:	cmp	r1, #92	; 0x5c
   11acc:	addeq	r3, r3, #1
   11ad0:	cmp	r2, r3
   11ad4:	bcc	119b4 <__assert_fail@plt+0x6c8>
   11ad8:	cmp	r9, #9
   11adc:	beq	121d8 <__assert_fail@plt+0xeec>
   11ae0:	ldr	r3, [sl, #8]
   11ae4:	add	r5, r5, r3
   11ae8:	ldrb	r3, [r7, r5]
   11aec:	cmp	r3, #32
   11af0:	cmpne	r3, #9
   11af4:	movne	r3, #1
   11af8:	moveq	r3, #0
   11afc:	bne	119b4 <__assert_fail@plt+0x6c8>
   11b00:	strb	r3, [r7, r5]
   11b04:	mov	r0, r6
   11b08:	bl	12b40 <__assert_fail@plt+0x1854>
   11b0c:	cmp	r0, #0
   11b10:	beq	119b4 <__assert_fail@plt+0x6c8>
   11b14:	add	r1, r5, #1
   11b18:	sub	r3, r4, r1
   11b1c:	cmp	r3, #1
   11b20:	beq	12240 <__assert_fail@plt+0xf54>
   11b24:	ldrb	r3, [r7, r1]
   11b28:	cmp	r3, #32
   11b2c:	cmpne	r3, #42	; 0x2a
   11b30:	movne	r3, #1
   11b34:	moveq	r3, #0
   11b38:	bne	12240 <__assert_fail@plt+0xf54>
   11b3c:	ldr	r0, [sp, #64]	; 0x40
   11b40:	ldr	r2, [r0, #8]
   11b44:	cmp	r2, #1
   11b48:	addne	r1, r5, #2
   11b4c:	strne	r3, [r0, #8]
   11b50:	ldr	r3, [sp, #80]	; 0x50
   11b54:	add	r5, r7, r1
   11b58:	cmp	r3, #0
   11b5c:	beq	11b7c <__assert_fail@plt+0x890>
   11b60:	sub	r1, r4, r1
   11b64:	mov	r0, r5
   11b68:	bl	12724 <__assert_fail@plt+0x1438>
   11b6c:	adds	r0, r0, #0
   11b70:	movne	r0, #1
   11b74:	cmp	r0, #0
   11b78:	beq	119b4 <__assert_fail@plt+0x6c8>
   11b7c:	ldr	r3, [sp, #76]	; 0x4c
   11b80:	cmp	r3, #0
   11b84:	bne	11b9c <__assert_fail@plt+0x8b0>
   11b88:	ldr	r1, [pc, #1932]	; 1231c <__assert_fail@plt+0x1030>
   11b8c:	mov	r0, r5
   11b90:	bl	11004 <strcmp@plt>
   11b94:	cmp	r0, #0
   11b98:	beq	119b4 <__assert_fail@plt+0x6c8>
   11b9c:	ldrb	r3, [sl, #16]
   11ba0:	cmp	r3, #0
   11ba4:	ldrne	r4, [sp, #52]	; 0x34
   11ba8:	bne	11bc0 <__assert_fail@plt+0x8d4>
   11bac:	mov	r1, #10
   11bb0:	mov	r0, r5
   11bb4:	bl	111b4 <strchr@plt>
   11bb8:	adds	r4, r0, #0
   11bbc:	movne	r4, #1
   11bc0:	add	r3, sp, #136	; 0x88
   11bc4:	add	r2, sp, #132	; 0x84
   11bc8:	ldr	r1, [sp, #112]	; 0x70
   11bcc:	mov	r0, r5
   11bd0:	bl	12bc0 <__assert_fail@plt+0x18d4>
   11bd4:	and	r9, r4, #1
   11bd8:	subs	r3, r0, #0
   11bdc:	str	r3, [sp, #72]	; 0x48
   11be0:	bne	11e3c <__assert_fail@plt+0xb50>
   11be4:	ldrd	r0, [sp, #96]	; 0x60
   11be8:	ldrb	r3, [sl, #16]
   11bec:	adds	r0, r0, #1
   11bf0:	adc	r1, r1, #0
   11bf4:	cmp	r3, #0
   11bf8:	strd	r0, [sp, #96]	; 0x60
   11bfc:	bne	11c5c <__assert_fail@plt+0x970>
   11c00:	cmp	r4, #0
   11c04:	beq	11c30 <__assert_fail@plt+0x944>
   11c08:	ldr	r3, [pc, #1632]	; 12270 <__assert_fail@plt+0xf84>
   11c0c:	ldr	r0, [r3]
   11c10:	ldr	r3, [r0, #20]
   11c14:	ldr	r2, [r0, #24]
   11c18:	cmp	r3, r2
   11c1c:	addcc	r1, r3, #1
   11c20:	movcc	r2, #92	; 0x5c
   11c24:	strcc	r1, [r0, #20]
   11c28:	strbcc	r2, [r3]
   11c2c:	bcs	12518 <__assert_fail@plt+0x122c>
   11c30:	mov	r1, r9
   11c34:	mov	r0, r5
   11c38:	bl	127e0 <__assert_fail@plt+0x14f4>
   11c3c:	ldr	r1, [pc, #1688]	; 122dc <__assert_fail@plt+0xff0>
   11c40:	mov	r2, #5
   11c44:	mov	r0, #0
   11c48:	bl	110a0 <dcgettext@plt>
   11c4c:	ldr	r1, [pc, #1676]	; 122e0 <__assert_fail@plt+0xff4>
   11c50:	mov	r2, r0
   11c54:	mov	r0, #1
   11c58:	bl	111fc <__printf_chk@plt>
   11c5c:	ldr	r3, [sp, #40]	; 0x28
   11c60:	str	r3, [sp, #92]	; 0x5c
   11c64:	b	1179c <__assert_fail@plt+0x4b0>
   11c68:	add	r3, sp, #216	; 0xd8
   11c6c:	add	r2, sp, #136	; 0x88
   11c70:	add	r1, sp, #144	; 0x90
   11c74:	mov	r0, r4
   11c78:	bl	12bc0 <__assert_fail@plt+0x18d4>
   11c7c:	cmp	r0, #0
   11c80:	bne	1213c <__assert_fail@plt+0xe50>
   11c84:	str	r0, [sp, #68]	; 0x44
   11c88:	b	116f4 <__assert_fail@plt+0x408>
   11c8c:	ldr	r0, [sp, #124]	; 0x7c
   11c90:	bl	35760 <__assert_fail@plt+0x24474>
   11c94:	ldr	r4, [fp]
   11c98:	ldr	r3, [sp, #76]	; 0x4c
   11c9c:	ands	r4, r4, #32
   11ca0:	mov	r0, fp
   11ca4:	bne	11f44 <__assert_fail@plt+0xc58>
   11ca8:	cmp	r3, #0
   11cac:	beq	11f74 <__assert_fail@plt+0xc88>
   11cb0:	bl	355c8 <__assert_fail@plt+0x242dc>
   11cb4:	cmp	r0, #0
   11cb8:	beq	11f78 <__assert_fail@plt+0xc8c>
   11cbc:	bl	111c0 <__errno_location@plt>
   11cc0:	ldr	r5, [r0]
   11cc4:	cmp	r5, #0
   11cc8:	blt	11f78 <__assert_fail@plt+0xc8c>
   11ccc:	ldrne	r4, [pc, #1552]	; 122e4 <__assert_fail@plt+0xff8>
   11cd0:	beq	11f50 <__assert_fail@plt+0xc64>
   11cd4:	ldr	r2, [sp, #88]	; 0x58
   11cd8:	mov	r1, #3
   11cdc:	mov	r0, #0
   11ce0:	bl	381fc <__assert_fail@plt+0x26f10>
   11ce4:	mov	r2, r4
   11ce8:	mov	r1, r5
   11cec:	mov	r3, r0
   11cf0:	mov	r0, #0
   11cf4:	bl	11124 <error@plt>
   11cf8:	ldr	r4, [sp, #52]	; 0x34
   11cfc:	ldr	r3, [sp, #68]	; 0x44
   11d00:	and	r3, r3, r4
   11d04:	str	r3, [sp, #68]	; 0x44
   11d08:	b	116f4 <__assert_fail@plt+0x408>
   11d0c:	ldr	r8, [sl, #24]
   11d10:	add	r6, r7, r5
   11d14:	cmp	r8, #0
   11d18:	bne	11d44 <__assert_fail@plt+0xa58>
   11d1c:	ldr	r9, [pc, #1360]	; 12274 <__assert_fail@plt+0xf88>
   11d20:	ldr	r3, [pc, #1472]	; 122e8 <__assert_fail@plt+0xffc>
   11d24:	mov	r0, r3
   11d28:	bl	111a8 <strlen@plt>
   11d2c:	ldr	r3, [r9, #4]!
   11d30:	cmp	r8, r0
   11d34:	movcc	r8, r0
   11d38:	cmp	r3, #0
   11d3c:	str	r8, [sl, #24]
   11d40:	bne	11d24 <__assert_fail@plt+0xa38>
   11d44:	ldrb	r3, [r6]
   11d48:	ldr	r1, [sl, #24]
   11d4c:	ands	r8, r3, #223	; 0xdf
   11d50:	beq	11dc0 <__assert_fail@plt+0xad4>
   11d54:	cmp	r3, #45	; 0x2d
   11d58:	cmpne	r3, #9
   11d5c:	movne	r8, #1
   11d60:	moveq	r8, #0
   11d64:	cmp	r3, #40	; 0x28
   11d68:	moveq	r3, #0
   11d6c:	andne	r3, r8, #1
   11d70:	cmp	r3, #0
   11d74:	beq	124d4 <__assert_fail@plt+0x11e8>
   11d78:	mov	r2, r6
   11d7c:	mov	r8, #0
   11d80:	b	11da8 <__assert_fail@plt+0xabc>
   11d84:	cmp	r3, #9
   11d88:	cmpne	r3, #45	; 0x2d
   11d8c:	movne	r0, #1
   11d90:	moveq	r0, #0
   11d94:	cmp	r3, #40	; 0x28
   11d98:	moveq	r3, #0
   11d9c:	andne	r3, r0, #1
   11da0:	cmp	r3, #0
   11da4:	beq	11dc0 <__assert_fail@plt+0xad4>
   11da8:	add	r8, r8, #1
   11dac:	cmp	r8, r1
   11db0:	bhi	119b4 <__assert_fail@plt+0x6c8>
   11db4:	ldrb	r3, [r2, #1]!
   11db8:	tst	r3, #223	; 0xdf
   11dbc:	bne	11d84 <__assert_fail@plt+0xa98>
   11dc0:	mov	r3, #0
   11dc4:	ldrb	r9, [r6, r8]
   11dc8:	ldr	r1, [pc, #1188]	; 12274 <__assert_fail@plt+0xf88>
   11dcc:	strb	r3, [r6, r8]
   11dd0:	mov	r0, r6
   11dd4:	bl	1a85c <__assert_fail@plt+0x9570>
   11dd8:	strb	r9, [r6, r8]
   11ddc:	cmp	r0, #2
   11de0:	ble	119b4 <__assert_fail@plt+0x6c8>
   11de4:	ldr	r3, [sp, #64]	; 0x40
   11de8:	str	r0, [r3]
   11dec:	b	1187c <__assert_fail@plt+0x590>
   11df0:	ldr	r1, [pc, #1268]	; 122ec <__assert_fail@plt+0x1000>
   11df4:	mov	r0, r4
   11df8:	bl	356c8 <__assert_fail@plt+0x243dc>
   11dfc:	subs	fp, r0, #0
   11e00:	strne	r4, [sp, #88]	; 0x58
   11e04:	bne	11754 <__assert_fail@plt+0x468>
   11e08:	bl	111c0 <__errno_location@plt>
   11e0c:	mov	r2, r4
   11e10:	mov	r1, #3
   11e14:	ldr	r4, [r0]
   11e18:	mov	r0, fp
   11e1c:	bl	381fc <__assert_fail@plt+0x26f10>
   11e20:	mov	r1, r4
   11e24:	ldr	r2, [pc, #1208]	; 122e4 <__assert_fail@plt+0xff8>
   11e28:	mov	r3, r0
   11e2c:	mov	r0, fp
   11e30:	bl	11124 <error@plt>
   11e34:	ldr	r4, [sp, #52]	; 0x34
   11e38:	b	11cfc <__assert_fail@plt+0xa10>
   11e3c:	ldrb	r3, [sl, #13]
   11e40:	cmp	r3, #0
   11e44:	beq	11e54 <__assert_fail@plt+0xb68>
   11e48:	ldrb	r3, [sp, #132]	; 0x84
   11e4c:	cmp	r3, #0
   11e50:	bne	11c5c <__assert_fail@plt+0x970>
   11e54:	ldr	r8, [sl, #8]
   11e58:	lsrs	r8, r8, #1
   11e5c:	beq	1237c <__assert_fail@plt+0x1090>
   11e60:	bl	11160 <__ctype_tolower_loc@plt>
   11e64:	ldr	r3, [sp, #112]	; 0x70
   11e68:	mov	r7, #0
   11e6c:	mov	r2, r6
   11e70:	sub	r1, r3, #1
   11e74:	ldr	r0, [r0]
   11e78:	b	11eac <__assert_fail@plt+0xbc0>
   11e7c:	ldr	lr, [pc, #1008]	; 12274 <__assert_fail@plt+0xf88>
   11e80:	and	r3, r3, #15
   11e84:	ldrb	ip, [r2, #1]
   11e88:	add	r3, lr, r3
   11e8c:	ldrb	r3, [r3, #528]	; 0x210
   11e90:	ldr	ip, [r0, ip, lsl #2]
   11e94:	cmp	ip, r3
   11e98:	bne	11ecc <__assert_fail@plt+0xbe0>
   11e9c:	add	r7, r7, #1
   11ea0:	cmp	r8, r7
   11ea4:	add	r2, r2, #2
   11ea8:	beq	1237c <__assert_fail@plt+0x1090>
   11eac:	ldrb	r3, [r1, #1]!
   11eb0:	ldr	ip, [pc, #956]	; 12274 <__assert_fail@plt+0xf88>
   11eb4:	ldrb	lr, [r6, r7, lsl #1]
   11eb8:	add	ip, ip, r3, lsr #4
   11ebc:	ldrb	ip, [ip, #528]	; 0x210
   11ec0:	ldr	lr, [r0, lr, lsl #2]
   11ec4:	cmp	lr, ip
   11ec8:	beq	11e7c <__assert_fail@plt+0xb90>
   11ecc:	cmp	r8, r7
   11ed0:	beq	1237c <__assert_fail@plt+0x1090>
   11ed4:	ldrd	r0, [sp, #104]	; 0x68
   11ed8:	ldrb	r3, [sl, #16]
   11edc:	adds	r0, r0, #1
   11ee0:	adc	r1, r1, #0
   11ee4:	cmp	r3, #0
   11ee8:	strd	r0, [sp, #104]	; 0x68
   11eec:	bne	11c5c <__assert_fail@plt+0x970>
   11ef0:	cmp	r4, #0
   11ef4:	beq	124c4 <__assert_fail@plt+0x11d8>
   11ef8:	ldr	r3, [pc, #880]	; 12270 <__assert_fail@plt+0xf84>
   11efc:	ldr	r0, [r3]
   11f00:	ldr	r3, [r0, #20]
   11f04:	ldr	r2, [r0, #24]
   11f08:	cmp	r3, r2
   11f0c:	addcc	r1, r3, #1
   11f10:	movcc	r2, #92	; 0x5c
   11f14:	strcc	r1, [r0, #20]
   11f18:	strbcc	r2, [r3]
   11f1c:	bcs	12524 <__assert_fail@plt+0x1238>
   11f20:	mov	r1, r9
   11f24:	mov	r0, r5
   11f28:	bl	127e0 <__assert_fail@plt+0x14f4>
   11f2c:	cmp	r8, r7
   11f30:	beq	123bc <__assert_fail@plt+0x10d0>
   11f34:	mov	r2, #5
   11f38:	ldr	r1, [pc, #944]	; 122f0 <__assert_fail@plt+0x1004>
   11f3c:	mov	r0, #0
   11f40:	b	11c48 <__assert_fail@plt+0x95c>
   11f44:	cmp	r3, #0
   11f48:	beq	11f6c <__assert_fail@plt+0xc80>
   11f4c:	bl	355c8 <__assert_fail@plt+0x242dc>
   11f50:	mov	r2, #5
   11f54:	ldr	r1, [pc, #920]	; 122f4 <__assert_fail@plt+0x1008>
   11f58:	mov	r0, #0
   11f5c:	bl	110a0 <dcgettext@plt>
   11f60:	mov	r5, #0
   11f64:	mov	r4, r0
   11f68:	b	11cd4 <__assert_fail@plt+0x9e8>
   11f6c:	bl	1128c <clearerr_unlocked@plt>
   11f70:	b	11f50 <__assert_fail@plt+0xc64>
   11f74:	bl	1128c <clearerr_unlocked@plt>
   11f78:	ldr	r3, [sp, #92]	; 0x5c
   11f7c:	cmp	r3, #0
   11f80:	beq	12484 <__assert_fail@plt+0x1198>
   11f84:	ldrb	r3, [sl, #16]
   11f88:	cmp	r3, #0
   11f8c:	bne	120f8 <__assert_fail@plt+0xe0c>
   11f90:	ldrd	r0, [sp, #56]	; 0x38
   11f94:	mov	r2, r0
   11f98:	mov	r3, r1
   11f9c:	orrs	r3, r2, r3
   11fa0:	beq	12000 <__assert_fail@plt+0xd14>
   11fa4:	mov	r3, #0
   11fa8:	cmp	r1, r3
   11fac:	mvn	r2, #0
   11fb0:	cmpeq	r0, r2
   11fb4:	ldrls	r3, [sp, #56]	; 0x38
   11fb8:	bls	11fd0 <__assert_fail@plt+0xce4>
   11fbc:	ldr	r2, [pc, #820]	; 122f8 <__assert_fail@plt+0x100c>
   11fc0:	mov	r3, #0
   11fc4:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   11fc8:	add	r3, r2, #999424	; 0xf4000
   11fcc:	add	r3, r3, #576	; 0x240
   11fd0:	mov	r2, #5
   11fd4:	str	r2, [sp]
   11fd8:	ldr	r1, [pc, #796]	; 122fc <__assert_fail@plt+0x1010>
   11fdc:	ldr	r2, [pc, #796]	; 12300 <__assert_fail@plt+0x1014>
   11fe0:	mov	r0, #0
   11fe4:	bl	112e0 <dcngettext@plt>
   11fe8:	ldrd	r2, [sp, #56]	; 0x38
   11fec:	mov	r1, #0
   11ff0:	strd	r2, [sp]
   11ff4:	mov	r2, r0
   11ff8:	mov	r0, r1
   11ffc:	bl	11124 <error@plt>
   12000:	ldrd	r0, [sp, #96]	; 0x60
   12004:	mov	r2, r0
   12008:	mov	r3, r1
   1200c:	orrs	r3, r2, r3
   12010:	beq	12070 <__assert_fail@plt+0xd84>
   12014:	mov	r3, #0
   12018:	cmp	r1, r3
   1201c:	mvn	r2, #0
   12020:	cmpeq	r0, r2
   12024:	ldrls	r3, [sp, #96]	; 0x60
   12028:	bls	12040 <__assert_fail@plt+0xd54>
   1202c:	ldr	r2, [pc, #708]	; 122f8 <__assert_fail@plt+0x100c>
   12030:	mov	r3, #0
   12034:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   12038:	add	r3, r2, #999424	; 0xf4000
   1203c:	add	r3, r3, #576	; 0x240
   12040:	mov	r2, #5
   12044:	str	r2, [sp]
   12048:	ldr	r1, [pc, #692]	; 12304 <__assert_fail@plt+0x1018>
   1204c:	ldr	r2, [pc, #692]	; 12308 <__assert_fail@plt+0x101c>
   12050:	mov	r0, #0
   12054:	bl	112e0 <dcngettext@plt>
   12058:	ldrd	r2, [sp, #96]	; 0x60
   1205c:	mov	r1, #0
   12060:	strd	r2, [sp]
   12064:	mov	r2, r0
   12068:	mov	r0, r1
   1206c:	bl	11124 <error@plt>
   12070:	ldrd	r0, [sp, #104]	; 0x68
   12074:	mov	r2, r0
   12078:	mov	r3, r1
   1207c:	orrs	r3, r2, r3
   12080:	beq	120e0 <__assert_fail@plt+0xdf4>
   12084:	mov	r3, #0
   12088:	cmp	r1, r3
   1208c:	mvn	r2, #0
   12090:	cmpeq	r0, r2
   12094:	ldrls	r3, [sp, #104]	; 0x68
   12098:	bls	120b0 <__assert_fail@plt+0xdc4>
   1209c:	ldr	r2, [pc, #596]	; 122f8 <__assert_fail@plt+0x100c>
   120a0:	mov	r3, #0
   120a4:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   120a8:	add	r3, r2, #999424	; 0xf4000
   120ac:	add	r3, r3, #576	; 0x240
   120b0:	mov	r2, #5
   120b4:	str	r2, [sp]
   120b8:	ldr	r1, [pc, #588]	; 1230c <__assert_fail@plt+0x1020>
   120bc:	ldr	r2, [pc, #588]	; 12310 <__assert_fail@plt+0x1024>
   120c0:	mov	r0, #0
   120c4:	bl	112e0 <dcngettext@plt>
   120c8:	ldrd	r2, [sp, #104]	; 0x68
   120cc:	mov	r1, #0
   120d0:	strd	r2, [sp]
   120d4:	mov	r2, r0
   120d8:	mov	r0, r1
   120dc:	bl	11124 <error@plt>
   120e0:	ldrb	r5, [sl, #13]
   120e4:	ldr	r3, [sp, #116]	; 0x74
   120e8:	eor	r5, r5, #1
   120ec:	orr	r5, r3, r5
   120f0:	ands	r5, r5, #255	; 0xff
   120f4:	beq	124dc <__assert_fail@plt+0x11f0>
   120f8:	ldr	r3, [sp, #116]	; 0x74
   120fc:	cmp	r3, #0
   12100:	beq	12134 <__assert_fail@plt+0xe48>
   12104:	ldrd	r2, [sp, #96]	; 0x60
   12108:	ldrd	r0, [sp, #104]	; 0x68
   1210c:	orr	r2, r2, r0
   12110:	orr	r3, r3, r1
   12114:	orrs	r3, r2, r3
   12118:	bne	12134 <__assert_fail@plt+0xe48>
   1211c:	ldrd	r2, [sp, #56]	; 0x38
   12120:	ldrb	r4, [sl, #19]
   12124:	mov	r1, r2
   12128:	orrs	r3, r1, r3
   1212c:	eor	r4, r4, #1
   12130:	orreq	r4, r4, #1
   12134:	and	r4, r4, #1
   12138:	b	11cfc <__assert_fail@plt+0xa10>
   1213c:	ldr	r0, [sp, #64]	; 0x40
   12140:	ldr	r3, [pc, #388]	; 122cc <__assert_fail@plt+0xfe0>
   12144:	ldr	lr, [r0]
   12148:	ldrb	ip, [r0, #4]
   1214c:	ldr	r0, [pc, #288]	; 12274 <__assert_fail@plt+0xf88>
   12150:	ldr	r1, [r3]
   12154:	add	lr, r0, lr, lsl #2
   12158:	ldr	r0, [sp, #32]
   1215c:	ldrd	r2, [sp, #216]	; 0xd8
   12160:	subs	r1, r1, r0
   12164:	movne	r1, #1
   12168:	mov	r0, r4
   1216c:	strd	r2, [sp, #8]
   12170:	str	r1, [sp, #4]
   12174:	ldr	r4, [lr, #544]	; 0x220
   12178:	str	ip, [sp]
   1217c:	ldr	r3, [sp, #48]	; 0x30
   12180:	add	r2, sp, #144	; 0x90
   12184:	mov	r1, #1
   12188:	blx	r4
   1218c:	ldr	r0, [sp, #68]	; 0x44
   12190:	b	11c84 <__assert_fail@plt+0x998>
   12194:	mov	r5, r2
   12198:	b	11858 <__assert_fail@plt+0x56c>
   1219c:	ldrb	r3, [sl, #12]
   121a0:	cmp	r3, #0
   121a4:	bne	12448 <__assert_fail@plt+0x115c>
   121a8:	ldr	r3, [sp, #68]	; 0x44
   121ac:	eor	r0, r3, #1
   121b0:	uxtb	r0, r0
   121b4:	add	sp, sp, #292	; 0x124
   121b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121bc:	ldr	r2, [pc, #176]	; 12274 <__assert_fail@plt+0xf88>
   121c0:	strb	r6, [r3]
   121c4:	add	r9, r2, r9, lsl #2
   121c8:	ldr	r2, [r9, #480]	; 0x1e0
   121cc:	asr	r3, r2, #31
   121d0:	strd	r2, [sl]
   121d4:	b	11900 <__assert_fail@plt+0x614>
   121d8:	mov	r3, #0
   121dc:	str	r3, [sl, #8]
   121e0:	bl	11184 <__ctype_b_loc@plt>
   121e4:	ldr	ip, [sp, #52]	; 0x34
   121e8:	mov	r2, r6
   121ec:	ldr	lr, [sp, #40]	; 0x28
   121f0:	ldr	r0, [r0]
   121f4:	b	121fc <__assert_fail@plt+0xf10>
   121f8:	mov	ip, lr
   121fc:	sub	r1, r2, r6
   12200:	ldrb	r3, [r2], #1
   12204:	lsl	r3, r3, #1
   12208:	ldrh	r3, [r0, r3]
   1220c:	tst	r3, #4096	; 0x1000
   12210:	bne	121f8 <__assert_fail@plt+0xf0c>
   12214:	cmp	ip, #0
   12218:	beq	119b4 <__assert_fail@plt+0x6c8>
   1221c:	sub	r3, r1, #2
   12220:	cmp	r3, #126	; 0x7e
   12224:	str	r1, [sl, #8]
   12228:	bhi	119b4 <__assert_fail@plt+0x6c8>
   1222c:	ands	r3, r1, #1
   12230:	bne	119b4 <__assert_fail@plt+0x6c8>
   12234:	lsl	r1, r1, #2
   12238:	stm	sl, {r1, r3}
   1223c:	b	11ae0 <__assert_fail@plt+0x7f4>
   12240:	ldr	r3, [sp, #64]	; 0x40
   12244:	ldr	r3, [r3, #8]
   12248:	cmp	r3, #0
   1224c:	movne	r3, #1
   12250:	ldrne	r2, [sp, #64]	; 0x40
   12254:	strne	r3, [r2, #8]
   12258:	bne	11b50 <__assert_fail@plt+0x864>
   1225c:	b	119b4 <__assert_fail@plt+0x6c8>
   12260:	andeq	sl, r3, ip, lsl pc
   12264:	andeq	fp, r3, r8, ror r0
   12268:	andeq	sl, r3, ip, asr #31
   1226c:	andeq	sl, r1, r0, lsr #22
   12270:	andeq	lr, r4, r4, lsr #3
   12274:	andeq	sl, r3, ip, lsl #10
   12278:	andeq	fp, r3, r0, lsl #2
   1227c:			; <UNDEFINED> instruction: 0x0004e1b0
   12280:	andeq	lr, r4, r8, lsr #3
   12284:	andeq	r0, r0, r3, lsl #2
   12288:	andeq	r0, r0, r5, lsl #2
   1228c:	andeq	lr, r4, r8, lsr r1
   12290:	andeq	fp, r3, r0, ror #1
   12294:	strdeq	fp, [r3], -r0
   12298:	andeq	sl, r3, r8, lsl #15
   1229c:	andeq	sl, r3, r8, asr #31
   122a0:	muleq	r3, ip, r0
   122a4:	andeq	fp, r3, r0, asr #1
   122a8:	andeq	lr, r4, ip, lsr r1
   122ac:	andeq	sl, r3, r0, lsr #11
   122b0:	muleq	r3, r0, r0
   122b4:	andeq	lr, r4, r8, lsr #2
   122b8:	andeq	fp, r3, r8, ror #2
   122bc:	andeq	fp, r3, r8, lsr #4
   122c0:	andeq	fp, r3, r8, ror #4
   122c4:	andeq	fp, r3, r8, lsr #5
   122c8:	andeq	fp, r3, r8, ror #5
   122cc:	muleq	r4, r0, r1
   122d0:	andeq	fp, r3, r4, asr r3
   122d4:	andeq	fp, r3, ip, lsl #2
   122d8:	andeq	fp, r3, r0, ror #3
   122dc:	andeq	fp, r3, r4, lsl #7
   122e0:	muleq	r3, r8, r3
   122e4:	strheq	fp, [r3], -ip
   122e8:	andeq	fp, r3, r4, ror r0
   122ec:	andeq	sl, r3, r4, lsl #15
   122f0:	andeq	fp, r3, r0, lsr #7
   122f4:	andeq	fp, r3, ip, lsr #7
   122f8:	andeq	r4, pc, r0, asr #4
   122fc:	andeq	fp, r3, ip, lsl r4
   12300:	andeq	fp, r3, ip, ror #7
   12304:	andeq	fp, r3, r8, ror r4
   12308:	andeq	fp, r3, r8, asr #8
   1230c:	ldrdeq	fp, [r3], -r4
   12310:	andeq	fp, r3, r4, lsr #9
   12314:	andeq	fp, r3, r8, lsr r3
   12318:	andeq	fp, r3, r8, lsr #7
   1231c:	andeq	sl, r3, r0, lsl #15
   12320:	andeq	lr, r4, r0, lsr #3
   12324:	andeq	fp, r3, r8, lsr #6
   12328:			; <UNDEFINED> instruction: 0x0003b3bc
   1232c:	andeq	fp, r3, r4, lsl #10
   12330:	andeq	fp, r3, ip, lsr #1
   12334:	andeq	fp, r3, r0, asr #2
   12338:	andeq	sl, r3, ip, lsl #10
   1233c:	andeq	fp, r3, r4, lsr #3
   12340:	mov	r0, r3
   12344:	mov	r2, #5
   12348:	ldr	r1, [pc, #-60]	; 12314 <__assert_fail@plt+0x1028>
   1234c:	mov	r4, r3
   12350:	bl	110a0 <dcgettext@plt>
   12354:	ldr	r2, [sp, #88]	; 0x58
   12358:	mov	r1, #3
   1235c:	mov	r5, r0
   12360:	mov	r0, r4
   12364:	bl	381fc <__assert_fail@plt+0x26f10>
   12368:	mov	r2, r5
   1236c:	mov	r1, r4
   12370:	mov	r3, r0
   12374:	mov	r0, #1
   12378:	bl	11124 <error@plt>
   1237c:	ldrb	r3, [sl, #16]
   12380:	cmp	r3, #0
   12384:	str	r3, [sp, #116]	; 0x74
   12388:	bne	11c5c <__assert_fail@plt+0x970>
   1238c:	ldrb	r3, [sl, #18]
   12390:	mov	r7, r8
   12394:	cmp	r3, #0
   12398:	str	r3, [sp, #116]	; 0x74
   1239c:	bne	11c5c <__assert_fail@plt+0x970>
   123a0:	cmp	r4, #0
   123a4:	bne	125e4 <__assert_fail@plt+0x12f8>
   123a8:	ldr	r1, [sp, #116]	; 0x74
   123ac:	mov	r0, r5
   123b0:	bl	127e0 <__assert_fail@plt+0x14f4>
   123b4:	ldr	r3, [sp, #72]	; 0x48
   123b8:	str	r3, [sp, #116]	; 0x74
   123bc:	ldrb	r0, [sl, #18]
   123c0:	cmp	r0, #0
   123c4:	bne	11c5c <__assert_fail@plt+0x970>
   123c8:	mov	r2, #5
   123cc:	ldr	r1, [pc, #-188]	; 12318 <__assert_fail@plt+0x102c>
   123d0:	b	11c48 <__assert_fail@plt+0x95c>
   123d4:	str	r2, [sp]
   123d8:	add	r0, r7, r5
   123dc:	add	r3, sp, #136	; 0x88
   123e0:	add	r1, sp, #132	; 0x84
   123e4:	bl	39030 <__assert_fail@plt+0x27d44>
   123e8:	cmp	r0, #0
   123ec:	bne	119b4 <__assert_fail@plt+0x6c8>
   123f0:	ldrd	r0, [sp, #136]	; 0x88
   123f4:	orrs	r3, r0, r1
   123f8:	beq	119b4 <__assert_fail@plt+0x6c8>
   123fc:	ldrd	r2, [sl]
   12400:	cmp	r1, r3
   12404:	cmpeq	r0, r2
   12408:	bhi	119b4 <__assert_fail@plt+0x6c8>
   1240c:	and	r2, r0, #7
   12410:	mov	r3, #0
   12414:	orrs	r3, r2, r3
   12418:	bne	119b4 <__assert_fail@plt+0x6c8>
   1241c:	ldr	r5, [sp, #132]	; 0x84
   12420:	strd	r0, [sl]
   12424:	sub	r5, r5, r7
   12428:	b	11900 <__assert_fail@plt+0x614>
   1242c:	ldr	r2, [sp, #84]	; 0x54
   12430:	ldr	r1, [sp, #32]
   12434:	add	r2, r2, #4
   12438:	str	r2, [sp, #84]	; 0x54
   1243c:	ldr	r2, [pc, #-296]	; 1231c <__assert_fail@plt+0x1030>
   12440:	str	r2, [r5, r1, lsl #2]
   12444:	b	116e4 <__assert_fail@plt+0x3f8>
   12448:	ldr	r3, [pc, #-304]	; 12320 <__assert_fail@plt+0x1034>
   1244c:	ldr	r0, [r3]
   12450:	bl	355c8 <__assert_fail@plt+0x242dc>
   12454:	cmn	r0, #1
   12458:	bne	121a8 <__assert_fail@plt+0xebc>
   1245c:	bl	111c0 <__errno_location@plt>
   12460:	ldr	r1, [pc, #-324]	; 12324 <__assert_fail@plt+0x1038>
   12464:	mov	r2, #5
   12468:	ldr	r4, [r0]
   1246c:	mov	r0, #0
   12470:	bl	110a0 <dcgettext@plt>
   12474:	mov	r1, r4
   12478:	mov	r2, r0
   1247c:	mov	r0, #1
   12480:	bl	11124 <error@plt>
   12484:	mov	r0, r3
   12488:	mov	r2, #5
   1248c:	ldr	r1, [pc, #-364]	; 12328 <__assert_fail@plt+0x103c>
   12490:	mov	r6, r3
   12494:	bl	110a0 <dcgettext@plt>
   12498:	ldr	r2, [sp, #88]	; 0x58
   1249c:	mov	r1, #3
   124a0:	mov	r5, r0
   124a4:	mov	r0, r6
   124a8:	bl	381fc <__assert_fail@plt+0x26f10>
   124ac:	mov	r2, r5
   124b0:	mov	r1, r6
   124b4:	mov	r3, r0
   124b8:	mov	r0, r6
   124bc:	bl	11124 <error@plt>
   124c0:	b	12134 <__assert_fail@plt+0xe48>
   124c4:	mov	r1, r4
   124c8:	mov	r0, r5
   124cc:	bl	127e0 <__assert_fail@plt+0x14f4>
   124d0:	b	11f34 <__assert_fail@plt+0xc48>
   124d4:	mov	r8, r3
   124d8:	b	11dc0 <__assert_fail@plt+0xad4>
   124dc:	mov	r2, #5
   124e0:	ldr	r1, [pc, #-444]	; 1232c <__assert_fail@plt+0x1040>
   124e4:	mov	r0, r5
   124e8:	bl	110a0 <dcgettext@plt>
   124ec:	ldr	r2, [sp, #88]	; 0x58
   124f0:	mov	r1, #3
   124f4:	mov	r6, r0
   124f8:	mov	r0, r5
   124fc:	bl	381fc <__assert_fail@plt+0x26f10>
   12500:	mov	r2, r6
   12504:	mov	r1, r5
   12508:	mov	r3, r0
   1250c:	mov	r0, r5
   12510:	bl	11124 <error@plt>
   12514:	b	12134 <__assert_fail@plt+0xe48>
   12518:	mov	r1, #92	; 0x5c
   1251c:	bl	11244 <__overflow@plt>
   12520:	b	11c30 <__assert_fail@plt+0x944>
   12524:	mov	r1, #92	; 0x5c
   12528:	bl	11244 <__overflow@plt>
   1252c:	b	11f20 <__assert_fail@plt+0xc34>
   12530:	add	r4, r4, #1
   12534:	add	r3, r5, r4
   12538:	mov	r6, r3
   1253c:	ldrb	r2, [r3], #1
   12540:	cmp	r2, #9
   12544:	cmpne	r2, #32
   12548:	beq	12538 <__assert_fail@plt+0x124c>
   1254c:	mov	r0, r6
   12550:	bl	12b40 <__assert_fail@plt+0x1854>
   12554:	b	11b74 <__assert_fail@plt+0x888>
   12558:	mov	r1, r4
   1255c:	mov	r0, r5
   12560:	bl	12724 <__assert_fail@plt+0x1438>
   12564:	cmp	r0, #0
   12568:	bne	11988 <__assert_fail@plt+0x69c>
   1256c:	b	119b4 <__assert_fail@plt+0x6c8>
   12570:	mov	r2, #5
   12574:	ldr	r1, [pc, #-588]	; 12330 <__assert_fail@plt+0x1044>
   12578:	mov	r0, r4
   1257c:	bl	110a0 <dcgettext@plt>
   12580:	mov	r5, r0
   12584:	mov	r0, fp
   12588:	bl	38380 <__assert_fail@plt+0x27094>
   1258c:	mov	r2, r5
   12590:	mov	r1, r4
   12594:	mov	r3, r0
   12598:	mov	r0, r4
   1259c:	bl	11124 <error@plt>
   125a0:	ldr	r1, [pc, #-628]	; 12334 <__assert_fail@plt+0x1048>
   125a4:	mov	r2, #5
   125a8:	mov	r0, r4
   125ac:	bl	110a0 <dcgettext@plt>
   125b0:	ldr	r3, [sp, #64]	; 0x40
   125b4:	ldr	r2, [pc, #-644]	; 12338 <__assert_fail@plt+0x104c>
   125b8:	ldr	r3, [r3]
   125bc:	mov	r5, r0
   125c0:	ldr	r0, [r2, r3, lsl #2]
   125c4:	bl	38380 <__assert_fail@plt+0x27094>
   125c8:	mov	r3, #512	; 0x200
   125cc:	str	r3, [sp]
   125d0:	mov	r2, r5
   125d4:	mov	r1, r4
   125d8:	mov	r3, r0
   125dc:	mov	r0, #1
   125e0:	bl	11124 <error@plt>
   125e4:	ldr	r3, [sp, #72]	; 0x48
   125e8:	str	r3, [sp, #116]	; 0x74
   125ec:	b	11ef8 <__assert_fail@plt+0xc0c>
   125f0:	mov	r2, #5
   125f4:	ldr	r1, [pc, #-704]	; 1233c <__assert_fail@plt+0x1050>
   125f8:	b	11aa0 <__assert_fail@plt+0x7b4>
   125fc:	mov	fp, #0
   12600:	mov	lr, #0
   12604:	pop	{r1}		; (ldr r1, [sp], #4)
   12608:	mov	r2, sp
   1260c:	push	{r2}		; (str r2, [sp, #-4]!)
   12610:	push	{r0}		; (str r0, [sp, #-4]!)
   12614:	ldr	ip, [pc, #16]	; 1262c <__assert_fail@plt+0x1340>
   12618:	push	{ip}		; (str ip, [sp, #-4]!)
   1261c:	ldr	r0, [pc, #12]	; 12630 <__assert_fail@plt+0x1344>
   12620:	ldr	r3, [pc, #12]	; 12634 <__assert_fail@plt+0x1348>
   12624:	bl	11148 <__libc_start_main@plt>
   12628:	bl	112c8 <abort@plt>
   1262c:	andeq	sl, r3, r0, ror #9
   12630:	strdeq	r1, [r1], -r8
   12634:	andeq	sl, r3, r0, lsl #9
   12638:	ldr	r3, [pc, #20]	; 12654 <__assert_fail@plt+0x1368>
   1263c:	ldr	r2, [pc, #20]	; 12658 <__assert_fail@plt+0x136c>
   12640:	add	r3, pc, r3
   12644:	ldr	r2, [r3, r2]
   12648:	cmp	r2, #0
   1264c:	bxeq	lr
   12650:	b	1116c <__gmon_start__@plt>
   12654:			; <UNDEFINED> instruction: 0x0003b9b8
   12658:	andeq	r0, r0, ip, lsl r1
   1265c:	ldr	r3, [pc, #28]	; 12680 <__assert_fail@plt+0x1394>
   12660:	ldr	r0, [pc, #28]	; 12684 <__assert_fail@plt+0x1398>
   12664:	sub	r3, r3, r0
   12668:	cmp	r3, #6
   1266c:	bxls	lr
   12670:	ldr	r3, [pc, #16]	; 12688 <__assert_fail@plt+0x139c>
   12674:	cmp	r3, #0
   12678:	bxeq	lr
   1267c:	bx	r3
   12680:	andeq	lr, r4, r7, lsl #3
   12684:	andeq	lr, r4, r4, lsl #3
   12688:	andeq	r0, r0, r0
   1268c:	ldr	r1, [pc, #36]	; 126b8 <__assert_fail@plt+0x13cc>
   12690:	ldr	r0, [pc, #36]	; 126bc <__assert_fail@plt+0x13d0>
   12694:	sub	r1, r1, r0
   12698:	asr	r1, r1, #2
   1269c:	add	r1, r1, r1, lsr #31
   126a0:	asrs	r1, r1, #1
   126a4:	bxeq	lr
   126a8:	ldr	r3, [pc, #16]	; 126c0 <__assert_fail@plt+0x13d4>
   126ac:	cmp	r3, #0
   126b0:	bxeq	lr
   126b4:	bx	r3
   126b8:	andeq	lr, r4, r4, lsl #3
   126bc:	andeq	lr, r4, r4, lsl #3
   126c0:	andeq	r0, r0, r0
   126c4:	push	{r4, lr}
   126c8:	ldr	r4, [pc, #24]	; 126e8 <__assert_fail@plt+0x13fc>
   126cc:	ldrb	r3, [r4]
   126d0:	cmp	r3, #0
   126d4:	popne	{r4, pc}
   126d8:	bl	1265c <__assert_fail@plt+0x1370>
   126dc:	mov	r3, #1
   126e0:	strb	r3, [r4]
   126e4:	pop	{r4, pc}
   126e8:	andeq	lr, r4, ip, lsr #3
   126ec:	ldr	r0, [pc, #40]	; 1271c <__assert_fail@plt+0x1430>
   126f0:	ldr	r3, [r0]
   126f4:	cmp	r3, #0
   126f8:	bne	12700 <__assert_fail@plt+0x1414>
   126fc:	b	1268c <__assert_fail@plt+0x13a0>
   12700:	ldr	r3, [pc, #24]	; 12720 <__assert_fail@plt+0x1434>
   12704:	cmp	r3, #0
   12708:	beq	126fc <__assert_fail@plt+0x1410>
   1270c:	push	{r4, lr}
   12710:	blx	r3
   12714:	pop	{r4, lr}
   12718:	b	1268c <__assert_fail@plt+0x13a0>
   1271c:	andeq	sp, r4, r4, lsl pc
   12720:	andeq	r0, r0, r0
   12724:	cmp	r1, #0
   12728:	bxeq	lr
   1272c:	push	{r4, r5, r6, r7, lr}
   12730:	mov	ip, r0
   12734:	add	lr, r0, #1
   12738:	mov	r3, #0
   1273c:	sub	r4, r1, #1
   12740:	mov	r7, #10
   12744:	mov	r6, #13
   12748:	ldrb	r2, [r0, r3]
   1274c:	cmp	r2, #0
   12750:	beq	12784 <__assert_fail@plt+0x1498>
   12754:	cmp	r2, #92	; 0x5c
   12758:	bne	1278c <__assert_fail@plt+0x14a0>
   1275c:	cmp	r4, r3
   12760:	beq	12784 <__assert_fail@plt+0x1498>
   12764:	add	r3, r3, #1
   12768:	ldrb	r2, [r0, r3]
   1276c:	cmp	r2, #110	; 0x6e
   12770:	beq	127d4 <__assert_fail@plt+0x14e8>
   12774:	cmp	r2, #114	; 0x72
   12778:	beq	127bc <__assert_fail@plt+0x14d0>
   1277c:	cmp	r2, #92	; 0x5c
   12780:	beq	127c8 <__assert_fail@plt+0x14dc>
   12784:	mov	r0, #0
   12788:	pop	{r4, r5, r6, r7, pc}
   1278c:	mov	r5, lr
   12790:	strb	r2, [ip]
   12794:	add	r3, r3, #1
   12798:	cmp	r1, r3
   1279c:	add	lr, lr, #1
   127a0:	add	ip, ip, #1
   127a4:	bhi	12748 <__assert_fail@plt+0x145c>
   127a8:	add	r1, r0, r1
   127ac:	cmp	r5, r1
   127b0:	movcc	r3, #0
   127b4:	strbcc	r3, [r5]
   127b8:	pop	{r4, r5, r6, r7, pc}
   127bc:	strb	r6, [ip]
   127c0:	mov	r5, lr
   127c4:	b	12794 <__assert_fail@plt+0x14a8>
   127c8:	strb	r2, [ip]
   127cc:	mov	r5, lr
   127d0:	b	12794 <__assert_fail@plt+0x14a8>
   127d4:	strb	r7, [ip]
   127d8:	mov	r5, lr
   127dc:	b	12794 <__assert_fail@plt+0x14a8>
   127e0:	cmp	r1, #0
   127e4:	beq	128b0 <__assert_fail@plt+0x15c4>
   127e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   127ec:	mov	r4, r0
   127f0:	ldrb	r1, [r0]
   127f4:	cmp	r1, #0
   127f8:	beq	128c4 <__assert_fail@plt+0x15d8>
   127fc:	ldr	r5, [pc, #196]	; 128c8 <__assert_fail@plt+0x15dc>
   12800:	ldr	sl, [pc, #196]	; 128cc <__assert_fail@plt+0x15e0>
   12804:	ldr	r9, [pc, #196]	; 128d0 <__assert_fail@plt+0x15e4>
   12808:	ldr	r8, [pc, #196]	; 128d4 <__assert_fail@plt+0x15e8>
   1280c:	mov	r7, #2
   12810:	mov	r6, #1
   12814:	b	12854 <__assert_fail@plt+0x1568>
   12818:	cmp	r1, #92	; 0x5c
   1281c:	beq	12898 <__assert_fail@plt+0x15ac>
   12820:	cmp	r1, #10
   12824:	beq	12880 <__assert_fail@plt+0x1594>
   12828:	ldr	r0, [r5]
   1282c:	ldr	r3, [r0, #20]
   12830:	ldr	r2, [r0, #24]
   12834:	add	ip, r3, #1
   12838:	cmp	r3, r2
   1283c:	strcc	ip, [r0, #20]
   12840:	strbcc	r1, [r3]
   12844:	bcs	128bc <__assert_fail@plt+0x15d0>
   12848:	ldrb	r1, [r4, #1]!
   1284c:	cmp	r1, #0
   12850:	beq	1287c <__assert_fail@plt+0x1590>
   12854:	cmp	r1, #13
   12858:	bne	12818 <__assert_fail@plt+0x152c>
   1285c:	mov	r1, r6
   12860:	ldr	r3, [r5]
   12864:	mov	r2, r7
   12868:	mov	r0, sl
   1286c:	bl	1107c <fwrite_unlocked@plt>
   12870:	ldrb	r1, [r4, #1]!
   12874:	cmp	r1, #0
   12878:	bne	12854 <__assert_fail@plt+0x1568>
   1287c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12880:	ldr	r3, [r5]
   12884:	mov	r2, r7
   12888:	mov	r1, r6
   1288c:	mov	r0, r8
   12890:	bl	1107c <fwrite_unlocked@plt>
   12894:	b	12848 <__assert_fail@plt+0x155c>
   12898:	ldr	r3, [r5]
   1289c:	mov	r2, r7
   128a0:	mov	r1, r6
   128a4:	mov	r0, r9
   128a8:	bl	1107c <fwrite_unlocked@plt>
   128ac:	b	12848 <__assert_fail@plt+0x155c>
   128b0:	ldr	r3, [pc, #16]	; 128c8 <__assert_fail@plt+0x15dc>
   128b4:	ldr	r1, [r3]
   128b8:	b	10fe0 <fputs_unlocked@plt>
   128bc:	bl	11244 <__overflow@plt>
   128c0:	b	12848 <__assert_fail@plt+0x155c>
   128c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   128c8:	andeq	lr, r4, r4, lsr #3
   128cc:	andeq	sl, r3, ip, asr r7
   128d0:	andeq	sl, r3, r0, ror #14
   128d4:	andeq	sl, r3, r8, asr r7
   128d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128dc:	sub	sp, sp, #12
   128e0:	mov	r4, r2
   128e4:	ldrb	r9, [sp, #48]	; 0x30
   128e8:	mov	sl, r3
   128ec:	str	r0, [sp, #4]
   128f0:	cmp	r9, #10
   128f4:	beq	12a40 <__assert_fail@plt+0x1754>
   128f8:	ldr	r8, [pc, #540]	; 12b1c <__assert_fail@plt+0x1830>
   128fc:	mov	r3, #0
   12900:	str	r3, [sp]
   12904:	cmp	sl, #0
   12908:	bne	129d4 <__assert_fail@plt+0x16e8>
   1290c:	ldr	r5, [pc, #524]	; 12b20 <__assert_fail@plt+0x1834>
   12910:	ldr	r3, [r5, #8]
   12914:	lsrs	r3, r3, #1
   12918:	beq	1297c <__assert_fail@plt+0x1690>
   1291c:	ldr	r7, [pc, #512]	; 12b24 <__assert_fail@plt+0x1838>
   12920:	sub	fp, r4, #1
   12924:	mov	r6, #1
   12928:	mov	r4, #0
   1292c:	ldrb	r2, [fp, #1]!
   12930:	mov	r1, r7
   12934:	mov	r0, r6
   12938:	bl	111fc <__printf_chk@plt>
   1293c:	ldr	r3, [r5, #8]
   12940:	add	r4, r4, #1
   12944:	cmp	r4, r3, lsr #1
   12948:	bcc	1292c <__assert_fail@plt+0x1640>
   1294c:	cmp	sl, #0
   12950:	beq	1297c <__assert_fail@plt+0x1690>
   12954:	ldr	r0, [r8]
   12958:	ldr	r3, [r0, #20]
   1295c:	ldr	r2, [r0, #24]
   12960:	cmp	r3, r2
   12964:	bcs	12a9c <__assert_fail@plt+0x17b0>
   12968:	add	r2, r3, #1
   1296c:	str	r2, [r0, #20]
   12970:	strb	r9, [r3]
   12974:	add	sp, sp, #12
   12978:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1297c:	ldr	r0, [r8]
   12980:	ldr	r3, [r0, #20]
   12984:	ldr	r2, [r0, #24]
   12988:	cmp	r3, r2
   1298c:	addcc	r1, r3, #1
   12990:	movcc	r2, #32
   12994:	strcc	r1, [r0, #20]
   12998:	strbcc	r2, [r3]
   1299c:	bcs	12a90 <__assert_fail@plt+0x17a4>
   129a0:	ldr	r0, [r8]
   129a4:	ldr	r3, [r0, #20]
   129a8:	ldr	r2, [r0, #24]
   129ac:	cmp	r3, r2
   129b0:	addcc	r1, r3, #1
   129b4:	movcc	r2, #32
   129b8:	strcc	r1, [r0, #20]
   129bc:	strbcc	r2, [r3]
   129c0:	bcs	12a84 <__assert_fail@plt+0x1798>
   129c4:	ldr	r1, [sp]
   129c8:	ldr	r0, [sp, #4]
   129cc:	bl	127e0 <__assert_fail@plt+0x14f4>
   129d0:	b	12954 <__assert_fail@plt+0x1668>
   129d4:	ldr	r5, [pc, #332]	; 12b28 <__assert_fail@plt+0x183c>
   129d8:	ldr	r3, [pc, #332]	; 12b2c <__assert_fail@plt+0x1840>
   129dc:	ldr	r1, [r8]
   129e0:	ldr	r2, [r5]
   129e4:	ldr	r0, [r3, r2, lsl #2]
   129e8:	bl	10fe0 <fputs_unlocked@plt>
   129ec:	ldr	r3, [r5]
   129f0:	ldr	r5, [pc, #296]	; 12b20 <__assert_fail@plt+0x1834>
   129f4:	cmp	r3, #9
   129f8:	beq	12aac <__assert_fail@plt+0x17c0>
   129fc:	ldr	r3, [r8]
   12a00:	mov	r2, #2
   12a04:	mov	r1, #1
   12a08:	ldr	r0, [pc, #288]	; 12b30 <__assert_fail@plt+0x1844>
   12a0c:	bl	1107c <fwrite_unlocked@plt>
   12a10:	ldr	r1, [sp]
   12a14:	ldr	r0, [sp, #4]
   12a18:	bl	127e0 <__assert_fail@plt+0x14f4>
   12a1c:	ldr	r3, [r8]
   12a20:	mov	r2, #4
   12a24:	mov	r1, #1
   12a28:	ldr	r0, [pc, #260]	; 12b34 <__assert_fail@plt+0x1848>
   12a2c:	bl	1107c <fwrite_unlocked@plt>
   12a30:	ldr	r3, [r5, #8]
   12a34:	lsrs	r3, r3, #1
   12a38:	bne	1291c <__assert_fail@plt+0x1630>
   12a3c:	b	12954 <__assert_fail@plt+0x1668>
   12a40:	mov	r1, #92	; 0x5c
   12a44:	bl	111b4 <strchr@plt>
   12a48:	cmp	r0, #0
   12a4c:	beq	12ae8 <__assert_fail@plt+0x17fc>
   12a50:	ldr	r8, [pc, #196]	; 12b1c <__assert_fail@plt+0x1830>
   12a54:	ldr	r0, [r8]
   12a58:	ldr	r3, [r0, #20]
   12a5c:	ldr	r2, [r0, #24]
   12a60:	cmp	r3, r2
   12a64:	bcs	12ad4 <__assert_fail@plt+0x17e8>
   12a68:	add	r1, r3, #1
   12a6c:	str	r1, [r0, #20]
   12a70:	mov	r2, #92	; 0x5c
   12a74:	mov	r1, #1
   12a78:	str	r1, [sp]
   12a7c:	strb	r2, [r3]
   12a80:	b	12904 <__assert_fail@plt+0x1618>
   12a84:	mov	r1, #32
   12a88:	bl	11244 <__overflow@plt>
   12a8c:	b	129c4 <__assert_fail@plt+0x16d8>
   12a90:	mov	r1, #32
   12a94:	bl	11244 <__overflow@plt>
   12a98:	b	129a0 <__assert_fail@plt+0x16b4>
   12a9c:	mov	r1, r9
   12aa0:	add	sp, sp, #12
   12aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12aa8:	b	11244 <__overflow@plt>
   12aac:	ldrd	r2, [r5]
   12ab0:	ldr	r0, [pc, #128]	; 12b38 <__assert_fail@plt+0x184c>
   12ab4:	mov	r1, #0
   12ab8:	cmp	r3, r1
   12abc:	cmpeq	r2, r0
   12ac0:	bhi	129fc <__assert_fail@plt+0x1710>
   12ac4:	ldr	r1, [pc, #112]	; 12b3c <__assert_fail@plt+0x1850>
   12ac8:	mov	r0, #1
   12acc:	bl	111fc <__printf_chk@plt>
   12ad0:	b	129fc <__assert_fail@plt+0x1710>
   12ad4:	mov	r1, #92	; 0x5c
   12ad8:	bl	11244 <__overflow@plt>
   12adc:	mov	r3, #1
   12ae0:	str	r3, [sp]
   12ae4:	b	12904 <__assert_fail@plt+0x1618>
   12ae8:	mov	r1, r9
   12aec:	ldr	r0, [sp, #4]
   12af0:	bl	111b4 <strchr@plt>
   12af4:	cmp	r0, #0
   12af8:	bne	12a50 <__assert_fail@plt+0x1764>
   12afc:	mov	r1, #13
   12b00:	ldr	r0, [sp, #4]
   12b04:	bl	111b4 <strchr@plt>
   12b08:	cmp	r0, #0
   12b0c:	bne	12a50 <__assert_fail@plt+0x1764>
   12b10:	str	r0, [sp]
   12b14:	ldr	r8, [pc]	; 12b1c <__assert_fail@plt+0x1830>
   12b18:	b	12904 <__assert_fail@plt+0x1618>
   12b1c:	andeq	lr, r4, r4, lsr #3
   12b20:			; <UNDEFINED> instruction: 0x0004e1b0
   12b24:	andeq	sl, r3, r8, ror r7
   12b28:	andeq	lr, r4, r8, lsr #2
   12b2c:	andeq	sl, r3, ip, lsl #10
   12b30:	andeq	sl, r3, ip, ror #14
   12b34:	andeq	sl, r3, r0, ror r7
   12b38:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b3c:	andeq	sl, r3, r4, ror #14
   12b40:	ldr	r3, [pc, #80]	; 12b98 <__assert_fail@plt+0x18ac>
   12b44:	push	{r4, r5, r6, lr}
   12b48:	mov	r5, r0
   12b4c:	ldr	r4, [r3, #8]
   12b50:	cmp	r4, #0
   12b54:	beq	12b88 <__assert_fail@plt+0x189c>
   12b58:	bl	11184 <__ctype_b_loc@plt>
   12b5c:	mov	r3, r5
   12b60:	add	r1, r5, r4
   12b64:	ldr	ip, [r0]
   12b68:	ldrb	r2, [r3], #1
   12b6c:	mov	r5, r3
   12b70:	lsl	r2, r2, #1
   12b74:	ldrh	r0, [ip, r2]
   12b78:	ands	r0, r0, #4096	; 0x1000
   12b7c:	popeq	{r4, r5, r6, pc}
   12b80:	cmp	r1, r3
   12b84:	bne	12b68 <__assert_fail@plt+0x187c>
   12b88:	ldrb	r0, [r5]
   12b8c:	clz	r0, r0
   12b90:	lsr	r0, r0, #5
   12b94:	pop	{r4, r5, r6, pc}
   12b98:			; <UNDEFINED> instruction: 0x0004e1b0
   12b9c:	b	32a88 <__assert_fail@plt+0x2179c>
   12ba0:	ldr	r2, [r2]
   12ba4:	b	19eb0 <__assert_fail@plt+0x8bc4>
   12ba8:	b	1fecc <__assert_fail@plt+0xebe0>
   12bac:	b	1fee0 <__assert_fail@plt+0xebf4>
   12bb0:	b	1d5c0 <__assert_fail@plt+0xc2d4>
   12bb4:	b	1d5d4 <__assert_fail@plt+0xc2e8>
   12bb8:	b	1ba88 <__assert_fail@plt+0xa79c>
   12bbc:	b	1ac04 <__assert_fail@plt+0x9918>
   12bc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12bc4:	mov	r8, r1
   12bc8:	ldr	r1, [pc, #356]	; 12d34 <__assert_fail@plt+0x1a48>
   12bcc:	mov	r9, r2
   12bd0:	mov	r5, r3
   12bd4:	mov	r6, r0
   12bd8:	bl	11004 <strcmp@plt>
   12bdc:	mov	r3, #0
   12be0:	strb	r3, [r9]
   12be4:	subs	r7, r0, #0
   12be8:	bne	12cc4 <__assert_fail@plt+0x19d8>
   12bec:	ldr	r3, [pc, #324]	; 12d38 <__assert_fail@plt+0x1a4c>
   12bf0:	ldr	r2, [pc, #324]	; 12d3c <__assert_fail@plt+0x1a50>
   12bf4:	mov	r1, #1
   12bf8:	ldr	r4, [r3]
   12bfc:	strb	r1, [r2, #12]
   12c00:	mov	r1, #2
   12c04:	mov	r0, r4
   12c08:	bl	35594 <__assert_fail@plt+0x242a8>
   12c0c:	ldr	r3, [pc, #300]	; 12d40 <__assert_fail@plt+0x1a54>
   12c10:	ldr	r1, [r3]
   12c14:	cmp	r1, #9
   12c18:	beq	12d04 <__assert_fail@plt+0x1a18>
   12c1c:	ldr	r3, [pc, #288]	; 12d44 <__assert_fail@plt+0x1a58>
   12c20:	mov	r2, r5
   12c24:	add	r3, r3, r1, lsl #2
   12c28:	mov	r0, r4
   12c2c:	mov	r1, r8
   12c30:	ldr	r3, [r3, #48]	; 0x30
   12c34:	blx	r3
   12c38:	subs	r5, r0, #0
   12c3c:	beq	12c48 <__assert_fail@plt+0x195c>
   12c40:	bl	111c0 <__errno_location@plt>
   12c44:	ldr	r5, [r0]
   12c48:	cmp	r7, #0
   12c4c:	mov	r0, r4
   12c50:	bne	12c6c <__assert_fail@plt+0x1980>
   12c54:	bl	1128c <clearerr_unlocked@plt>
   12c58:	cmp	r5, #0
   12c5c:	moveq	r4, #1
   12c60:	bne	12c94 <__assert_fail@plt+0x19a8>
   12c64:	mov	r0, r4
   12c68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12c6c:	bl	355c8 <__assert_fail@plt+0x242dc>
   12c70:	cmp	r0, #0
   12c74:	beq	12c58 <__assert_fail@plt+0x196c>
   12c78:	cmp	r5, #0
   12c7c:	bne	12c94 <__assert_fail@plt+0x19a8>
   12c80:	bl	111c0 <__errno_location@plt>
   12c84:	ldr	r5, [r0]
   12c88:	cmp	r5, #0
   12c8c:	moveq	r4, #1
   12c90:	beq	12c64 <__assert_fail@plt+0x1978>
   12c94:	mov	r2, r6
   12c98:	mov	r1, #3
   12c9c:	mov	r0, #0
   12ca0:	bl	381fc <__assert_fail@plt+0x26f10>
   12ca4:	mov	r4, #0
   12ca8:	mov	r1, r5
   12cac:	ldr	r2, [pc, #148]	; 12d48 <__assert_fail@plt+0x1a5c>
   12cb0:	mov	r3, r0
   12cb4:	mov	r0, #0
   12cb8:	bl	11124 <error@plt>
   12cbc:	mov	r0, r4
   12cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12cc4:	ldr	r1, [pc, #128]	; 12d4c <__assert_fail@plt+0x1a60>
   12cc8:	mov	r0, r6
   12ccc:	bl	356c8 <__assert_fail@plt+0x243dc>
   12cd0:	subs	r4, r0, #0
   12cd4:	bne	12c00 <__assert_fail@plt+0x1914>
   12cd8:	ldr	r3, [pc, #92]	; 12d3c <__assert_fail@plt+0x1a50>
   12cdc:	ldrb	r4, [r3, #13]
   12ce0:	cmp	r4, #0
   12ce4:	beq	12d28 <__assert_fail@plt+0x1a3c>
   12ce8:	bl	111c0 <__errno_location@plt>
   12cec:	ldr	r5, [r0]
   12cf0:	cmp	r5, #2
   12cf4:	moveq	r3, #1
   12cf8:	strbeq	r3, [r9]
   12cfc:	bne	12c94 <__assert_fail@plt+0x19a8>
   12d00:	b	12c64 <__assert_fail@plt+0x1978>
   12d04:	ldr	r2, [pc, #48]	; 12d3c <__assert_fail@plt+0x1a50>
   12d08:	ldr	r3, [r2]
   12d0c:	ldr	r2, [r2, #4]
   12d10:	lsr	r3, r3, #3
   12d14:	orr	r3, r3, r2, lsl #29
   12d18:	lsr	r2, r2, #3
   12d1c:	str	r3, [r5]
   12d20:	str	r2, [r5, #4]
   12d24:	b	12c1c <__assert_fail@plt+0x1930>
   12d28:	bl	111c0 <__errno_location@plt>
   12d2c:	ldr	r5, [r0]
   12d30:	b	12c94 <__assert_fail@plt+0x19a8>
   12d34:	andeq	sl, r3, r0, lsl #15
   12d38:	andeq	lr, r4, r0, lsr #3
   12d3c:			; <UNDEFINED> instruction: 0x0004e1b0
   12d40:	andeq	lr, r4, r8, lsr #2
   12d44:	andeq	sl, r3, ip, lsl #10
   12d48:	strheq	fp, [r3], -ip
   12d4c:	andeq	sl, r3, r4, lsl #15
   12d50:	subs	r5, r0, #0
   12d54:	push	{r7, lr}
   12d58:	sub	sp, sp, #56	; 0x38
   12d5c:	beq	12d98 <__assert_fail@plt+0x1aac>
   12d60:	ldr	r3, [pc, #900]	; 130ec <__assert_fail@plt+0x1e00>
   12d64:	mov	r2, #5
   12d68:	ldr	r1, [pc, #896]	; 130f0 <__assert_fail@plt+0x1e04>
   12d6c:	mov	r0, #0
   12d70:	ldr	r4, [r3]
   12d74:	bl	110a0 <dcgettext@plt>
   12d78:	ldr	r3, [pc, #884]	; 130f4 <__assert_fail@plt+0x1e08>
   12d7c:	mov	r1, #1
   12d80:	ldr	r3, [r3]
   12d84:	mov	r2, r0
   12d88:	mov	r0, r4
   12d8c:	bl	11214 <__fprintf_chk@plt>
   12d90:	mov	r0, r5
   12d94:	bl	11190 <exit@plt>
   12d98:	mov	r2, #5
   12d9c:	ldr	r1, [pc, #852]	; 130f8 <__assert_fail@plt+0x1e0c>
   12da0:	bl	110a0 <dcgettext@plt>
   12da4:	ldr	r3, [pc, #840]	; 130f4 <__assert_fail@plt+0x1e08>
   12da8:	ldr	r6, [pc, #844]	; 130fc <__assert_fail@plt+0x1e10>
   12dac:	ldr	r4, [pc, #844]	; 13100 <__assert_fail@plt+0x1e14>
   12db0:	ldr	r2, [r3]
   12db4:	mov	r1, r0
   12db8:	mov	r0, #1
   12dbc:	bl	111fc <__printf_chk@plt>
   12dc0:	mov	r2, #5
   12dc4:	ldr	r1, [pc, #824]	; 13104 <__assert_fail@plt+0x1e18>
   12dc8:	mov	r0, r5
   12dcc:	bl	110a0 <dcgettext@plt>
   12dd0:	ldr	r1, [r6]
   12dd4:	bl	10fe0 <fputs_unlocked@plt>
   12dd8:	mov	r2, #5
   12ddc:	ldr	r1, [pc, #804]	; 13108 <__assert_fail@plt+0x1e1c>
   12de0:	mov	r0, r5
   12de4:	bl	110a0 <dcgettext@plt>
   12de8:	ldr	r1, [r6]
   12dec:	bl	10fe0 <fputs_unlocked@plt>
   12df0:	mov	r2, #5
   12df4:	ldr	r1, [pc, #784]	; 1310c <__assert_fail@plt+0x1e20>
   12df8:	mov	r0, r5
   12dfc:	bl	110a0 <dcgettext@plt>
   12e00:	ldr	r1, [r6]
   12e04:	bl	10fe0 <fputs_unlocked@plt>
   12e08:	mov	r2, #5
   12e0c:	ldr	r1, [pc, #764]	; 13110 <__assert_fail@plt+0x1e24>
   12e10:	mov	r0, r5
   12e14:	bl	110a0 <dcgettext@plt>
   12e18:	ldr	r1, [r6]
   12e1c:	bl	10fe0 <fputs_unlocked@plt>
   12e20:	mov	r2, #5
   12e24:	ldr	r1, [pc, #744]	; 13114 <__assert_fail@plt+0x1e28>
   12e28:	mov	r0, r5
   12e2c:	bl	110a0 <dcgettext@plt>
   12e30:	ldr	r1, [r6]
   12e34:	bl	10fe0 <fputs_unlocked@plt>
   12e38:	mov	r2, #5
   12e3c:	ldr	r1, [pc, #724]	; 13118 <__assert_fail@plt+0x1e2c>
   12e40:	mov	r0, r5
   12e44:	bl	110a0 <dcgettext@plt>
   12e48:	ldr	r1, [r6]
   12e4c:	bl	10fe0 <fputs_unlocked@plt>
   12e50:	mov	r2, #5
   12e54:	ldr	r1, [pc, #704]	; 1311c <__assert_fail@plt+0x1e30>
   12e58:	mov	r0, r5
   12e5c:	bl	110a0 <dcgettext@plt>
   12e60:	ldr	r1, [r6]
   12e64:	bl	10fe0 <fputs_unlocked@plt>
   12e68:	mov	r2, #5
   12e6c:	ldr	r1, [pc, #684]	; 13120 <__assert_fail@plt+0x1e34>
   12e70:	mov	r0, r5
   12e74:	bl	110a0 <dcgettext@plt>
   12e78:	ldr	r1, [r6]
   12e7c:	bl	10fe0 <fputs_unlocked@plt>
   12e80:	mov	r2, #5
   12e84:	ldr	r1, [pc, #664]	; 13124 <__assert_fail@plt+0x1e38>
   12e88:	mov	r0, r5
   12e8c:	bl	110a0 <dcgettext@plt>
   12e90:	ldr	r1, [r6]
   12e94:	bl	10fe0 <fputs_unlocked@plt>
   12e98:	mov	r2, #5
   12e9c:	ldr	r1, [pc, #644]	; 13128 <__assert_fail@plt+0x1e3c>
   12ea0:	mov	r0, r5
   12ea4:	bl	110a0 <dcgettext@plt>
   12ea8:	ldr	r1, [r6]
   12eac:	bl	10fe0 <fputs_unlocked@plt>
   12eb0:	mov	r2, #5
   12eb4:	ldr	r1, [pc, #624]	; 1312c <__assert_fail@plt+0x1e40>
   12eb8:	mov	r0, r5
   12ebc:	bl	110a0 <dcgettext@plt>
   12ec0:	ldr	r1, [r6]
   12ec4:	bl	10fe0 <fputs_unlocked@plt>
   12ec8:	mov	r2, #5
   12ecc:	ldr	r1, [pc, #604]	; 13130 <__assert_fail@plt+0x1e44>
   12ed0:	mov	r0, r5
   12ed4:	bl	110a0 <dcgettext@plt>
   12ed8:	ldr	r1, [r6]
   12edc:	bl	10fe0 <fputs_unlocked@plt>
   12ee0:	mov	r2, #5
   12ee4:	ldr	r1, [pc, #584]	; 13134 <__assert_fail@plt+0x1e48>
   12ee8:	mov	r0, r5
   12eec:	bl	110a0 <dcgettext@plt>
   12ef0:	ldr	r1, [r6]
   12ef4:	bl	10fe0 <fputs_unlocked@plt>
   12ef8:	mov	r2, #5
   12efc:	ldr	r1, [pc, #564]	; 13138 <__assert_fail@plt+0x1e4c>
   12f00:	mov	r0, r5
   12f04:	bl	110a0 <dcgettext@plt>
   12f08:	ldr	r1, [r6]
   12f0c:	bl	10fe0 <fputs_unlocked@plt>
   12f10:	mov	r2, #5
   12f14:	ldr	r1, [pc, #544]	; 1313c <__assert_fail@plt+0x1e50>
   12f18:	mov	r0, r5
   12f1c:	bl	110a0 <dcgettext@plt>
   12f20:	ldr	r1, [r6]
   12f24:	bl	10fe0 <fputs_unlocked@plt>
   12f28:	ldm	r4!, {r0, r1, r2, r3}
   12f2c:	mov	lr, sp
   12f30:	stmia	lr!, {r0, r1, r2, r3}
   12f34:	ldm	r4!, {r0, r1, r2, r3}
   12f38:	ldr	ip, [sp]
   12f3c:	stmia	lr!, {r0, r1, r2, r3}
   12f40:	cmp	ip, #0
   12f44:	ldm	r4!, {r0, r1, r2, r3}
   12f48:	stmia	lr!, {r0, r1, r2, r3}
   12f4c:	ldm	r4, {r0, r1}
   12f50:	moveq	r4, sp
   12f54:	stm	lr, {r0, r1}
   12f58:	beq	12f88 <__assert_fail@plt+0x1c9c>
   12f5c:	ldr	r7, [pc, #476]	; 13140 <__assert_fail@plt+0x1e54>
   12f60:	mov	r4, sp
   12f64:	b	12f74 <__assert_fail@plt+0x1c88>
   12f68:	ldr	ip, [r4, #8]!
   12f6c:	cmp	ip, #0
   12f70:	beq	12f88 <__assert_fail@plt+0x1c9c>
   12f74:	mov	r1, ip
   12f78:	mov	r0, r7
   12f7c:	bl	11004 <strcmp@plt>
   12f80:	cmp	r0, #0
   12f84:	bne	12f68 <__assert_fail@plt+0x1c7c>
   12f88:	ldr	r4, [r4, #4]
   12f8c:	mov	r2, #5
   12f90:	cmp	r4, #0
   12f94:	ldr	r1, [pc, #424]	; 13144 <__assert_fail@plt+0x1e58>
   12f98:	beq	13040 <__assert_fail@plt+0x1d54>
   12f9c:	mov	r0, #0
   12fa0:	bl	110a0 <dcgettext@plt>
   12fa4:	ldr	r3, [pc, #412]	; 13148 <__assert_fail@plt+0x1e5c>
   12fa8:	ldr	r2, [pc, #412]	; 1314c <__assert_fail@plt+0x1e60>
   12fac:	mov	r1, r0
   12fb0:	mov	r0, #1
   12fb4:	bl	111fc <__printf_chk@plt>
   12fb8:	mov	r1, #0
   12fbc:	mov	r0, #5
   12fc0:	bl	11250 <setlocale@plt>
   12fc4:	cmp	r0, #0
   12fc8:	ldreq	r7, [pc, #368]	; 13140 <__assert_fail@plt+0x1e54>
   12fcc:	beq	12fe8 <__assert_fail@plt+0x1cfc>
   12fd0:	mov	r2, #3
   12fd4:	ldr	r1, [pc, #372]	; 13150 <__assert_fail@plt+0x1e64>
   12fd8:	bl	112bc <strncmp@plt>
   12fdc:	ldr	r7, [pc, #348]	; 13140 <__assert_fail@plt+0x1e54>
   12fe0:	cmp	r0, #0
   12fe4:	bne	130d0 <__assert_fail@plt+0x1de4>
   12fe8:	mov	r2, #5
   12fec:	ldr	r1, [pc, #352]	; 13154 <__assert_fail@plt+0x1e68>
   12ff0:	mov	r0, #0
   12ff4:	bl	110a0 <dcgettext@plt>
   12ff8:	ldr	r3, [pc, #320]	; 13140 <__assert_fail@plt+0x1e54>
   12ffc:	ldr	r2, [pc, #324]	; 13148 <__assert_fail@plt+0x1e5c>
   13000:	mov	r1, r0
   13004:	mov	r0, #1
   13008:	bl	111fc <__printf_chk@plt>
   1300c:	mov	r2, #5
   13010:	ldr	r1, [pc, #320]	; 13158 <__assert_fail@plt+0x1e6c>
   13014:	mov	r0, #0
   13018:	bl	110a0 <dcgettext@plt>
   1301c:	ldr	r2, [pc, #312]	; 1315c <__assert_fail@plt+0x1e70>
   13020:	cmp	r4, r7
   13024:	ldr	r3, [pc, #308]	; 13160 <__assert_fail@plt+0x1e74>
   13028:	movne	r3, r2
   1302c:	mov	r1, r0
   13030:	mov	r2, r4
   13034:	mov	r0, #1
   13038:	bl	111fc <__printf_chk@plt>
   1303c:	b	12d90 <__assert_fail@plt+0x1aa4>
   13040:	mov	r0, r4
   13044:	bl	110a0 <dcgettext@plt>
   13048:	ldr	r3, [pc, #248]	; 13148 <__assert_fail@plt+0x1e5c>
   1304c:	ldr	r2, [pc, #248]	; 1314c <__assert_fail@plt+0x1e60>
   13050:	mov	r1, r0
   13054:	mov	r0, #1
   13058:	bl	111fc <__printf_chk@plt>
   1305c:	mov	r1, r4
   13060:	mov	r0, #5
   13064:	bl	11250 <setlocale@plt>
   13068:	cmp	r0, #0
   1306c:	beq	13084 <__assert_fail@plt+0x1d98>
   13070:	mov	r2, #3
   13074:	ldr	r1, [pc, #212]	; 13150 <__assert_fail@plt+0x1e64>
   13078:	bl	112bc <strncmp@plt>
   1307c:	cmp	r0, #0
   13080:	bne	130c8 <__assert_fail@plt+0x1ddc>
   13084:	mov	r2, #5
   13088:	ldr	r1, [pc, #196]	; 13154 <__assert_fail@plt+0x1e68>
   1308c:	mov	r0, #0
   13090:	bl	110a0 <dcgettext@plt>
   13094:	ldr	r3, [pc, #164]	; 13140 <__assert_fail@plt+0x1e54>
   13098:	ldr	r2, [pc, #168]	; 13148 <__assert_fail@plt+0x1e5c>
   1309c:	mov	r4, r3
   130a0:	mov	r1, r0
   130a4:	mov	r0, #1
   130a8:	bl	111fc <__printf_chk@plt>
   130ac:	ldr	r1, [pc, #164]	; 13158 <__assert_fail@plt+0x1e6c>
   130b0:	mov	r2, #5
   130b4:	mov	r0, #0
   130b8:	bl	110a0 <dcgettext@plt>
   130bc:	ldr	r3, [pc, #156]	; 13160 <__assert_fail@plt+0x1e74>
   130c0:	mov	r1, r0
   130c4:	b	13030 <__assert_fail@plt+0x1d44>
   130c8:	ldr	r7, [pc, #112]	; 13140 <__assert_fail@plt+0x1e54>
   130cc:	mov	r4, r7
   130d0:	mov	r2, #5
   130d4:	ldr	r1, [pc, #136]	; 13164 <__assert_fail@plt+0x1e78>
   130d8:	mov	r0, #0
   130dc:	bl	110a0 <dcgettext@plt>
   130e0:	ldr	r1, [r6]
   130e4:	bl	10fe0 <fputs_unlocked@plt>
   130e8:	b	12fe8 <__assert_fail@plt+0x1cfc>
   130ec:	muleq	r4, r8, r1
   130f0:	muleq	r3, r0, r7
   130f4:	ldrdeq	lr, [r4], -r8
   130f8:			; <UNDEFINED> instruction: 0x0003a7b8
   130fc:	andeq	lr, r4, r4, lsr #3
   13100:	andeq	sl, r3, r8, ror #10
   13104:	ldrdeq	sl, [r3], -ip
   13108:	andeq	sl, r3, r4, lsr #16
   1310c:	andeq	sl, r3, ip, asr r8
   13110:	andeq	sl, r3, r8, lsr #17
   13114:	strdeq	sl, [r3], -r4
   13118:	andeq	sl, r3, ip, lsr r9
   1311c:	ldrdeq	sl, [r3], -r4
   13120:	andeq	sl, r3, r8, lsl sl
   13124:	andeq	sl, r3, r8, ror #20
   13128:	andeq	sl, r3, r8, ror #21
   1312c:	andeq	sl, r3, r0, lsr #25
   13130:	ldrdeq	sl, [r3], -ip
   13134:	andeq	sl, r3, ip, lsl #26
   13138:	andeq	sl, r3, r4, asr #26
   1313c:	andeq	sl, r3, r0, lsr #30
   13140:	andeq	sl, r3, r8, lsl #15
   13144:	andeq	sl, r3, r8, lsl #31
   13148:	andeq	sl, r3, r0, lsr #31
   1314c:	andeq	sl, r3, r8, asr #31
   13150:	ldrdeq	sl, [r3], -r8
   13154:	andeq	fp, r3, r4, lsr #32
   13158:	andeq	fp, r3, r0, asr #32
   1315c:	andeq	sl, r3, ip, lsl pc
   13160:	andeq	fp, r3, r8, lsr #10
   13164:	ldrdeq	sl, [r3], -ip
   13168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1316c:	sub	sp, sp, #556	; 0x22c
   13170:	mov	ip, r0
   13174:	mov	r2, r1
   13178:	add	lr, sp, #296	; 0x128
   1317c:	add	r4, sp, #424	; 0x1a8
   13180:	ldr	r0, [r2]
   13184:	ldr	r1, [r2, #4]
   13188:	mov	r3, r4
   1318c:	add	r2, r2, #8
   13190:	stmia	r3!, {r0, r1}
   13194:	add	r3, sp, #424	; 0x1a8
   13198:	ldrd	r0, [r3]
   1319c:	strd	r0, [lr], #8
   131a0:	cmp	lr, r4
   131a4:	bne	13180 <__assert_fail@plt+0x1e94>
   131a8:	mov	r3, lr
   131ac:	add	r2, ip, #56	; 0x38
   131b0:	sub	r1, ip, #8
   131b4:	str	lr, [sp, #280]	; 0x118
   131b8:	str	r1, [sp, #236]	; 0xec
   131bc:	ldrd	r4, [r1, #8]!
   131c0:	cmp	r1, r2
   131c4:	strd	r4, [r3], #8
   131c8:	bne	131bc <__assert_fail@plt+0x1ed0>
   131cc:	str	r1, [sp, #284]	; 0x11c
   131d0:	add	r1, sp, #432	; 0x1b0
   131d4:	add	r3, sp, #464	; 0x1d0
   131d8:	ldrd	r4, [r1]
   131dc:	add	r1, sp, #312	; 0x138
   131e0:	ldrd	r2, [r3]
   131e4:	ldrd	r0, [r1]
   131e8:	ldrd	r6, [ip, #72]	; 0x48
   131ec:	adds	r4, r4, r2
   131f0:	mov	r8, r0
   131f4:	mov	r9, r1
   131f8:	add	r1, pc, #768	; 0x300
   131fc:	ldrd	r0, [r1]
   13200:	adc	r5, r5, r3
   13204:	strd	r8, [sp, #104]	; 0x68
   13208:	adds	r8, r8, r4
   1320c:	adc	r9, r9, r5
   13210:	eor	r0, r0, r8
   13214:	eor	r1, r1, r9
   13218:	eor	r0, r0, r6
   1321c:	eor	r1, r1, r7
   13220:	str	r1, [sp, #8]
   13224:	str	r0, [sp, #12]
   13228:	add	r5, pc, #728	; 0x2d8
   1322c:	ldrd	r4, [r5]
   13230:	ldrd	sl, [sp, #8]
   13234:	add	lr, sp, #448	; 0x1c0
   13238:	add	r1, sp, #344	; 0x158
   1323c:	adds	sl, sl, r4
   13240:	adc	fp, fp, r5
   13244:	mov	r4, sl
   13248:	mov	r5, fp
   1324c:	ldrd	r6, [lr]
   13250:	add	lr, sp, #480	; 0x1e0
   13254:	strd	r4, [sp, #48]	; 0x30
   13258:	eor	r4, r4, r2
   1325c:	eor	r5, r5, r3
   13260:	mov	r2, r4
   13264:	mov	r3, r5
   13268:	ldrd	r4, [lr]
   1326c:	add	lr, sp, #328	; 0x148
   13270:	ldrd	r0, [r1]
   13274:	ldrd	sl, [lr]
   13278:	add	lr, sp, #320	; 0x140
   1327c:	strd	r0, [sp, #40]	; 0x28
   13280:	strd	sl, [sp, #24]
   13284:	ldrd	sl, [lr]
   13288:	add	lr, sp, #296	; 0x128
   1328c:	adds	r4, r4, r6
   13290:	strd	sl, [sp, #16]
   13294:	ldrd	sl, [lr]
   13298:	adc	r5, r5, r7
   1329c:	add	r1, pc, #620	; 0x26c
   132a0:	ldrd	r0, [r1]
   132a4:	strd	sl, [sp]
   132a8:	ldrd	sl, [sp, #40]	; 0x28
   132ac:	ldrd	r6, [ip, #88]	; 0x58
   132b0:	lsr	lr, r2, #24
   132b4:	adds	sl, sl, r4
   132b8:	adc	fp, fp, r5
   132bc:	mov	r4, sl
   132c0:	mov	r5, fp
   132c4:	strd	r6, [sp, #88]	; 0x58
   132c8:	strd	r4, [sp, #72]	; 0x48
   132cc:	eor	r4, r4, r0
   132d0:	eor	r5, r5, r1
   132d4:	add	r1, sp, #472	; 0x1d8
   132d8:	strd	r4, [sp, #56]	; 0x38
   132dc:	ldrd	r4, [r1]
   132e0:	add	r1, sp, #440	; 0x1b8
   132e4:	orr	sl, lr, r3, lsl #8
   132e8:	ldrd	r6, [r1]
   132ec:	add	r1, sp, #456	; 0x1c8
   132f0:	lsr	r3, r3, #24
   132f4:	adds	r4, r4, r6
   132f8:	adc	r5, r5, r7
   132fc:	ldrd	r6, [ip, #80]	; 0x50
   13300:	orr	fp, r3, r2, lsl #8
   13304:	strd	r6, [sp, #64]	; 0x40
   13308:	ldrd	r6, [r1]
   1330c:	add	r1, sp, #424	; 0x1a8
   13310:	ldrd	r0, [r1]
   13314:	adds	r6, r6, r0
   13318:	adc	r7, r7, r1
   1331c:	strd	r6, [sp, #32]
   13320:	ldrd	r6, [ip, #64]	; 0x40
   13324:	ldrd	r0, [sp, #56]	; 0x38
   13328:	ldrd	r2, [sp, #16]
   1332c:	strd	r6, [sp, #80]	; 0x50
   13330:	ldrd	r6, [sp, #88]	; 0x58
   13334:	add	ip, sp, #480	; 0x1e0
   13338:	eor	r6, r6, r0
   1333c:	eor	r7, r7, r1
   13340:	ldrd	r0, [sp, #24]
   13344:	str	r7, [sp, #56]	; 0x38
   13348:	str	r6, [sp, #60]	; 0x3c
   1334c:	adds	r0, r0, r4
   13350:	adc	r1, r1, r5
   13354:	adds	r2, r2, r8
   13358:	mov	r4, r0
   1335c:	mov	r5, r1
   13360:	adc	r3, r3, r9
   13364:	ldrd	r0, [sp, #32]
   13368:	ldrd	r8, [sp]
   1336c:	ldrd	r6, [sp, #64]	; 0x40
   13370:	strd	r4, [sp, #144]	; 0x90
   13374:	adds	r8, r8, r0
   13378:	adc	r9, r9, r1
   1337c:	add	r1, pc, #404	; 0x194
   13380:	ldrd	r0, [r1]
   13384:	strd	r8, [sp, #128]	; 0x80
   13388:	add	r9, pc, #400	; 0x190
   1338c:	ldrd	r8, [r9]
   13390:	eor	r8, r8, r4
   13394:	adds	r4, r2, sl
   13398:	eor	r9, r9, r5
   1339c:	adc	r5, r3, fp
   133a0:	ldrd	r2, [sp, #128]	; 0x80
   133a4:	eor	r6, r6, r8
   133a8:	eor	r7, r7, r9
   133ac:	eor	r0, r0, r2
   133b0:	eor	r1, r1, r3
   133b4:	mov	r8, r6
   133b8:	mov	r9, r7
   133bc:	ldrd	r2, [sp, #8]
   133c0:	ldrd	r6, [sp, #80]	; 0x50
   133c4:	strd	r4, [sp, #168]	; 0xa8
   133c8:	eor	r2, r2, r4
   133cc:	eor	r3, r3, r5
   133d0:	eor	r6, r6, r0
   133d4:	eor	r7, r7, r1
   133d8:	mov	r4, r2
   133dc:	mov	r5, r3
   133e0:	mov	r0, r6
   133e4:	mov	r1, r7
   133e8:	add	r3, pc, #312	; 0x138
   133ec:	ldrd	r2, [r3]
   133f0:	ldrd	r6, [sp, #56]	; 0x38
   133f4:	str	r1, [sp, #96]	; 0x60
   133f8:	add	r1, sp, #352	; 0x160
   133fc:	adds	r2, r2, r6
   13400:	adc	r3, r3, r7
   13404:	ldrd	r6, [ip]
   13408:	str	r9, [sp, #64]	; 0x40
   1340c:	str	r8, [sp, #68]	; 0x44
   13410:	eor	r6, r6, r2
   13414:	eor	r7, r7, r3
   13418:	ldrd	r8, [r1]
   1341c:	strd	r2, [sp, #184]	; 0xb8
   13420:	str	r0, [sp, #100]	; 0x64
   13424:	mov	r2, r6
   13428:	ldrd	r0, [sp, #64]	; 0x40
   1342c:	mov	r3, r7
   13430:	add	r7, pc, #248	; 0xf8
   13434:	ldrd	r6, [r7]
   13438:	lsr	lr, r4, #16
   1343c:	orr	lr, lr, r5, lsl #16
   13440:	adds	r6, r6, r0
   13444:	adc	r7, r7, r1
   13448:	mov	r0, r6
   1344c:	mov	r1, r7
   13450:	add	r7, pc, #224	; 0xe0
   13454:	ldrd	r6, [r7]
   13458:	strd	r0, [sp, #152]	; 0x98
   1345c:	ldrd	r0, [sp, #96]	; 0x60
   13460:	str	lr, [sp, #88]	; 0x58
   13464:	lsr	lr, r5, #16
   13468:	adds	r6, r6, r0
   1346c:	adc	r7, r7, r1
   13470:	add	r1, sp, #472	; 0x1d8
   13474:	strd	r6, [sp, #160]	; 0xa0
   13478:	ldrd	r6, [r1]
   1347c:	ldrd	r0, [sp, #152]	; 0x98
   13480:	orr	lr, lr, r4, lsl #16
   13484:	str	lr, [sp, #92]	; 0x5c
   13488:	add	lr, sp, #456	; 0x1c8
   1348c:	eor	r6, r6, r0
   13490:	eor	r7, r7, r1
   13494:	ldrd	r4, [lr]
   13498:	mov	r0, r6
   1349c:	mov	r1, r7
   134a0:	ldrd	r6, [sp, #160]	; 0xa0
   134a4:	lsr	ip, r2, #24
   134a8:	orr	lr, ip, r3, lsl #8
   134ac:	eor	r4, r4, r6
   134b0:	eor	r5, r5, r7
   134b4:	add	ip, sp, #336	; 0x150
   134b8:	strd	r4, [sp, #120]	; 0x78
   134bc:	ldrd	r4, [ip]
   134c0:	ldrd	r6, [sp, #88]	; 0x58
   134c4:	lsr	r3, r3, #24
   134c8:	strd	r4, [sp, #32]
   134cc:	ldrd	r4, [sp, #48]	; 0x30
   134d0:	add	ip, sp, #304	; 0x130
   134d4:	orr	r3, r3, r2, lsl #8
   134d8:	adds	r4, r4, r6
   134dc:	adc	r5, r5, r7
   134e0:	str	r3, [sp, #140]	; 0x8c
   134e4:	ldrd	r2, [sp, #72]	; 0x48
   134e8:	mov	r6, r4
   134ec:	mov	r7, r5
   134f0:	ldrd	r4, [ip]
   134f4:	adds	r2, r2, r8
   134f8:	strd	r8, [sp, #112]	; 0x70
   134fc:	b	13540 <__assert_fail@plt+0x2254>
   13500:	blcs	fae584 <optarg@@GLIBC_2.4+0xf603dc>
   13504:	blls	16d73c <optarg@@GLIBC_2.4+0x11f594>
   13508:	strbhi	sl, [sl], #1851	; 0x73b
   1350c:	bllt	19fef28 <optarg@@GLIBC_2.4+0x19b0d80>
   13510:	cmnne	lr, #1073741854	; 0x4000001e
   13514:	blpl	ff846980 <optarg@@GLIBC_2.4+0xff7f87d8>
   13518:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1351c:	tstpl	lr, pc, ror r2
   13520:	blx	1082ad6 <optarg@@GLIBC_2.4+0x103492e>
   13524:	svcne	0x0083d9ab
   13528:	svcpl	0x001d36f1
   1352c:	strbge	pc, [pc, #-1338]	; 12ffa <__assert_fail@plt+0x1d0e>	; <UNPREDICTABLE>
   13530:	vcmla.f32	d15, d4, d27[0], #90
   13534:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   13538:	vtbl.8	d12, {d12-d13}, d8
   1353c:	bvs	28cee0 <optarg@@GLIBC_2.4+0x23ed38>
   13540:	strd	r4, [sp, #8]
   13544:	mov	r8, r2
   13548:	mov	r4, r6
   1354c:	mov	r5, r7
   13550:	ldr	r2, [sp, #120]	; 0x78
   13554:	str	lr, [sp, #136]	; 0x88
   13558:	adc	r3, r3, r9
   1355c:	strd	r6, [sp, #200]	; 0xc8
   13560:	eor	r4, r4, sl
   13564:	ldrd	r6, [sp, #120]	; 0x78
   13568:	eor	r5, r5, fp
   1356c:	mov	sl, r4
   13570:	mov	fp, r5
   13574:	mov	r9, r3
   13578:	ldrd	r4, [sp, #136]	; 0x88
   1357c:	lsr	r3, r0, #24
   13580:	orr	r3, r3, r1, lsl #8
   13584:	lsr	r2, r2, #24
   13588:	str	r3, [sp, #80]	; 0x50
   1358c:	orr	r3, r2, r7, lsl #8
   13590:	adds	r4, r4, r8
   13594:	str	r3, [sp, #72]	; 0x48
   13598:	add	r3, sp, #360	; 0x168
   1359c:	adc	r5, r5, r9
   135a0:	ldrd	r8, [sp, #56]	; 0x38
   135a4:	ldrd	r2, [r3]
   135a8:	lsr	r1, r1, #24
   135ac:	eor	r8, r8, r4
   135b0:	eor	r9, r9, r5
   135b4:	orr	r0, r1, r0, lsl #8
   135b8:	strd	r2, [sp, #48]	; 0x30
   135bc:	str	r0, [sp, #84]	; 0x54
   135c0:	mov	r2, r8
   135c4:	ldrd	r0, [sp, #32]
   135c8:	mov	r3, r9
   135cc:	ldrd	r8, [sp, #144]	; 0x90
   135d0:	strd	r4, [sp, #216]	; 0xd8
   135d4:	ldrd	r4, [sp, #8]
   135d8:	adds	r8, r8, r0
   135dc:	adc	r9, r9, r1
   135e0:	ldr	r0, [sp, #120]	; 0x78
   135e4:	strd	r8, [sp, #144]	; 0x90
   135e8:	ldrd	r8, [sp, #128]	; 0x80
   135ec:	lsr	ip, r7, #24
   135f0:	orr	lr, ip, r0, lsl #8
   135f4:	adds	r8, r8, r4
   135f8:	ldrd	r6, [sp, #144]	; 0x90
   135fc:	adc	r9, r9, r5
   13600:	str	lr, [sp, #76]	; 0x4c
   13604:	ldrd	r4, [sp, #80]	; 0x50
   13608:	lsl	r1, fp, #1
   1360c:	orr	lr, r1, sl, lsr #31
   13610:	adds	r4, r4, r6
   13614:	adc	r5, r5, r7
   13618:	str	lr, [sp, #60]	; 0x3c
   1361c:	mov	r6, r4
   13620:	mov	r7, r5
   13624:	lsl	lr, sl, #1
   13628:	ldrd	r4, [sp, #72]	; 0x48
   1362c:	orr	lr, lr, fp, lsr #31
   13630:	ldrd	sl, [sp, #48]	; 0x30
   13634:	ldrd	r0, [sp, #64]	; 0x40
   13638:	adds	r4, r4, r8
   1363c:	lsr	ip, r2, #16
   13640:	str	lr, [sp, #56]	; 0x38
   13644:	adc	r5, r5, r9
   13648:	orr	lr, ip, r3, lsl #16
   1364c:	adds	sl, sl, r4
   13650:	lsr	r3, r3, #16
   13654:	eor	r0, r0, r6
   13658:	adc	fp, fp, r5
   1365c:	mov	r8, r4
   13660:	mov	r9, r5
   13664:	orr	r3, r3, r2, lsl #16
   13668:	ldrd	r4, [sp, #56]	; 0x38
   1366c:	eor	r1, r1, r7
   13670:	str	lr, [sp, #144]	; 0x90
   13674:	str	r3, [sp, #148]	; 0x94
   13678:	lsr	ip, r0, #16
   1367c:	ldrd	r2, [sp, #144]	; 0x90
   13680:	adds	r4, r4, sl
   13684:	orr	lr, ip, r1, lsl #16
   13688:	lsr	r1, r1, #16
   1368c:	adc	r5, r5, fp
   13690:	str	lr, [sp, #120]	; 0x78
   13694:	orr	lr, r1, r0, lsl #16
   13698:	eor	r2, r2, r4
   1369c:	eor	r3, r3, r5
   136a0:	str	lr, [sp, #124]	; 0x7c
   136a4:	ldrd	r0, [sp, #120]	; 0x78
   136a8:	strd	r6, [sp, #208]	; 0xd0
   136ac:	mov	r6, r3
   136b0:	mov	r7, r2
   136b4:	ldrd	r2, [sp, #152]	; 0x98
   136b8:	mov	sl, r4
   136bc:	mov	fp, r5
   136c0:	adds	r2, r2, r0
   136c4:	adc	r3, r3, r1
   136c8:	adds	r0, r2, r6
   136cc:	adc	r1, r3, r7
   136d0:	mov	r4, r0
   136d4:	mov	r5, r1
   136d8:	ldrd	r0, [sp, #56]	; 0x38
   136dc:	strd	r4, [sp, #192]	; 0xc0
   136e0:	add	ip, sp, #368	; 0x170
   136e4:	eor	r0, r0, r4
   136e8:	eor	r1, r1, r5
   136ec:	ldrd	r4, [sp, #96]	; 0x60
   136f0:	eor	r4, r4, r8
   136f4:	eor	r5, r5, r9
   136f8:	mov	r8, r4
   136fc:	mov	r9, r5
   13700:	ldrd	r4, [ip]
   13704:	lsr	ip, r0, #24
   13708:	lsr	lr, r8, #16
   1370c:	strd	r4, [sp, #56]	; 0x38
   13710:	ldrd	r4, [sp, #80]	; 0x50
   13714:	orr	lr, lr, r9, lsl #16
   13718:	str	lr, [sp, #80]	; 0x50
   1371c:	eor	r4, r4, r2
   13720:	mov	r2, r4
   13724:	eor	r5, r5, r3
   13728:	add	r4, sp, #376	; 0x178
   1372c:	mov	r3, r5
   13730:	orr	r5, ip, r1, lsl #8
   13734:	str	r5, [sp, #152]	; 0x98
   13738:	ldrd	r4, [r4]
   1373c:	lsr	ip, r1, #24
   13740:	orr	lr, ip, r0, lsl #8
   13744:	lsr	r1, r9, #16
   13748:	str	lr, [sp, #156]	; 0x9c
   1374c:	lsl	r0, r3, #1
   13750:	orr	lr, r1, r8, lsl #16
   13754:	strd	r4, [sp, #64]	; 0x40
   13758:	ldrd	r4, [sp, #56]	; 0x38
   1375c:	str	lr, [sp, #84]	; 0x54
   13760:	orr	lr, r0, r2, lsr #31
   13764:	ldrd	r0, [sp, #152]	; 0x98
   13768:	adds	r4, r4, sl
   1376c:	adc	r5, r5, fp
   13770:	adds	r0, r0, r4
   13774:	adc	r1, r1, r5
   13778:	mov	sl, r0
   1377c:	mov	fp, r1
   13780:	ldrd	r4, [sp, #80]	; 0x50
   13784:	ldrd	r0, [sp, #160]	; 0xa0
   13788:	lsl	r2, r2, #1
   1378c:	orr	r3, r2, r3, lsr #31
   13790:	adds	r4, r4, r0
   13794:	adc	r5, r5, r1
   13798:	mov	r0, r4
   1379c:	mov	r1, r5
   137a0:	str	lr, [sp, #132]	; 0x84
   137a4:	mov	r2, sl
   137a8:	str	r3, [sp, #128]	; 0x80
   137ac:	ldrd	r4, [sp, #64]	; 0x40
   137b0:	strd	sl, [sp, #224]	; 0xe0
   137b4:	mov	r3, fp
   137b8:	ldrd	sl, [sp, #168]	; 0xa8
   137bc:	eor	r2, r2, r6
   137c0:	eor	r3, r3, r7
   137c4:	adds	sl, sl, r4
   137c8:	adc	fp, fp, r5
   137cc:	mov	r8, r2
   137d0:	mov	r9, r3
   137d4:	mov	r2, sl
   137d8:	mov	r3, fp
   137dc:	ldrd	sl, [sp, #72]	; 0x48
   137e0:	strd	r0, [sp, #176]	; 0xb0
   137e4:	lsr	ip, r9, #16
   137e8:	eor	sl, sl, r0
   137ec:	eor	fp, fp, r1
   137f0:	mov	r6, sl
   137f4:	mov	r7, fp
   137f8:	ldrd	sl, [sp, #128]	; 0x80
   137fc:	ldrd	r0, [sp, #80]	; 0x50
   13800:	lsl	lr, r6, #1
   13804:	adds	sl, sl, r2
   13808:	adc	fp, fp, r3
   1380c:	add	r2, sp, #408	; 0x198
   13810:	eor	r0, r0, sl
   13814:	eor	r1, r1, fp
   13818:	strd	sl, [sp, #240]	; 0xf0
   1381c:	mov	sl, r0
   13820:	mov	fp, r1
   13824:	ldrd	r0, [r2]
   13828:	lsr	r3, r8, #16
   1382c:	lsl	r2, r7, #1
   13830:	orr	r3, r3, r9, lsl #16
   13834:	strd	r0, [sp, #96]	; 0x60
   13838:	str	r3, [sp, #160]	; 0xa0
   1383c:	ldrd	r0, [sp, #184]	; 0xb8
   13840:	str	fp, [sp, #168]	; 0xa8
   13844:	orr	fp, r2, r6, lsr #31
   13848:	ldrd	r2, [sp, #144]	; 0x90
   1384c:	str	sl, [sp, #172]	; 0xac
   13850:	orr	sl, lr, r7, lsr #31
   13854:	adds	r0, r0, r2
   13858:	adc	r1, r1, r3
   1385c:	orr	r3, ip, r8, lsl #16
   13860:	str	r3, [sp, #164]	; 0xa4
   13864:	ldrd	r8, [sp, #160]	; 0xa0
   13868:	ldrd	r2, [sp, #192]	; 0xc0
   1386c:	ldrd	r6, [sp, #216]	; 0xd8
   13870:	add	ip, sp, #392	; 0x188
   13874:	adds	r2, r2, r8
   13878:	adc	r3, r3, r9
   1387c:	ldrd	r8, [sp, #120]	; 0x78
   13880:	strd	r2, [sp, #184]	; 0xb8
   13884:	ldrd	r2, [sp, #168]	; 0xa8
   13888:	adds	r2, r2, r0
   1388c:	adc	r3, r3, r1
   13890:	strd	r2, [sp, #192]	; 0xc0
   13894:	ldrd	r2, [sp, #96]	; 0x60
   13898:	adds	r6, r6, r2
   1389c:	adc	r7, r7, r3
   138a0:	adds	r2, r6, sl
   138a4:	adc	r3, r7, fp
   138a8:	ldrd	r6, [sp, #136]	; 0x88
   138ac:	eor	r8, r8, r2
   138b0:	eor	r9, r9, r3
   138b4:	eor	r6, r6, r0
   138b8:	eor	r7, r7, r1
   138bc:	mov	r1, r7
   138c0:	mov	r0, r6
   138c4:	ldrd	r6, [ip]
   138c8:	str	r9, [sp, #72]	; 0x48
   138cc:	str	r8, [sp, #76]	; 0x4c
   138d0:	ldrd	r4, [sp, #72]	; 0x48
   138d4:	strd	r6, [sp, #80]	; 0x50
   138d8:	ldrd	r6, [sp, #200]	; 0xc8
   138dc:	lsl	ip, r1, #1
   138e0:	orr	r9, ip, r0, lsr #31
   138e4:	adds	r6, r6, r4
   138e8:	adc	r7, r7, r5
   138ec:	lsl	r0, r0, #1
   138f0:	strd	r6, [sp, #248]	; 0xf8
   138f4:	eor	r6, r6, sl
   138f8:	eor	r7, r7, fp
   138fc:	mov	r4, r6
   13900:	mov	r5, r7
   13904:	orr	r8, r0, r1, lsr #31
   13908:	ldrd	r6, [sp, #208]	; 0xd0
   1390c:	ldrd	r0, [sp, #80]	; 0x50
   13910:	lsr	ip, r4, #24
   13914:	adds	r6, r6, r0
   13918:	adc	r7, r7, r1
   1391c:	mov	sl, r6
   13920:	add	r1, sp, #416	; 0x1a0
   13924:	adds	r0, sl, r8
   13928:	mov	fp, r7
   1392c:	ldrd	r6, [r1]
   13930:	adc	r1, fp, r9
   13934:	mov	sl, r0
   13938:	mov	fp, r1
   1393c:	ldrd	r0, [sp, #88]	; 0x58
   13940:	strd	sl, [sp, #208]	; 0xd0
   13944:	strd	r6, [sp, #120]	; 0x78
   13948:	eor	r1, r1, fp
   1394c:	eor	r0, r0, sl
   13950:	str	r1, [sp, #144]	; 0x90
   13954:	orr	sl, ip, r5, lsl #8
   13958:	adds	r6, r6, r2
   1395c:	lsr	r1, r5, #24
   13960:	orr	fp, r1, r4, lsl #8
   13964:	adc	r7, r7, r3
   13968:	adds	r6, r6, sl
   1396c:	adc	r7, r7, fp
   13970:	str	r0, [sp, #148]	; 0x94
   13974:	ldrd	r4, [sp, #144]	; 0x90
   13978:	ldrd	r0, [sp, #176]	; 0xb0
   1397c:	ldrd	r2, [sp, #192]	; 0xc0
   13980:	strd	r6, [sp, #200]	; 0xc8
   13984:	ldrd	r6, [sp, #128]	; 0x80
   13988:	adds	r0, r0, r4
   1398c:	adc	r1, r1, r5
   13990:	eor	r6, r6, r2
   13994:	eor	r7, r7, r3
   13998:	ldrd	r4, [sp, #72]	; 0x48
   1399c:	ldrd	r2, [sp, #200]	; 0xc8
   139a0:	strd	r0, [sp, #216]	; 0xd8
   139a4:	eor	r0, r0, r8
   139a8:	eor	r5, r5, r3
   139ac:	add	r3, sp, #384	; 0x180
   139b0:	eor	r4, r4, r2
   139b4:	ldrd	r2, [r3]
   139b8:	eor	r1, r1, r9
   139bc:	ldrd	r8, [sp, #240]	; 0xf0
   139c0:	strd	r2, [sp, #72]	; 0x48
   139c4:	lsr	r3, r6, #24
   139c8:	orr	r3, r3, r7, lsl #8
   139cc:	str	r3, [sp, #136]	; 0x88
   139d0:	add	r3, sp, #400	; 0x190
   139d4:	lsr	ip, r4, #16
   139d8:	ldrd	r2, [r3]
   139dc:	orr	lr, ip, r5, lsl #16
   139e0:	lsr	ip, r7, #24
   139e4:	strd	r2, [sp, #88]	; 0x58
   139e8:	ldrd	r2, [sp, #72]	; 0x48
   139ec:	str	lr, [sp, #176]	; 0xb0
   139f0:	orr	lr, ip, r6, lsl #8
   139f4:	adds	r8, r8, r2
   139f8:	adc	r9, r9, r3
   139fc:	ldrd	r2, [sp, #88]	; 0x58
   13a00:	strd	r8, [sp, #128]	; 0x80
   13a04:	ldrd	r8, [sp, #208]	; 0xd0
   13a08:	str	lr, [sp, #140]	; 0x8c
   13a0c:	ldrd	r6, [sp, #136]	; 0x88
   13a10:	adds	r8, r8, r2
   13a14:	adc	r9, r9, r3
   13a18:	ldrd	r2, [sp, #152]	; 0x98
   13a1c:	strd	r8, [sp, #208]	; 0xd0
   13a20:	ldrd	r8, [sp, #184]	; 0xb8
   13a24:	lsr	ip, r0, #24
   13a28:	orr	lr, ip, r1, lsl #8
   13a2c:	eor	r2, r2, r8
   13a30:	eor	r3, r3, r9
   13a34:	ldrd	r8, [sp, #128]	; 0x80
   13a38:	lsr	ip, r5, #16
   13a3c:	str	lr, [sp, #152]	; 0x98
   13a40:	adds	r8, r8, r6
   13a44:	adc	r9, r9, r7
   13a48:	ldrd	r6, [sp, #168]	; 0xa8
   13a4c:	orr	lr, ip, r4, lsl #16
   13a50:	str	lr, [sp, #180]	; 0xb4
   13a54:	eor	r6, r6, r8
   13a58:	eor	r7, r7, r9
   13a5c:	ldrd	r4, [sp, #248]	; 0xf8
   13a60:	strd	r6, [sp, #168]	; 0xa8
   13a64:	ldrd	r6, [sp, #176]	; 0xb0
   13a68:	lsr	r1, r1, #24
   13a6c:	orr	lr, r1, r0, lsl #8
   13a70:	adds	r4, r4, r6
   13a74:	str	lr, [sp, #156]	; 0x9c
   13a78:	adc	r5, r5, r7
   13a7c:	ldrd	r0, [sp, #208]	; 0xd0
   13a80:	ldrd	r6, [sp, #152]	; 0x98
   13a84:	strd	r4, [sp, #248]	; 0xf8
   13a88:	eor	r4, r4, sl
   13a8c:	adds	r0, r0, r6
   13a90:	adc	r1, r1, r7
   13a94:	eor	r5, r5, fp
   13a98:	mov	sl, r4
   13a9c:	mov	fp, r5
   13aa0:	mov	r4, r0
   13aa4:	mov	r5, r1
   13aa8:	ldrd	r0, [sp, #144]	; 0x90
   13aac:	ldrd	r6, [sp, #168]	; 0xa8
   13ab0:	strd	r4, [sp, #240]	; 0xf0
   13ab4:	eor	r0, r0, r4
   13ab8:	eor	r1, r1, r5
   13abc:	lsl	lr, r3, #1
   13ac0:	ldrd	r4, [sp, #24]
   13ac4:	lsr	ip, r6, #16
   13ac8:	orr	lr, lr, r2, lsr #31
   13acc:	lsl	r2, r2, #1
   13ad0:	orr	r3, r2, r3, lsr #31
   13ad4:	orr	r2, ip, r7, lsl #16
   13ad8:	adds	r4, r4, r8
   13adc:	str	r2, [sp, #144]	; 0x90
   13ae0:	lsr	r2, r7, #16
   13ae4:	adc	r5, r5, r9
   13ae8:	orr	r2, r2, r6, lsl #16
   13aec:	ldrd	r8, [sp, #224]	; 0xe0
   13af0:	ldrd	r6, [sp, #96]	; 0x60
   13af4:	str	lr, [sp, #132]	; 0x84
   13af8:	str	r3, [sp, #128]	; 0x80
   13afc:	adds	r8, r8, r6
   13b00:	adc	r9, r9, r7
   13b04:	ldrd	r6, [sp, #128]	; 0x80
   13b08:	lsl	r3, fp, #1
   13b0c:	str	r2, [sp, #148]	; 0x94
   13b10:	adds	r6, r6, r4
   13b14:	strd	r8, [sp, #168]	; 0xa8
   13b18:	adc	r7, r7, r5
   13b1c:	orr	r9, r3, sl, lsr #31
   13b20:	ldrd	r4, [sp, #144]	; 0x90
   13b24:	ldrd	r2, [sp, #192]	; 0xc0
   13b28:	strd	r6, [sp, #208]	; 0xd0
   13b2c:	lsr	ip, r0, #16
   13b30:	adds	r6, r4, r2
   13b34:	adc	r7, r5, r3
   13b38:	ldrd	r2, [sp, #136]	; 0x88
   13b3c:	strd	r6, [sp, #224]	; 0xe0
   13b40:	eor	r2, r2, r6
   13b44:	orr	r6, ip, r1, lsl #16
   13b48:	lsl	ip, sl, #1
   13b4c:	orr	r8, ip, fp, lsr #31
   13b50:	ldrd	sl, [sp, #168]	; 0xa8
   13b54:	add	ip, sp, #256	; 0x100
   13b58:	lsr	r1, r1, #16
   13b5c:	adds	sl, sl, r8
   13b60:	adc	fp, fp, r9
   13b64:	eor	r4, r4, sl
   13b68:	strd	sl, [ip]
   13b6c:	eor	r5, r5, fp
   13b70:	ldrd	sl, [sp, #208]	; 0xd0
   13b74:	eor	r3, r3, r7
   13b78:	orr	r7, r1, r0, lsl #16
   13b7c:	eor	sl, sl, r6
   13b80:	eor	fp, fp, r7
   13b84:	mov	r0, sl
   13b88:	mov	r1, fp
   13b8c:	ldrd	sl, [sp, #216]	; 0xd8
   13b90:	lsl	ip, r3, #1
   13b94:	orr	lr, ip, r2, lsr #31
   13b98:	adds	sl, sl, r6
   13b9c:	adc	fp, fp, r7
   13ba0:	lsl	r2, r2, #1
   13ba4:	strd	sl, [sp, #192]	; 0xc0
   13ba8:	str	r1, [sp, #168]	; 0xa8
   13bac:	str	r0, [sp, #172]	; 0xac
   13bb0:	ldrd	sl, [sp, #168]	; 0xa8
   13bb4:	ldrd	r0, [sp, #248]	; 0xf8
   13bb8:	ldrd	r6, [sp, #56]	; 0x38
   13bbc:	str	r5, [sp, #144]	; 0x90
   13bc0:	adds	r0, r0, sl
   13bc4:	adc	r1, r1, fp
   13bc8:	ldrd	sl, [sp, #240]	; 0xf0
   13bcc:	str	r4, [sp, #148]	; 0x94
   13bd0:	orr	r3, r2, r3, lsr #31
   13bd4:	adds	r6, r6, sl
   13bd8:	adc	r7, r7, fp
   13bdc:	ldrd	sl, [sp, #128]	; 0x80
   13be0:	str	r3, [sp, #136]	; 0x88
   13be4:	mov	r2, r6
   13be8:	mov	r3, r7
   13bec:	eor	sl, sl, r0
   13bf0:	eor	fp, fp, r1
   13bf4:	ldrd	r6, [sp, #192]	; 0xc0
   13bf8:	strd	r0, [sp, #216]	; 0xd8
   13bfc:	ldrd	r0, [sp, #144]	; 0x90
   13c00:	str	lr, [sp, #140]	; 0x8c
   13c04:	mov	r4, sl
   13c08:	adds	r6, r6, r0
   13c0c:	adc	r7, r7, r1
   13c10:	mov	r0, r6
   13c14:	mov	r1, r7
   13c18:	mov	r5, fp
   13c1c:	strd	r0, [sp, #240]	; 0xf0
   13c20:	eor	r0, r0, r8
   13c24:	eor	r1, r1, r9
   13c28:	ldrd	r8, [sp, #136]	; 0x88
   13c2c:	ldrd	sl, [sp, #176]	; 0xb0
   13c30:	add	ip, sp, #264	; 0x108
   13c34:	adds	r8, r8, r2
   13c38:	adc	r9, r9, r3
   13c3c:	mov	r2, r8
   13c40:	mov	r3, r9
   13c44:	mov	r6, r8
   13c48:	mov	r7, r9
   13c4c:	eor	r6, r6, sl
   13c50:	eor	r7, r7, fp
   13c54:	strd	r2, [ip]
   13c58:	ldrd	sl, [sp, #208]	; 0xd0
   13c5c:	mov	r2, r6
   13c60:	mov	r3, r7
   13c64:	ldrd	r6, [sp, #48]	; 0x30
   13c68:	lsr	lr, r4, #24
   13c6c:	lsr	ip, r0, #24
   13c70:	adds	r6, r6, sl
   13c74:	add	sl, sp, #256	; 0x100
   13c78:	adc	r7, r7, fp
   13c7c:	mov	r8, r6
   13c80:	mov	r9, r7
   13c84:	ldrd	sl, [sl]
   13c88:	ldrd	r6, [sp, #64]	; 0x40
   13c8c:	orr	lr, lr, r5, lsl #8
   13c90:	str	lr, [sp, #176]	; 0xb0
   13c94:	adds	sl, sl, r6
   13c98:	adc	fp, fp, r7
   13c9c:	mov	r6, sl
   13ca0:	mov	r7, fp
   13ca4:	ldrd	sl, [sp, #152]	; 0x98
   13ca8:	strd	r6, [sp, #208]	; 0xd0
   13cac:	ldrd	r6, [sp, #192]	; 0xc0
   13cb0:	str	r3, [sp, #152]	; 0x98
   13cb4:	str	r2, [sp, #156]	; 0x9c
   13cb8:	eor	r7, r7, fp
   13cbc:	eor	r6, r6, sl
   13cc0:	ldrd	r2, [sp, #184]	; 0xb8
   13cc4:	ldrd	sl, [sp, #152]	; 0x98
   13cc8:	orr	lr, ip, r1, lsl #8
   13ccc:	add	ip, sp, #272	; 0x110
   13cd0:	adds	r2, r2, sl
   13cd4:	adc	r3, r3, fp
   13cd8:	str	lr, [sp, #128]	; 0x80
   13cdc:	ldrd	sl, [sp, #136]	; 0x88
   13ce0:	strd	r2, [ip]
   13ce4:	lsr	ip, r5, #24
   13ce8:	orr	lr, ip, r4, lsl #8
   13cec:	str	lr, [sp, #180]	; 0xb4
   13cf0:	mov	r4, r8
   13cf4:	mov	r5, r9
   13cf8:	ldrd	r8, [sp, #176]	; 0xb0
   13cfc:	lsr	r1, r1, #24
   13d00:	eor	sl, sl, r2
   13d04:	eor	fp, fp, r3
   13d08:	orr	lr, r1, r0, lsl #8
   13d0c:	adds	r4, r4, r8
   13d10:	str	lr, [sp, #132]	; 0x84
   13d14:	strd	sl, [sp, #184]	; 0xb8
   13d18:	adc	r5, r5, r9
   13d1c:	ldrd	sl, [sp, #168]	; 0xa8
   13d20:	ldrd	r8, [sp, #128]	; 0x80
   13d24:	ldrd	r0, [sp, #208]	; 0xd0
   13d28:	add	r3, sp, #256	; 0x100
   13d2c:	eor	sl, sl, r4
   13d30:	adds	r0, r0, r8
   13d34:	eor	fp, fp, r5
   13d38:	strd	r4, [r3]
   13d3c:	adc	r1, r1, r9
   13d40:	mov	r4, sl
   13d44:	mov	r5, fp
   13d48:	ldrd	sl, [sp, #144]	; 0x90
   13d4c:	mov	r8, r0
   13d50:	mov	r9, r1
   13d54:	add	r3, sp, #264	; 0x108
   13d58:	eor	sl, sl, r8
   13d5c:	eor	fp, fp, r9
   13d60:	ldrd	r2, [r3]
   13d64:	strd	r8, [sp, #248]	; 0xf8
   13d68:	ldrd	r8, [sp, #120]	; 0x78
   13d6c:	lsr	lr, r4, #16
   13d70:	orr	lr, lr, r5, lsl #16
   13d74:	adds	r2, r2, r8
   13d78:	adc	r3, r3, r9
   13d7c:	mov	r9, r3
   13d80:	ldr	r3, [sp, #184]	; 0xb8
   13d84:	mov	r1, fp
   13d88:	lsl	ip, r7, #1
   13d8c:	str	lr, [sp, #144]	; 0x90
   13d90:	lsr	lr, r5, #16
   13d94:	orr	fp, ip, r6, lsr #31
   13d98:	orr	lr, lr, r4, lsl #16
   13d9c:	lsr	ip, sl, #16
   13da0:	str	lr, [sp, #148]	; 0x94
   13da4:	orr	lr, ip, r1, lsl #16
   13da8:	lsr	ip, r3, #24
   13dac:	ldr	r3, [sp, #188]	; 0xbc
   13db0:	lsl	r6, r6, #1
   13db4:	ldrd	r4, [sp, #144]	; 0x90
   13db8:	mov	r0, sl
   13dbc:	orr	sl, r6, r7, lsr #31
   13dc0:	ldrd	r6, [sp, #216]	; 0xd8
   13dc4:	str	lr, [sp, #136]	; 0x88
   13dc8:	lsr	r1, r1, #16
   13dcc:	orr	lr, ip, r3, lsl #8
   13dd0:	str	lr, [sp, #168]	; 0xa8
   13dd4:	orr	lr, r1, r0, lsl #16
   13dd8:	adds	r6, r6, r4
   13ddc:	str	lr, [sp, #140]	; 0x8c
   13de0:	adc	r7, r7, r5
   13de4:	mov	r8, r2
   13de8:	ldrd	r4, [sp, #136]	; 0x88
   13dec:	ldrd	r0, [sp, #240]	; 0xf0
   13df0:	ldr	r2, [sp, #184]	; 0xb8
   13df4:	lsr	r3, r3, #24
   13df8:	adds	r0, r0, r4
   13dfc:	orr	r3, r3, r2, lsl #8
   13e00:	adc	r1, r1, r5
   13e04:	str	r3, [sp, #172]	; 0xac
   13e08:	ldrd	r4, [sp, #168]	; 0xa8
   13e0c:	ldrd	r2, [sp, #88]	; 0x58
   13e10:	strd	r0, [sp, #208]	; 0xd0
   13e14:	ldrd	r0, [sp, #200]	; 0xc8
   13e18:	adds	r4, r4, r8
   13e1c:	adc	r5, r5, r9
   13e20:	adds	r0, r0, r2
   13e24:	adc	r1, r1, r3
   13e28:	ldrd	r2, [sp, #160]	; 0xa0
   13e2c:	adds	r0, r0, sl
   13e30:	adc	r1, r1, fp
   13e34:	eor	r2, r2, r0
   13e38:	eor	r3, r3, r1
   13e3c:	strd	r4, [sp, #192]	; 0xc0
   13e40:	mov	r4, r2
   13e44:	strd	r6, [sp, #216]	; 0xd8
   13e48:	mov	r2, r3
   13e4c:	mov	r3, r4
   13e50:	ldrd	r4, [sp, #224]	; 0xe0
   13e54:	ldrd	r6, [sp, #40]	; 0x28
   13e58:	adds	r4, r4, r2
   13e5c:	adc	r5, r5, r3
   13e60:	adds	r6, r6, r0
   13e64:	strd	r4, [sp, #184]	; 0xb8
   13e68:	eor	r4, r4, sl
   13e6c:	eor	r5, r5, fp
   13e70:	lsr	ip, r4, #24
   13e74:	orr	r8, ip, r5, lsl #8
   13e78:	lsr	ip, r5, #24
   13e7c:	orr	r9, ip, r4, lsl #8
   13e80:	adc	r7, r7, r1
   13e84:	adds	sl, r6, r8
   13e88:	adc	fp, r7, r9
   13e8c:	ldrd	r0, [sp, #152]	; 0x98
   13e90:	mov	r6, sl
   13e94:	mov	r7, fp
   13e98:	ldrd	sl, [sp, #192]	; 0xc0
   13e9c:	strd	r6, [sp, #240]	; 0xf0
   13ea0:	eor	r0, r0, sl
   13ea4:	eor	r1, r1, fp
   13ea8:	mov	sl, r6
   13eac:	mov	fp, r7
   13eb0:	eor	sl, sl, r2
   13eb4:	eor	fp, fp, r3
   13eb8:	mov	r4, r0
   13ebc:	mov	r5, r1
   13ec0:	mov	r2, sl
   13ec4:	mov	r3, fp
   13ec8:	ldrd	r0, [sp, #176]	; 0xb0
   13ecc:	ldrd	sl, [sp, #216]	; 0xd8
   13ed0:	lsr	lr, r4, #16
   13ed4:	orr	lr, lr, r5, lsl #16
   13ed8:	eor	r1, r1, fp
   13edc:	eor	r0, r0, sl
   13ee0:	lsl	ip, r1, #1
   13ee4:	orr	r7, ip, r0, lsr #31
   13ee8:	lsl	r0, r0, #1
   13eec:	str	r7, [sp, #156]	; 0x9c
   13ef0:	ldrd	sl, [sp, #8]
   13ef4:	orr	r7, r0, r1, lsr #31
   13ef8:	ldrd	r0, [sp, #248]	; 0xf8
   13efc:	str	r7, [sp, #152]	; 0x98
   13f00:	ldrd	r6, [sp, #128]	; 0x80
   13f04:	adds	sl, sl, r0
   13f08:	adc	fp, fp, r1
   13f0c:	ldrd	r0, [sp, #208]	; 0xd0
   13f10:	lsr	ip, r2, #16
   13f14:	str	lr, [sp, #160]	; 0xa0
   13f18:	eor	r6, r6, r0
   13f1c:	eor	r7, r7, r1
   13f20:	ldrd	r0, [sp, #152]	; 0x98
   13f24:	adds	r0, r0, sl
   13f28:	adc	r1, r1, fp
   13f2c:	strd	r0, [sp, #200]	; 0xc8
   13f30:	orr	r0, ip, r3, lsl #16
   13f34:	lsr	ip, r5, #16
   13f38:	orr	lr, ip, r4, lsl #16
   13f3c:	add	ip, sp, #272	; 0x110
   13f40:	str	lr, [sp, #164]	; 0xa4
   13f44:	ldrd	sl, [ip]
   13f48:	ldrd	r4, [sp, #160]	; 0xa0
   13f4c:	lsr	r3, r3, #16
   13f50:	orr	r1, r3, r2, lsl #16
   13f54:	adds	sl, sl, r4
   13f58:	adc	fp, fp, r5
   13f5c:	ldrd	r4, [sp, #168]	; 0xa8
   13f60:	ldrd	r2, [sp, #184]	; 0xb8
   13f64:	strd	sl, [sp, #224]	; 0xe0
   13f68:	eor	sl, sl, r4
   13f6c:	eor	fp, fp, r5
   13f70:	mov	r4, sl
   13f74:	mov	r5, fp
   13f78:	ldrd	sl, [sp, #200]	; 0xc8
   13f7c:	adds	r2, r2, r0
   13f80:	lsl	ip, r7, #1
   13f84:	adc	r3, r3, r1
   13f88:	orr	lr, ip, r6, lsr #31
   13f8c:	eor	fp, fp, r1
   13f90:	lsl	ip, r6, #1
   13f94:	lsl	r1, r5, #1
   13f98:	add	r6, sp, #256	; 0x100
   13f9c:	orr	r1, r1, r4, lsr #31
   13fa0:	strd	r2, [sp, #248]	; 0xf8
   13fa4:	eor	sl, sl, r0
   13fa8:	eor	r2, r2, r8
   13fac:	eor	r3, r3, r9
   13fb0:	str	r1, [sp, #172]	; 0xac
   13fb4:	ldrd	r8, [r6]
   13fb8:	ldrd	r0, [sp]
   13fbc:	str	lr, [sp, #132]	; 0x84
   13fc0:	orr	lr, ip, r7, lsr #31
   13fc4:	adds	r0, r0, r8
   13fc8:	adc	r1, r1, r9
   13fcc:	str	fp, [sp, #184]	; 0xb8
   13fd0:	str	sl, [sp, #188]	; 0xbc
   13fd4:	str	lr, [sp, #128]	; 0x80
   13fd8:	ldrd	r8, [sp, #72]	; 0x48
   13fdc:	ldrd	sl, [sp, #192]	; 0xc0
   13fe0:	lsl	lr, r4, #1
   13fe4:	lsl	ip, r3, #1
   13fe8:	mov	r7, r1
   13fec:	orr	r1, lr, r5, lsr #31
   13ff0:	adds	r8, r8, sl
   13ff4:	str	r1, [sp, #168]	; 0xa8
   13ff8:	orr	r1, ip, r2, lsr #31
   13ffc:	adc	r9, r9, fp
   14000:	mov	r6, r0
   14004:	str	r1, [sp, #180]	; 0xb4
   14008:	ldrd	sl, [sp, #32]
   1400c:	ldrd	r0, [sp, #240]	; 0xf0
   14010:	lsl	r2, r2, #1
   14014:	orr	r3, r2, r3, lsr #31
   14018:	adds	sl, sl, r0
   1401c:	adc	fp, fp, r1
   14020:	str	r3, [sp, #176]	; 0xb0
   14024:	ldrd	r0, [sp, #224]	; 0xe0
   14028:	ldrd	r2, [sp, #184]	; 0xb8
   1402c:	ldrd	r4, [sp, #168]	; 0xa8
   14030:	add	ip, sp, #264	; 0x108
   14034:	adds	r0, r0, r2
   14038:	adc	r1, r1, r3
   1403c:	mov	r2, r0
   14040:	mov	r3, r1
   14044:	ldrd	r0, [sp, #128]	; 0x80
   14048:	adds	r4, r4, r6
   1404c:	adc	r5, r5, r7
   14050:	adds	r0, r0, sl
   14054:	adc	r1, r1, fp
   14058:	mov	sl, r0
   1405c:	mov	fp, r1
   14060:	ldrd	r0, [sp, #176]	; 0xb0
   14064:	strd	r2, [sp, #224]	; 0xe0
   14068:	strd	sl, [ip]
   1406c:	adds	r0, r0, r8
   14070:	adc	r1, r1, r9
   14074:	ldrd	r8, [sp, #152]	; 0x98
   14078:	mov	r6, r0
   1407c:	mov	r7, r1
   14080:	eor	r8, r8, r2
   14084:	eor	r9, r9, r3
   14088:	mov	r2, r8
   1408c:	mov	r3, r9
   14090:	ldrd	r8, [sp, #136]	; 0x88
   14094:	ldrd	r0, [sp, #160]	; 0xa0
   14098:	strd	r4, [sp, #152]	; 0x98
   1409c:	eor	r8, r8, r4
   140a0:	eor	r9, r9, r5
   140a4:	mov	r4, r8
   140a8:	mov	r5, r9
   140ac:	ldrd	r8, [sp, #144]	; 0x90
   140b0:	eor	r0, r0, sl
   140b4:	eor	r1, r1, fp
   140b8:	mov	sl, r6
   140bc:	mov	fp, r7
   140c0:	eor	sl, sl, r8
   140c4:	eor	fp, fp, r9
   140c8:	add	ip, sp, #256	; 0x100
   140cc:	str	fp, [sp, #160]	; 0xa0
   140d0:	str	sl, [sp, #164]	; 0xa4
   140d4:	str	r1, [sp, #192]	; 0xc0
   140d8:	ldrd	sl, [sp, #200]	; 0xc8
   140dc:	str	r0, [sp, #196]	; 0xc4
   140e0:	ldrd	r0, [sp, #80]	; 0x50
   140e4:	strd	r6, [ip]
   140e8:	lsr	ip, r2, #24
   140ec:	orr	lr, ip, r3, lsl #8
   140f0:	lsr	r3, r3, #24
   140f4:	adds	r0, r0, sl
   140f8:	str	r5, [sp, #144]	; 0x90
   140fc:	str	r4, [sp, #148]	; 0x94
   14100:	orr	r3, r3, r2, lsl #8
   14104:	adc	r1, r1, fp
   14108:	str	r3, [sp, #140]	; 0x8c
   1410c:	ldrd	sl, [sp, #144]	; 0x90
   14110:	ldrd	r2, [sp, #248]	; 0xf8
   14114:	str	lr, [sp, #136]	; 0x88
   14118:	mov	r4, r0
   1411c:	adds	r2, r2, sl
   14120:	adc	r3, r3, fp
   14124:	ldrd	sl, [sp, #208]	; 0xd0
   14128:	ldrd	r8, [sp, #160]	; 0xa0
   1412c:	mov	r5, r1
   14130:	ldrd	r0, [sp, #192]	; 0xc0
   14134:	adds	sl, sl, r8
   14138:	adc	fp, fp, r9
   1413c:	mov	r8, sl
   14140:	mov	r9, fp
   14144:	ldrd	sl, [sp, #216]	; 0xd8
   14148:	strd	r2, [sp, #240]	; 0xf0
   1414c:	strd	r8, [sp, #248]	; 0xf8
   14150:	adds	sl, sl, r0
   14154:	adc	fp, fp, r1
   14158:	ldrd	r0, [sp, #136]	; 0x88
   1415c:	adds	r4, r4, r0
   14160:	adc	r5, r5, r1
   14164:	ldrd	r0, [sp, #168]	; 0xa8
   14168:	mov	r7, r5
   1416c:	mov	r6, r4
   14170:	eor	r0, r0, r2
   14174:	eor	r1, r1, r3
   14178:	mov	r2, r0
   1417c:	mov	r3, r1
   14180:	ldrd	r0, [sp, #128]	; 0x80
   14184:	strd	r2, [sp, #200]	; 0xc8
   14188:	ldrd	r2, [sp, #176]	; 0xb0
   1418c:	strd	r6, [sp, #208]	; 0xd0
   14190:	eor	r0, r0, sl
   14194:	eor	r3, r3, r9
   14198:	mov	r5, r3
   1419c:	add	r3, sp, #272	; 0x110
   141a0:	eor	r2, r2, r8
   141a4:	strd	sl, [r3]
   141a8:	mov	r4, r2
   141ac:	ldrd	r2, [sp, #184]	; 0xb8
   141b0:	eor	r1, r1, fp
   141b4:	ldrd	r8, [sp, #104]	; 0x68
   141b8:	eor	r3, r3, r7
   141bc:	mov	r7, r3
   141c0:	ldr	r3, [sp, #200]	; 0xc8
   141c4:	ldrd	sl, [sp, #152]	; 0x98
   141c8:	eor	r2, r2, r6
   141cc:	lsr	lr, r3, #24
   141d0:	add	r3, sp, #264	; 0x108
   141d4:	adds	r8, r8, sl
   141d8:	mov	r6, r2
   141dc:	lsr	ip, r2, #16
   141e0:	adc	r9, r9, fp
   141e4:	ldrd	r2, [r3]
   141e8:	ldrd	sl, [sp, #16]
   141ec:	adds	sl, sl, r2
   141f0:	adc	fp, fp, r3
   141f4:	add	r3, sp, #264	; 0x108
   141f8:	strd	sl, [r3]
   141fc:	add	r3, sp, #256	; 0x100
   14200:	ldrd	sl, [sp, #112]	; 0x70
   14204:	ldrd	r2, [r3]
   14208:	adds	r2, r2, sl
   1420c:	adc	r3, r3, fp
   14210:	mov	fp, r3
   14214:	orr	r3, ip, r7, lsl #16
   14218:	str	r3, [sp, #128]	; 0x80
   1421c:	lsr	r3, r7, #16
   14220:	orr	r3, r3, r6, lsl #16
   14224:	str	r3, [sp, #132]	; 0x84
   14228:	ldr	r3, [sp, #204]	; 0xcc
   1422c:	ldrd	r6, [sp, #128]	; 0x80
   14230:	mov	sl, r2
   14234:	orr	r3, lr, r3, lsl #8
   14238:	str	r3, [sp, #152]	; 0x98
   1423c:	ldrd	r2, [sp, #224]	; 0xe0
   14240:	lsr	ip, r4, #24
   14244:	lsr	lr, r0, #24
   14248:	adds	r2, r2, r6
   1424c:	adc	r3, r3, r7
   14250:	ldrd	r6, [sp, #136]	; 0x88
   14254:	strd	r2, [sp, #216]	; 0xd8
   14258:	orr	lr, lr, r1, lsl #8
   1425c:	eor	r7, r7, r3
   14260:	mov	r3, r7
   14264:	eor	r6, r6, r2
   14268:	orr	r7, ip, r5, lsl #8
   1426c:	lsl	ip, r3, #1
   14270:	str	lr, [sp, #176]	; 0xb0
   14274:	orr	lr, ip, r6, lsr #31
   14278:	mov	r2, r6
   1427c:	str	r7, [sp, #168]	; 0xa8
   14280:	str	lr, [sp, #188]	; 0xbc
   14284:	ldrd	r6, [sp, #200]	; 0xc8
   14288:	lsr	r1, r1, #24
   1428c:	lsl	r2, r2, #1
   14290:	lsr	ip, r7, #24
   14294:	orr	lr, ip, r6, lsl #8
   14298:	str	lr, [sp, #156]	; 0x9c
   1429c:	ldrd	r6, [sp, #152]	; 0x98
   142a0:	lsr	ip, r5, #24
   142a4:	orr	lr, ip, r4, lsl #8
   142a8:	str	lr, [sp, #172]	; 0xac
   142ac:	adds	r8, r8, r6
   142b0:	ldrd	r4, [sp, #168]	; 0xa8
   142b4:	adc	r9, r9, r7
   142b8:	ldrd	r6, [sp, #144]	; 0x90
   142bc:	adds	r4, r4, sl
   142c0:	orr	lr, r1, r0, lsl #8
   142c4:	add	r1, sp, #264	; 0x108
   142c8:	strd	r8, [sp, #144]	; 0x90
   142cc:	adc	r5, r5, fp
   142d0:	str	lr, [sp, #180]	; 0xb4
   142d4:	eor	r8, r8, r6
   142d8:	eor	r9, r9, r7
   142dc:	mov	r6, r8
   142e0:	mov	r7, r9
   142e4:	mov	sl, r4
   142e8:	mov	fp, r5
   142ec:	ldrd	r8, [sp, #176]	; 0xb0
   142f0:	ldrd	r4, [r1]
   142f4:	lsr	lr, r6, #16
   142f8:	orr	r3, r2, r3, lsr #31
   142fc:	adds	r4, r4, r8
   14300:	adc	r5, r5, r9
   14304:	mov	r0, r4
   14308:	mov	r1, r5
   1430c:	ldrd	r8, [sp, #192]	; 0xc0
   14310:	ldrd	r4, [sp, #160]	; 0xa0
   14314:	str	r3, [sp, #184]	; 0xb8
   14318:	eor	r8, r8, r0
   1431c:	eor	r4, r4, sl
   14320:	orr	r3, lr, r7, lsl #16
   14324:	eor	r5, r5, fp
   14328:	eor	r9, r9, r1
   1432c:	str	r3, [sp, #136]	; 0x88
   14330:	lsr	r3, r7, #16
   14334:	lsr	ip, r4, #16
   14338:	orr	r3, r3, r6, lsl #16
   1433c:	lsr	lr, r8, #16
   14340:	orr	r2, ip, r5, lsl #16
   14344:	strd	r0, [sp, #224]	; 0xe0
   14348:	str	r3, [sp, #140]	; 0x8c
   1434c:	lsr	ip, r5, #16
   14350:	orr	lr, lr, r9, lsl #16
   14354:	lsr	r1, r9, #16
   14358:	orr	r3, ip, r4, lsl #16
   1435c:	str	lr, [sp, #160]	; 0xa0
   14360:	ldrd	r4, [sp, #240]	; 0xf0
   14364:	orr	lr, r1, r8, lsl #16
   14368:	ldrd	r8, [sp, #136]	; 0x88
   1436c:	ldrd	r0, [sp, #248]	; 0xf8
   14370:	str	lr, [sp, #164]	; 0xa4
   14374:	adds	r4, r4, r8
   14378:	adc	r5, r5, r9
   1437c:	adds	r0, r0, r2
   14380:	adc	r1, r1, r3
   14384:	ldrd	r8, [sp, #160]	; 0xa0
   14388:	strd	r0, [sp, #200]	; 0xc8
   1438c:	add	r1, sp, #272	; 0x110
   14390:	ldrd	r6, [sp, #72]	; 0x48
   14394:	ldrd	r0, [r1]
   14398:	add	ip, sp, #256	; 0x100
   1439c:	strd	r4, [sp, #192]	; 0xc0
   143a0:	adds	r0, r0, r8
   143a4:	adc	r1, r1, r9
   143a8:	ldrd	r8, [sp, #208]	; 0xd0
   143ac:	ldrd	r4, [sp, #80]	; 0x50
   143b0:	adds	r6, r6, r8
   143b4:	adc	r7, r7, r9
   143b8:	strd	r6, [ip]
   143bc:	ldrd	r6, [sp, #144]	; 0x90
   143c0:	adds	r6, r6, r4
   143c4:	adc	r7, r7, r5
   143c8:	mov	r8, r6
   143cc:	mov	r9, r7
   143d0:	ldrd	r6, [sp, #184]	; 0xb8
   143d4:	adds	r4, r6, r8
   143d8:	adc	r5, r7, r9
   143dc:	mov	r8, r4
   143e0:	mov	r9, r5
   143e4:	strd	r8, [sp, #184]	; 0xb8
   143e8:	eor	r8, r8, r2
   143ec:	eor	r9, r9, r3
   143f0:	mov	r4, r8
   143f4:	mov	r5, r9
   143f8:	ldrd	r8, [sp, #168]	; 0xa8
   143fc:	ldrd	r2, [sp, #200]	; 0xc8
   14400:	str	r5, [sp, #168]	; 0xa8
   14404:	str	r4, [sp, #172]	; 0xac
   14408:	eor	r8, r8, r2
   1440c:	eor	r9, r9, r3
   14410:	ldrd	r4, [sp, #152]	; 0x98
   14414:	mov	r2, r8
   14418:	mov	r3, r9
   1441c:	ldrd	r8, [sp, #192]	; 0xc0
   14420:	lsl	ip, r3, #1
   14424:	orr	lr, ip, r2, lsr #31
   14428:	eor	r4, r4, r8
   1442c:	eor	r5, r5, r9
   14430:	mov	r8, r4
   14434:	mov	r9, r5
   14438:	ldrd	r4, [sp, #176]	; 0xb0
   1443c:	lsl	r2, r2, #1
   14440:	orr	r3, r2, r3, lsr #31
   14444:	eor	r4, r4, r0
   14448:	eor	r5, r5, r1
   1444c:	str	lr, [sp, #156]	; 0x9c
   14450:	strd	r4, [sp, #176]	; 0xb0
   14454:	ldrd	r4, [sp, #168]	; 0xa8
   14458:	str	r3, [sp, #152]	; 0x98
   1445c:	lsl	r3, r9, #1
   14460:	adds	r4, r4, r0
   14464:	adc	r5, r5, r1
   14468:	mov	r0, r4
   1446c:	mov	r1, r5
   14470:	mov	r4, r6
   14474:	mov	r5, r7
   14478:	eor	r4, r4, r0
   1447c:	eor	r5, r5, r1
   14480:	strd	r0, [sp, #208]	; 0xd0
   14484:	ldrd	r6, [sp, #120]	; 0x78
   14488:	mov	r0, r4
   1448c:	mov	r1, r5
   14490:	ldrd	r4, [sp, #224]	; 0xe0
   14494:	orr	r3, r3, r8, lsr #31
   14498:	str	r3, [sp, #148]	; 0x94
   1449c:	adds	r6, r6, r4
   144a0:	adc	r7, r7, r5
   144a4:	mov	r4, r6
   144a8:	mov	r5, r7
   144ac:	ldrd	r6, [sp, #152]	; 0x98
   144b0:	ldr	r3, [sp, #180]	; 0xb4
   144b4:	lsl	ip, r8, #1
   144b8:	adds	r6, r6, r4
   144bc:	adc	r7, r7, r5
   144c0:	mov	r4, r6
   144c4:	mov	r5, r7
   144c8:	ldrd	r6, [sp, #128]	; 0x80
   144cc:	strd	r4, [sp, #248]	; 0xf8
   144d0:	lsl	lr, r3, #1
   144d4:	eor	r7, r7, r5
   144d8:	ldrd	r2, [sp, #32]
   144dc:	orr	r5, ip, r9, lsr #31
   144e0:	eor	r6, r6, r4
   144e4:	str	r5, [sp, #144]	; 0x90
   144e8:	ldrd	r4, [sp, #176]	; 0xb0
   144ec:	adds	r2, r2, sl
   144f0:	adc	r3, r3, fp
   144f4:	orr	lr, lr, r4, lsr #31
   144f8:	mov	fp, r3
   144fc:	ldrd	r8, [sp]
   14500:	mov	r3, r7
   14504:	str	lr, [sp, #132]	; 0x84
   14508:	mov	r7, r5
   1450c:	lsl	lr, r4, #1
   14510:	ldrd	r4, [sp, #184]	; 0xb8
   14514:	mov	sl, r2
   14518:	orr	lr, lr, r7, lsr #31
   1451c:	adds	r8, r8, r4
   14520:	adc	r9, r9, r5
   14524:	mov	r2, r6
   14528:	strd	r8, [sp, #184]	; 0xb8
   1452c:	ldrd	r8, [sp, #144]	; 0x90
   14530:	ldrd	r6, [sp, #160]	; 0xa0
   14534:	lsr	ip, r0, #24
   14538:	adds	r8, r8, sl
   1453c:	adc	r9, r9, fp
   14540:	orr	sl, ip, r1, lsl #8
   14544:	mov	r4, r8
   14548:	mov	r5, r9
   1454c:	add	ip, sp, #256	; 0x100
   14550:	eor	r6, r6, r8
   14554:	eor	r7, r7, r9
   14558:	str	lr, [sp, #128]	; 0x80
   1455c:	lsr	r1, r1, #24
   14560:	orr	fp, r1, r0, lsl #8
   14564:	str	r3, [sp, #176]	; 0xb0
   14568:	mov	r0, r6
   1456c:	mov	r1, r7
   14570:	strd	r4, [sp, #240]	; 0xf0
   14574:	ldrd	r6, [ip]
   14578:	ldrd	r4, [sp, #128]	; 0x80
   1457c:	str	r2, [sp, #180]	; 0xb4
   14580:	str	r1, [sp, #160]	; 0xa0
   14584:	adds	r6, r6, r4
   14588:	adc	r7, r7, r5
   1458c:	mov	r8, r6
   14590:	mov	r9, r7
   14594:	ldrd	r6, [sp, #136]	; 0x88
   14598:	ldrd	r4, [sp, #184]	; 0xb8
   1459c:	strd	r8, [sp, #184]	; 0xb8
   145a0:	eor	r6, r6, r8
   145a4:	eor	r7, r7, r9
   145a8:	mov	r2, r6
   145ac:	mov	r3, r7
   145b0:	ldrd	r6, [sp, #168]	; 0xa8
   145b4:	adds	r4, r4, sl
   145b8:	adc	r5, r5, fp
   145bc:	eor	r6, r6, r4
   145c0:	eor	r7, r7, r5
   145c4:	strd	r4, [sp, #224]	; 0xe0
   145c8:	ldrd	r8, [sp, #176]	; 0xb0
   145cc:	mov	r4, r6
   145d0:	mov	r5, r7
   145d4:	ldrd	r6, [sp, #192]	; 0xc0
   145d8:	str	r0, [sp, #164]	; 0xa4
   145dc:	str	r3, [sp, #136]	; 0x88
   145e0:	adds	r8, r8, r6
   145e4:	adc	r9, r9, r7
   145e8:	str	r2, [sp, #140]	; 0x8c
   145ec:	ldrd	r0, [sp, #216]	; 0xd8
   145f0:	ldrd	r2, [sp, #160]	; 0xa0
   145f4:	strd	r8, [ip]
   145f8:	mov	r6, r8
   145fc:	mov	r7, r9
   14600:	ldrd	r8, [sp, #152]	; 0x98
   14604:	adds	r0, r0, r2
   14608:	lsr	lr, r4, #16
   1460c:	adc	r1, r1, r3
   14610:	eor	r8, r8, r6
   14614:	orr	r3, lr, r5, lsl #16
   14618:	eor	r9, r9, r7
   1461c:	mov	r6, r8
   14620:	mov	r7, r9
   14624:	mov	r8, r0
   14628:	mov	r9, r1
   1462c:	str	r3, [sp, #152]	; 0x98
   14630:	ldrd	r0, [sp, #136]	; 0x88
   14634:	ldrd	r2, [sp, #200]	; 0xc8
   14638:	lsr	lr, r5, #16
   1463c:	strd	r8, [sp, #200]	; 0xc8
   14640:	adds	r2, r2, r0
   14644:	adc	r3, r3, r1
   14648:	ldrd	r0, [sp, #144]	; 0x90
   1464c:	strd	r2, [sp, #192]	; 0xc0
   14650:	orr	r3, lr, r4, lsl #16
   14654:	eor	r0, r0, r8
   14658:	eor	r1, r1, r9
   1465c:	mov	r8, r0
   14660:	mov	r9, r1
   14664:	ldrd	r4, [sp, #128]	; 0x80
   14668:	ldrd	r0, [sp, #192]	; 0xc0
   1466c:	str	r3, [sp, #156]	; 0x9c
   14670:	ldrd	r2, [sp, #152]	; 0x98
   14674:	eor	r4, r4, r0
   14678:	eor	r5, r5, r1
   1467c:	ldrd	r0, [sp, #88]	; 0x58
   14680:	strd	r4, [sp, #128]	; 0x80
   14684:	ldrd	r4, [sp, #248]	; 0xf8
   14688:	lsr	ip, r6, #24
   1468c:	adds	r0, r0, r4
   14690:	adc	r1, r1, r5
   14694:	mov	r4, r0
   14698:	mov	r5, r1
   1469c:	ldrd	r0, [sp, #208]	; 0xd0
   146a0:	adds	r0, r0, r2
   146a4:	adc	r1, r1, r3
   146a8:	orr	r3, ip, r7, lsl #8
   146ac:	lsr	ip, r7, #24
   146b0:	str	r3, [sp, #168]	; 0xa8
   146b4:	orr	r3, ip, r6, lsl #8
   146b8:	strd	r0, [sp, #216]	; 0xd8
   146bc:	str	r3, [sp, #172]	; 0xac
   146c0:	eor	r0, r0, sl
   146c4:	eor	r1, r1, fp
   146c8:	mov	sl, r0
   146cc:	mov	fp, r1
   146d0:	ldrd	r0, [sp, #168]	; 0xa8
   146d4:	ldrd	r6, [sp, #104]	; 0x68
   146d8:	mov	r2, r8
   146dc:	adds	r0, r0, r4
   146e0:	adc	r1, r1, r5
   146e4:	ldrd	r4, [sp, #240]	; 0xf0
   146e8:	mov	r3, r9
   146ec:	lsr	ip, r8, #24
   146f0:	adds	r6, r6, r4
   146f4:	adc	r7, r7, r5
   146f8:	ldrd	r4, [sp, #176]	; 0xb0
   146fc:	strd	r2, [sp, #176]	; 0xb0
   14700:	orr	r3, ip, r9, lsl #8
   14704:	eor	r4, r4, r0
   14708:	eor	r5, r5, r1
   1470c:	strd	r6, [sp, #208]	; 0xd0
   14710:	str	r3, [sp, #144]	; 0x90
   14714:	mov	r6, r4
   14718:	ldrd	r2, [sp, #128]	; 0x80
   1471c:	mov	r7, r5
   14720:	ldrd	r8, [sp, #48]	; 0x30
   14724:	ldrd	r4, [sp, #184]	; 0xb8
   14728:	lsl	lr, sl, #1
   1472c:	lsl	ip, fp, #1
   14730:	adds	r8, r8, r4
   14734:	orr	r4, lr, fp, lsr #31
   14738:	mov	fp, r3
   1473c:	adc	r9, r9, r5
   14740:	orr	r5, ip, sl, lsr #31
   14744:	lsr	ip, r2, #24
   14748:	mov	sl, r2
   1474c:	strd	r0, [sp, #248]	; 0xf8
   14750:	orr	r3, ip, r3, lsl #8
   14754:	lsr	r1, fp, #24
   14758:	str	r3, [sp, #128]	; 0x80
   1475c:	orr	r3, r1, sl, lsl #8
   14760:	ldrd	r0, [sp, #176]	; 0xb0
   14764:	str	r3, [sp, #132]	; 0x84
   14768:	lsr	r3, r1, #24
   1476c:	orr	r3, r3, r0, lsl #8
   14770:	str	r3, [sp, #148]	; 0x94
   14774:	ldrd	sl, [sp, #144]	; 0x90
   14778:	ldrd	r2, [sp, #208]	; 0xd0
   1477c:	adds	r2, r2, sl
   14780:	adc	r3, r3, fp
   14784:	ldrd	sl, [sp, #128]	; 0x80
   14788:	mov	r0, r2
   1478c:	mov	r1, r3
   14790:	adds	sl, sl, r8
   14794:	ldrd	r2, [sp, #160]	; 0xa0
   14798:	adc	fp, fp, r9
   1479c:	strd	r0, [sp, #240]	; 0xf0
   147a0:	strd	sl, [sp, #184]	; 0xb8
   147a4:	eor	r3, r3, r1
   147a8:	ldrd	sl, [sp, #64]	; 0x40
   147ac:	lsr	r1, r6, #16
   147b0:	ldrd	r8, [sp, #184]	; 0xb8
   147b4:	eor	r2, r2, r0
   147b8:	orr	lr, r1, r7, lsl #16
   147bc:	lsr	r1, r7, #16
   147c0:	str	lr, [sp, #176]	; 0xb0
   147c4:	orr	lr, r1, r6, lsl #16
   147c8:	adds	r8, r8, sl
   147cc:	str	lr, [sp, #180]	; 0xb4
   147d0:	lsr	r1, r2, #16
   147d4:	orr	lr, r1, r3, lsl #16
   147d8:	ldrd	r6, [sp, #176]	; 0xb0
   147dc:	adc	r9, r9, fp
   147e0:	lsr	r3, r3, #16
   147e4:	adds	r8, r8, r4
   147e8:	adc	r9, r9, r5
   147ec:	orr	r3, r3, r2, lsl #16
   147f0:	str	lr, [sp, #160]	; 0xa0
   147f4:	str	r3, [sp, #164]	; 0xa4
   147f8:	mov	r0, r8
   147fc:	mov	r1, r9
   14800:	eor	r0, r0, r6
   14804:	eor	r1, r1, r7
   14808:	ldrd	r2, [sp, #200]	; 0xc8
   1480c:	ldrd	r6, [sp, #160]	; 0xa0
   14810:	strd	r8, [sp, #208]	; 0xd0
   14814:	adds	r2, r2, r6
   14818:	adc	r3, r3, r7
   1481c:	mov	r6, r1
   14820:	mov	r7, r0
   14824:	ldrd	r0, [sp, #136]	; 0x88
   14828:	ldrd	r8, [sp, #184]	; 0xb8
   1482c:	ldrd	sl, [sp, #208]	; 0xd0
   14830:	eor	r8, r8, r0
   14834:	eor	r9, r9, r1
   14838:	ldrd	r0, [sp, #144]	; 0x90
   1483c:	eor	r0, r0, r2
   14840:	eor	r1, r1, r3
   14844:	strd	r0, [sp, #184]	; 0xb8
   14848:	adds	r0, r2, r6
   1484c:	adc	r1, r3, r7
   14850:	mov	r2, r0
   14854:	mov	r3, r1
   14858:	ldrd	r0, [sp, #96]	; 0x60
   1485c:	strd	r2, [sp, #200]	; 0xc8
   14860:	eor	r3, r3, r5
   14864:	mov	r5, r3
   14868:	lsr	r3, r8, #16
   1486c:	orr	r3, r3, r9, lsl #16
   14870:	str	r3, [sp, #136]	; 0x88
   14874:	adds	sl, sl, r0
   14878:	lsr	r3, r9, #16
   1487c:	adc	fp, fp, r1
   14880:	orr	r3, r3, r8, lsl #16
   14884:	ldrd	r0, [sp, #16]
   14888:	ldrd	r8, [sp, #224]	; 0xe0
   1488c:	eor	r2, r2, r4
   14890:	str	r3, [sp, #140]	; 0x8c
   14894:	adds	r0, r0, r8
   14898:	adc	r1, r1, r9
   1489c:	mov	r4, r2
   148a0:	lsr	r3, r2, #24
   148a4:	add	r2, sp, #264	; 0x108
   148a8:	ldrd	r8, [sp, #192]	; 0xc0
   148ac:	strd	r0, [r2]
   148b0:	ldrd	r0, [sp, #136]	; 0x88
   148b4:	lsr	ip, r5, #24
   148b8:	orr	lr, ip, r4, lsl #8
   148bc:	adds	r8, r8, r0
   148c0:	adc	r9, r9, r1
   148c4:	ldrd	r0, [sp, #128]	; 0x80
   148c8:	orr	r3, r3, r5, lsl #8
   148cc:	str	r3, [sp, #144]	; 0x90
   148d0:	str	lr, [sp, #148]	; 0x94
   148d4:	eor	r1, r1, r9
   148d8:	eor	r0, r0, r8
   148dc:	strd	r8, [sp, #208]	; 0xd0
   148e0:	ldrd	r8, [sp, #144]	; 0x90
   148e4:	mov	r3, r1
   148e8:	mov	r2, r0
   148ec:	adds	r8, r8, sl
   148f0:	adc	r9, r9, fp
   148f4:	mov	sl, r8
   148f8:	mov	fp, r9
   148fc:	ldrd	r8, [sp, #184]	; 0xb8
   14900:	strd	sl, [sp, #224]	; 0xe0
   14904:	eor	fp, fp, r7
   14908:	lsl	ip, r9, #1
   1490c:	orr	r7, ip, r8, lsr #31
   14910:	lsl	ip, r1, #1
   14914:	add	r1, sp, #256	; 0x100
   14918:	eor	sl, sl, r6
   1491c:	ldrd	r8, [r1]
   14920:	ldrd	r0, [sp, #176]	; 0xb0
   14924:	mov	r5, fp
   14928:	orr	fp, ip, r2, lsr #31
   1492c:	adds	r8, r8, r0
   14930:	adc	r9, r9, r1
   14934:	add	r1, sp, #264	; 0x108
   14938:	strd	r8, [sp, #128]	; 0x80
   1493c:	ldrd	r8, [sp, #184]	; 0xb8
   14940:	lsr	ip, sl, #16
   14944:	lsl	r2, r2, #1
   14948:	lsl	r0, r8, #1
   1494c:	orr	r6, r0, r9, lsr #31
   14950:	ldrd	r0, [r1]
   14954:	ldrd	r8, [sp, #136]	; 0x88
   14958:	mov	r4, sl
   1495c:	adds	r0, r0, r6
   14960:	orr	sl, r2, r3, lsr #31
   14964:	orr	r3, ip, r5, lsl #16
   14968:	adc	r1, r1, r7
   1496c:	str	r3, [sp, #136]	; 0x88
   14970:	lsr	r3, r5, #16
   14974:	eor	r8, r8, r0
   14978:	eor	r9, r9, r1
   1497c:	orr	r3, r3, r4, lsl #16
   14980:	strd	r0, [sp, #184]	; 0xb8
   14984:	str	r9, [sp, #176]	; 0xb0
   14988:	str	r8, [sp, #180]	; 0xb4
   1498c:	str	r3, [sp, #140]	; 0x8c
   14990:	ldrd	r2, [sp, #200]	; 0xc8
   14994:	ldrd	r8, [sp, #136]	; 0x88
   14998:	ldrd	r4, [sp, #248]	; 0xf8
   1499c:	adds	r2, r2, r8
   149a0:	adc	r3, r3, r9
   149a4:	ldrd	r8, [sp, #128]	; 0x80
   149a8:	strd	r2, [sp, #192]	; 0xc0
   149ac:	ldrd	r2, [sp, #176]	; 0xb0
   149b0:	adds	r0, r8, r2
   149b4:	adc	r1, r9, r3
   149b8:	mov	r2, r0
   149bc:	mov	r3, r1
   149c0:	ldrd	r0, [sp, #168]	; 0xa8
   149c4:	strd	r2, [sp, #200]	; 0xc8
   149c8:	ldrd	r2, [sp, #56]	; 0x38
   149cc:	eor	r9, r9, r1
   149d0:	eor	r8, r8, r0
   149d4:	adds	r2, r2, r4
   149d8:	adc	r3, r3, r5
   149dc:	ldrd	r4, [sp, #160]	; 0xa0
   149e0:	adds	r2, r2, sl
   149e4:	adc	r3, r3, fp
   149e8:	lsl	ip, r9, #1
   149ec:	orr	lr, ip, r8, lsr #31
   149f0:	eor	r4, r4, r2
   149f4:	eor	r5, r5, r3
   149f8:	lsl	r0, r8, #1
   149fc:	str	lr, [sp, #132]	; 0x84
   14a00:	mov	r8, r5
   14a04:	orr	lr, r0, r9, lsr #31
   14a08:	mov	r9, r4
   14a0c:	ldrd	r4, [sp, #216]	; 0xd8
   14a10:	str	lr, [sp, #128]	; 0x80
   14a14:	adds	r4, r4, r8
   14a18:	adc	r5, r5, r9
   14a1c:	strd	r4, [sp, #216]	; 0xd8
   14a20:	eor	r4, r4, sl
   14a24:	eor	r5, r5, fp
   14a28:	mov	r0, r4
   14a2c:	mov	r1, r5
   14a30:	ldrd	sl, [sp, #112]	; 0x70
   14a34:	ldrd	r4, [sp, #240]	; 0xf0
   14a38:	lsr	ip, r0, #24
   14a3c:	adds	sl, sl, r4
   14a40:	adc	fp, fp, r5
   14a44:	ldrd	r4, [sp, #128]	; 0x80
   14a48:	adds	r4, r4, sl
   14a4c:	adc	r5, r5, fp
   14a50:	mov	sl, r4
   14a54:	mov	fp, r5
   14a58:	ldrd	r4, [sp, #152]	; 0x98
   14a5c:	strd	sl, [sp, #152]	; 0x98
   14a60:	eor	r4, r4, sl
   14a64:	eor	r5, r5, fp
   14a68:	ldrd	sl, [sp, #24]
   14a6c:	str	r4, [sp, #164]	; 0xa4
   14a70:	str	r5, [sp, #160]	; 0xa0
   14a74:	adds	sl, sl, r2
   14a78:	adc	fp, fp, r3
   14a7c:	mov	r2, sl
   14a80:	orr	sl, ip, r1, lsl #8
   14a84:	lsr	r1, r1, #24
   14a88:	adds	r4, r2, sl
   14a8c:	mov	r3, fp
   14a90:	orr	fp, r1, r0, lsl #8
   14a94:	adc	r5, r3, fp
   14a98:	mov	r0, r4
   14a9c:	mov	r1, r5
   14aa0:	ldrd	r4, [sp, #200]	; 0xc8
   14aa4:	ldrd	r2, [sp, #208]	; 0xd0
   14aa8:	strd	r0, [sp, #248]	; 0xf8
   14aac:	eor	r4, r4, r6
   14ab0:	eor	r5, r5, r7
   14ab4:	mov	r6, r4
   14ab8:	mov	r7, r5
   14abc:	ldrd	r4, [sp, #160]	; 0xa0
   14ac0:	lsr	lr, r6, #24
   14ac4:	adds	r2, r2, r4
   14ac8:	adc	r3, r3, r5
   14acc:	mov	r4, r0
   14ad0:	mov	r5, r1
   14ad4:	ldrd	r0, [sp, #128]	; 0x80
   14ad8:	eor	r4, r4, r8
   14adc:	eor	r5, r5, r9
   14ae0:	eor	r0, r0, r2
   14ae4:	eor	r1, r1, r3
   14ae8:	ldrd	r8, [sp, #40]	; 0x28
   14aec:	strd	r2, [sp, #208]	; 0xd0
   14af0:	ldrd	r2, [sp, #184]	; 0xb8
   14af4:	lsr	ip, r4, #16
   14af8:	adds	r8, r8, r2
   14afc:	adc	r9, r9, r3
   14b00:	ldrd	r2, [sp, #8]
   14b04:	strd	r8, [sp, #128]	; 0x80
   14b08:	ldrd	r8, [sp, #152]	; 0x98
   14b0c:	adds	r2, r2, r8
   14b10:	adc	r3, r3, r9
   14b14:	ldrd	r8, [sp, #144]	; 0x90
   14b18:	strd	r2, [sp, #240]	; 0xf0
   14b1c:	orr	r3, lr, r7, lsl #8
   14b20:	str	r3, [sp, #152]	; 0x98
   14b24:	ldrd	r2, [sp, #192]	; 0xc0
   14b28:	orr	lr, ip, r5, lsl #16
   14b2c:	lsr	ip, r7, #24
   14b30:	str	lr, [sp, #184]	; 0xb8
   14b34:	orr	lr, ip, r6, lsl #8
   14b38:	str	lr, [sp, #156]	; 0x9c
   14b3c:	eor	r8, r8, r2
   14b40:	eor	r9, r9, r3
   14b44:	ldrd	r6, [sp, #128]	; 0x80
   14b48:	mov	r2, r8
   14b4c:	mov	r3, r9
   14b50:	ldrd	r8, [sp, #152]	; 0x98
   14b54:	lsr	ip, r0, #24
   14b58:	orr	lr, ip, r1, lsl #8
   14b5c:	adds	r6, r6, r8
   14b60:	adc	r7, r7, r9
   14b64:	mov	r8, r6
   14b68:	mov	r9, r7
   14b6c:	ldrd	r6, [sp, #176]	; 0xb0
   14b70:	lsr	ip, r5, #16
   14b74:	str	lr, [sp, #168]	; 0xa8
   14b78:	eor	r6, r6, r8
   14b7c:	orr	lr, ip, r4, lsl #16
   14b80:	eor	r7, r7, r9
   14b84:	str	lr, [sp, #188]	; 0xbc
   14b88:	strd	r6, [sp, #144]	; 0x90
   14b8c:	ldrd	r4, [sp, #216]	; 0xd8
   14b90:	ldrd	r6, [sp, #184]	; 0xb8
   14b94:	add	ip, sp, #256	; 0x100
   14b98:	lsr	r1, r1, #24
   14b9c:	adds	r4, r4, r6
   14ba0:	adc	r5, r5, r7
   14ba4:	orr	lr, r1, r0, lsl #8
   14ba8:	strd	r4, [ip]
   14bac:	eor	r4, r4, sl
   14bb0:	eor	r5, r5, fp
   14bb4:	str	lr, [sp, #172]	; 0xac
   14bb8:	ldrd	r6, [sp, #168]	; 0xa8
   14bbc:	strd	r4, [sp, #176]	; 0xb0
   14bc0:	lsl	lr, r3, #1
   14bc4:	ldrd	r4, [sp, #240]	; 0xf0
   14bc8:	orr	lr, lr, r2, lsr #31
   14bcc:	lsl	r2, r2, #1
   14bd0:	ldrd	sl, [sp, #144]	; 0x90
   14bd4:	orr	r3, r2, r3, lsr #31
   14bd8:	adds	r4, r4, r6
   14bdc:	ldrd	r0, [sp, #160]	; 0xa0
   14be0:	str	r3, [sp, #128]	; 0x80
   14be4:	ldr	r3, [sp, #180]	; 0xb4
   14be8:	adc	r5, r5, r7
   14bec:	lsr	ip, sl, #16
   14bf0:	eor	r0, r0, r4
   14bf4:	strd	r4, [sp, #240]	; 0xf0
   14bf8:	lsl	r7, r3, #1
   14bfc:	orr	r4, ip, fp, lsl #16
   14c00:	ldrd	r2, [sp, #112]	; 0x70
   14c04:	str	lr, [sp, #132]	; 0x84
   14c08:	lsr	lr, fp, #16
   14c0c:	ldrd	sl, [sp, #224]	; 0xe0
   14c10:	ldr	r6, [sp, #144]	; 0x90
   14c14:	eor	r1, r1, r5
   14c18:	adds	r2, r2, sl
   14c1c:	adc	r3, r3, fp
   14c20:	orr	r5, lr, r6, lsl #16
   14c24:	strd	r2, [sp, #224]	; 0xe0
   14c28:	ldrd	r2, [sp, #16]
   14c2c:	ldr	lr, [sp, #176]	; 0xb0
   14c30:	ldrd	sl, [sp, #128]	; 0x80
   14c34:	adds	r2, r2, r8
   14c38:	adc	r3, r3, r9
   14c3c:	orr	r9, r7, lr, lsr #31
   14c40:	adds	sl, sl, r2
   14c44:	ldrd	r6, [sp, #200]	; 0xc8
   14c48:	adc	fp, fp, r3
   14c4c:	lsr	ip, r0, #16
   14c50:	adds	r6, r6, r4
   14c54:	strd	sl, [sp, #160]	; 0xa0
   14c58:	ldrd	sl, [sp, #152]	; 0x98
   14c5c:	adc	r7, r7, r5
   14c60:	eor	sl, sl, r6
   14c64:	strd	r6, [sp, #216]	; 0xd8
   14c68:	eor	fp, fp, r7
   14c6c:	orr	r6, ip, r1, lsl #16
   14c70:	lsr	r1, r1, #16
   14c74:	orr	r7, r1, r0, lsl #16
   14c78:	mov	r2, sl
   14c7c:	mov	r3, fp
   14c80:	ldrd	r0, [sp, #160]	; 0xa0
   14c84:	ldrd	sl, [sp, #176]	; 0xb0
   14c88:	eor	r0, r0, r6
   14c8c:	lsl	ip, sl, #1
   14c90:	eor	r1, r1, r7
   14c94:	orr	r8, ip, fp, lsr #31
   14c98:	ldrd	sl, [sp, #224]	; 0xe0
   14c9c:	strd	r0, [sp, #152]	; 0x98
   14ca0:	ldrd	r0, [sp, #208]	; 0xd0
   14ca4:	adds	sl, sl, r8
   14ca8:	adc	fp, fp, r9
   14cac:	adds	r0, r0, r6
   14cb0:	adc	r1, r1, r7
   14cb4:	mov	r6, r0
   14cb8:	mov	r7, r1
   14cbc:	ldrd	r0, [sp, #152]	; 0x98
   14cc0:	eor	r4, r4, sl
   14cc4:	eor	r5, r5, fp
   14cc8:	str	r1, [sp, #176]	; 0xb0
   14ccc:	add	r1, sp, #256	; 0x100
   14cd0:	str	r0, [sp, #180]	; 0xb4
   14cd4:	str	r5, [sp, #152]	; 0x98
   14cd8:	ldrd	r0, [r1]
   14cdc:	str	r4, [sp, #156]	; 0x9c
   14ce0:	ldrd	r4, [sp, #176]	; 0xb0
   14ce4:	lsl	ip, r3, #1
   14ce8:	orr	lr, ip, r2, lsr #31
   14cec:	adds	r0, r0, r4
   14cf0:	adc	r1, r1, r5
   14cf4:	ldrd	r4, [sp, #240]	; 0xf0
   14cf8:	strd	r0, [sp, #200]	; 0xc8
   14cfc:	ldrd	r0, [sp, #88]	; 0x58
   14d00:	lsl	r2, r2, #1
   14d04:	orr	r3, r2, r3, lsr #31
   14d08:	adds	r0, r0, r4
   14d0c:	adc	r1, r1, r5
   14d10:	str	r3, [sp, #144]	; 0x90
   14d14:	ldrd	r4, [sp, #200]	; 0xc8
   14d18:	mov	r2, r0
   14d1c:	mov	r3, r1
   14d20:	ldrd	r0, [sp, #128]	; 0x80
   14d24:	str	lr, [sp, #148]	; 0x94
   14d28:	add	ip, sp, #256	; 0x100
   14d2c:	eor	r0, r0, r4
   14d30:	eor	r1, r1, r5
   14d34:	ldrd	r4, [sp, #152]	; 0x98
   14d38:	strd	r0, [sp, #128]	; 0x80
   14d3c:	adds	r4, r4, r6
   14d40:	adc	r5, r5, r7
   14d44:	mov	r0, r4
   14d48:	mov	r1, r5
   14d4c:	eor	r0, r0, r8
   14d50:	eor	r1, r1, r9
   14d54:	ldrd	r8, [sp, #144]	; 0x90
   14d58:	strd	r4, [sp, #208]	; 0xd0
   14d5c:	ldrd	r4, [sp, #8]
   14d60:	adds	r8, r8, r2
   14d64:	adc	r9, r9, r3
   14d68:	ldrd	r2, [sp, #184]	; 0xb8
   14d6c:	eor	r2, r2, r8
   14d70:	eor	r3, r3, r9
   14d74:	strd	r2, [ip]
   14d78:	ldr	r3, [sp, #128]	; 0x80
   14d7c:	lsr	ip, r0, #24
   14d80:	lsr	lr, r3, #24
   14d84:	ldrd	r2, [sp, #160]	; 0xa0
   14d88:	adds	r4, r4, r2
   14d8c:	adc	r5, r5, r3
   14d90:	ldr	r3, [sp, #132]	; 0x84
   14d94:	strd	r4, [sp, #240]	; 0xf0
   14d98:	ldrd	r4, [sp, #56]	; 0x38
   14d9c:	orr	r3, lr, r3, lsl #8
   14da0:	str	r3, [sp, #184]	; 0xb8
   14da4:	orr	r3, ip, r1, lsl #8
   14da8:	str	r3, [sp, #160]	; 0xa0
   14dac:	ldrd	r2, [sp, #168]	; 0xa8
   14db0:	adds	r4, r4, sl
   14db4:	adc	r5, r5, fp
   14db8:	eor	r3, r3, r7
   14dbc:	mov	r7, r3
   14dc0:	add	r3, sp, #256	; 0x100
   14dc4:	eor	r2, r2, r6
   14dc8:	mov	r6, r2
   14dcc:	ldrd	r2, [r3]
   14dd0:	strd	r4, [sp, #224]	; 0xe0
   14dd4:	add	ip, sp, #256	; 0x100
   14dd8:	str	r3, [sp, #168]	; 0xa8
   14ddc:	str	r2, [sp, #172]	; 0xac
   14de0:	ldrd	r4, [sp, #168]	; 0xa8
   14de4:	ldrd	r2, [sp, #192]	; 0xc0
   14de8:	lsr	r1, r1, #24
   14dec:	adds	r2, r2, r4
   14df0:	adc	r3, r3, r5
   14df4:	ldrd	r4, [sp, #144]	; 0x90
   14df8:	strd	r2, [ip]
   14dfc:	eor	r4, r4, r2
   14e00:	eor	r5, r5, r3
   14e04:	mov	r2, r4
   14e08:	mov	r3, r5
   14e0c:	ldrd	r4, [sp, #128]	; 0x80
   14e10:	lsr	ip, r5, #24
   14e14:	orr	lr, ip, r4, lsl #8
   14e18:	str	lr, [sp, #188]	; 0xbc
   14e1c:	ldrd	sl, [sp, #184]	; 0xb8
   14e20:	ldrd	r4, [sp, #240]	; 0xf0
   14e24:	orr	lr, r1, r0, lsl #8
   14e28:	str	lr, [sp, #164]	; 0xa4
   14e2c:	adds	r4, r4, sl
   14e30:	adc	r5, r5, fp
   14e34:	ldrd	r0, [sp, #160]	; 0xa0
   14e38:	ldrd	sl, [sp, #224]	; 0xe0
   14e3c:	strd	r4, [sp, #224]	; 0xe0
   14e40:	lsl	ip, r7, #1
   14e44:	adds	sl, sl, r0
   14e48:	adc	fp, fp, r1
   14e4c:	mov	r0, sl
   14e50:	mov	r1, fp
   14e54:	ldrd	sl, [sp, #176]	; 0xb0
   14e58:	strd	r0, [sp, #192]	; 0xc0
   14e5c:	ldrd	r0, [sp, #192]	; 0xc0
   14e60:	eor	sl, sl, r4
   14e64:	eor	fp, fp, r5
   14e68:	mov	r4, sl
   14e6c:	mov	r5, fp
   14e70:	ldrd	sl, [sp, #152]	; 0x98
   14e74:	lsr	lr, r4, #16
   14e78:	orr	lr, lr, r5, lsl #16
   14e7c:	eor	sl, sl, r0
   14e80:	mov	r0, sl
   14e84:	eor	fp, fp, r1
   14e88:	orr	sl, ip, r6, lsr #31
   14e8c:	mov	r1, fp
   14e90:	str	sl, [sp, #132]	; 0x84
   14e94:	ldrd	sl, [sp, #80]	; 0x50
   14e98:	str	lr, [sp, #152]	; 0x98
   14e9c:	lsr	lr, r5, #16
   14ea0:	adds	sl, sl, r8
   14ea4:	lsr	ip, r0, #16
   14ea8:	orr	lr, lr, r4, lsl #16
   14eac:	lsl	r6, r6, #1
   14eb0:	adc	fp, fp, r9
   14eb4:	orr	r6, r6, r7, lsr #31
   14eb8:	str	lr, [sp, #156]	; 0x9c
   14ebc:	orr	lr, ip, r1, lsl #16
   14ec0:	mov	r8, sl
   14ec4:	mov	r9, fp
   14ec8:	str	r6, [sp, #128]	; 0x80
   14ecc:	str	lr, [sp, #144]	; 0x90
   14ed0:	ldrd	r4, [sp, #200]	; 0xc8
   14ed4:	ldrd	sl, [sp, #152]	; 0x98
   14ed8:	lsr	ip, r2, #24
   14edc:	orr	lr, ip, r3, lsl #8
   14ee0:	lsr	r1, r1, #16
   14ee4:	adds	r4, r4, sl
   14ee8:	str	lr, [sp, #176]	; 0xb0
   14eec:	orr	lr, r1, r0, lsl #16
   14ef0:	adc	r5, r5, fp
   14ef4:	str	lr, [sp, #148]	; 0x94
   14ef8:	mov	r6, r4
   14efc:	mov	r7, r5
   14f00:	ldrd	sl, [sp, #144]	; 0x90
   14f04:	ldrd	r4, [sp, #208]	; 0xd0
   14f08:	lsr	r3, r3, #24
   14f0c:	orr	r3, r3, r2, lsl #8
   14f10:	adds	r4, r4, sl
   14f14:	adc	r5, r5, fp
   14f18:	str	r3, [sp, #180]	; 0xb4
   14f1c:	ldrd	sl, [sp, #176]	; 0xb0
   14f20:	strd	r4, [sp, #200]	; 0xc8
   14f24:	ldrd	r0, [sp, #72]	; 0x48
   14f28:	ldrd	r4, [sp, #248]	; 0xf8
   14f2c:	ldrd	r2, [sp, #128]	; 0x80
   14f30:	adds	sl, sl, r8
   14f34:	adc	fp, fp, r9
   14f38:	ldrd	r8, [sp, #136]	; 0x88
   14f3c:	adds	r0, r0, r4
   14f40:	adc	r1, r1, r5
   14f44:	adds	r2, r2, r0
   14f48:	adc	r3, r3, r1
   14f4c:	eor	r8, r8, r2
   14f50:	eor	r9, r9, r3
   14f54:	mov	r0, r2
   14f58:	mov	r1, r3
   14f5c:	mov	r4, r8
   14f60:	mov	r5, r9
   14f64:	mov	r2, r9
   14f68:	mov	r3, r8
   14f6c:	ldrd	r8, [sp, #216]	; 0xd8
   14f70:	strd	sl, [sp, #208]	; 0xd0
   14f74:	strd	r6, [sp, #240]	; 0xf0
   14f78:	adds	r8, r8, r5
   14f7c:	adc	r9, r9, r4
   14f80:	ldrd	r4, [sp, #128]	; 0x80
   14f84:	strd	r8, [sp, #216]	; 0xd8
   14f88:	eor	r4, r4, r8
   14f8c:	eor	r5, r5, r9
   14f90:	mov	sl, r4
   14f94:	mov	fp, r5
   14f98:	ldrd	r4, [sp, #96]	; 0x60
   14f9c:	lsr	ip, sl, #24
   14fa0:	orr	r8, ip, fp, lsl #8
   14fa4:	adds	r4, r4, r0
   14fa8:	lsr	ip, fp, #24
   14fac:	orr	r9, ip, sl, lsl #8
   14fb0:	adc	r5, r5, r1
   14fb4:	adds	r4, r4, r8
   14fb8:	adc	r5, r5, r9
   14fbc:	mov	r0, r4
   14fc0:	mov	r1, r5
   14fc4:	ldrd	sl, [sp, #208]	; 0xd0
   14fc8:	strd	r0, [sp, #248]	; 0xf8
   14fcc:	eor	r0, r0, r2
   14fd0:	eor	r1, r1, r3
   14fd4:	mov	r2, r0
   14fd8:	mov	r3, r1
   14fdc:	ldrd	r0, [sp, #184]	; 0xb8
   14fe0:	ldrd	r4, [sp, #168]	; 0xa8
   14fe4:	eor	r1, r1, r7
   14fe8:	eor	r0, r0, r6
   14fec:	lsl	ip, r1, #1
   14ff0:	orr	r7, ip, r0, lsr #31
   14ff4:	lsl	r0, r0, #1
   14ff8:	str	r7, [sp, #140]	; 0x8c
   14ffc:	orr	r7, r0, r1, lsr #31
   15000:	str	r7, [sp, #136]	; 0x88
   15004:	ldrd	r0, [sp, #104]	; 0x68
   15008:	ldrd	r6, [sp, #192]	; 0xc0
   1500c:	eor	r4, r4, sl
   15010:	eor	r5, r5, fp
   15014:	adds	r0, r0, r6
   15018:	adc	r1, r1, r7
   1501c:	mov	sl, r0
   15020:	mov	fp, r1
   15024:	ldrd	r6, [sp, #160]	; 0xa0
   15028:	ldrd	r0, [sp, #200]	; 0xc8
   1502c:	lsr	ip, r2, #16
   15030:	lsr	lr, r4, #16
   15034:	eor	r6, r6, r0
   15038:	eor	r7, r7, r1
   1503c:	ldrd	r0, [sp, #136]	; 0x88
   15040:	orr	lr, lr, r5, lsl #16
   15044:	str	lr, [sp, #168]	; 0xa8
   15048:	adds	r0, r0, sl
   1504c:	adc	r1, r1, fp
   15050:	strd	r0, [sp, #192]	; 0xc0
   15054:	orr	r0, ip, r3, lsl #16
   15058:	lsr	ip, r5, #16
   1505c:	orr	lr, ip, r4, lsl #16
   15060:	add	ip, sp, #256	; 0x100
   15064:	str	lr, [sp, #172]	; 0xac
   15068:	lsr	r3, r3, #16
   1506c:	ldrd	sl, [ip]
   15070:	ldrd	r4, [sp, #168]	; 0xa8
   15074:	orr	r1, r3, r2, lsl #16
   15078:	ldrd	r2, [sp, #216]	; 0xd8
   1507c:	adds	sl, sl, r4
   15080:	adc	fp, fp, r5
   15084:	adds	r2, r2, r0
   15088:	ldrd	r4, [sp, #176]	; 0xb0
   1508c:	adc	r3, r3, r1
   15090:	strd	sl, [sp, #184]	; 0xb8
   15094:	strd	r2, [sp, #216]	; 0xd8
   15098:	eor	r2, r2, r8
   1509c:	eor	r3, r3, r9
   150a0:	ldrd	r8, [sp, #192]	; 0xc0
   150a4:	eor	fp, fp, r5
   150a8:	eor	sl, sl, r4
   150ac:	lsl	ip, r7, #1
   150b0:	orr	lr, ip, r6, lsr #31
   150b4:	eor	r8, r8, r0
   150b8:	eor	r9, r9, r1
   150bc:	lsl	ip, r6, #1
   150c0:	lsl	r1, fp, #1
   150c4:	str	r9, [sp, #176]	; 0xb0
   150c8:	str	lr, [sp, #132]	; 0x84
   150cc:	str	r8, [sp, #180]	; 0xb4
   150d0:	orr	lr, ip, r7, lsr #31
   150d4:	ldrd	r8, [sp, #32]
   150d8:	orr	r7, r1, sl, lsr #31
   150dc:	ldrd	r0, [sp, #224]	; 0xe0
   150e0:	mov	r5, fp
   150e4:	str	lr, [sp, #128]	; 0x80
   150e8:	adds	r8, r8, r0
   150ec:	adc	r9, r9, r1
   150f0:	lsl	lr, sl, #1
   150f4:	mov	r0, r8
   150f8:	ldrd	sl, [sp, #208]	; 0xd0
   150fc:	mov	r1, r9
   15100:	ldrd	r8, [sp, #24]
   15104:	orr	r6, lr, r5, lsr #31
   15108:	ldrd	r4, [sp, #120]	; 0x78
   1510c:	adds	r8, r8, sl
   15110:	adc	r9, r9, fp
   15114:	ldrd	sl, [sp, #248]	; 0xf8
   15118:	lsl	ip, r3, #1
   1511c:	orr	lr, ip, r2, lsr #31
   15120:	lsl	r2, r2, #1
   15124:	adds	r4, r4, sl
   15128:	orr	r3, r2, r3, lsr #31
   1512c:	adc	r5, r5, fp
   15130:	str	r3, [sp, #160]	; 0xa0
   15134:	ldrd	sl, [sp, #184]	; 0xb8
   15138:	ldrd	r2, [sp, #176]	; 0xb0
   1513c:	str	lr, [sp, #164]	; 0xa4
   15140:	adds	sl, sl, r2
   15144:	mov	r2, sl
   15148:	adc	fp, fp, r3
   1514c:	adds	sl, r0, r6
   15150:	mov	r3, fp
   15154:	adc	fp, r1, r7
   15158:	ldrd	r0, [sp, #136]	; 0x88
   1515c:	strd	sl, [sp, #208]	; 0xd0
   15160:	ldrd	sl, [sp, #128]	; 0x80
   15164:	eor	r0, r0, r2
   15168:	eor	r1, r1, r3
   1516c:	adds	sl, sl, r4
   15170:	adc	fp, fp, r5
   15174:	mov	r4, sl
   15178:	mov	r5, fp
   1517c:	ldrd	sl, [sp, #160]	; 0xa0
   15180:	strd	r2, [sp, #248]	; 0xf8
   15184:	mov	r2, r0
   15188:	adds	sl, sl, r8
   1518c:	adc	fp, fp, r9
   15190:	mov	r3, r1
   15194:	ldrd	r8, [sp, #208]	; 0xd0
   15198:	ldrd	r0, [sp, #144]	; 0x90
   1519c:	lsr	ip, r2, #24
   151a0:	eor	r0, r0, r8
   151a4:	eor	r1, r1, r9
   151a8:	ldrd	r8, [sp, #168]	; 0xa8
   151ac:	strd	r0, [sp, #184]	; 0xb8
   151b0:	add	r1, sp, #256	; 0x100
   151b4:	eor	r8, r8, r4
   151b8:	eor	r9, r9, r5
   151bc:	strd	r4, [r1]
   151c0:	strd	r8, [sp, #224]	; 0xe0
   151c4:	ldrd	r8, [sp, #152]	; 0x98
   151c8:	ldrd	r0, [sp, #184]	; 0xb8
   151cc:	strd	r2, [sp, #136]	; 0x88
   151d0:	eor	r8, r8, sl
   151d4:	str	r1, [sp, #144]	; 0x90
   151d8:	str	r0, [sp, #148]	; 0x94
   151dc:	ldrd	r0, [sp, #224]	; 0xe0
   151e0:	mov	r4, r8
   151e4:	ldrd	r2, [sp, #136]	; 0x88
   151e8:	str	r4, [sp, #172]	; 0xac
   151ec:	str	r1, [sp, #184]	; 0xb8
   151f0:	ldrd	r4, [sp, #192]	; 0xc0
   151f4:	str	r0, [sp, #188]	; 0xbc
   151f8:	ldrd	r0, [sp, #40]	; 0x28
   151fc:	ldr	lr, [sp, #136]	; 0x88
   15200:	orr	r8, ip, r3, lsl #8
   15204:	adds	r0, r0, r4
   15208:	eor	r9, r9, fp
   1520c:	lsr	r3, r3, #24
   15210:	adc	r1, r1, r5
   15214:	str	r9, [sp, #168]	; 0xa8
   15218:	ldrd	r4, [sp, #144]	; 0x90
   1521c:	orr	r9, r3, lr, lsl #8
   15220:	ldrd	r2, [sp, #216]	; 0xd8
   15224:	strd	r0, [sp, #152]	; 0x98
   15228:	ldrd	r0, [sp, #168]	; 0xa8
   1522c:	adds	r2, r2, r4
   15230:	adc	r3, r3, r5
   15234:	ldrd	r4, [sp, #200]	; 0xc8
   15238:	adds	r4, r4, r0
   1523c:	adc	r5, r5, r1
   15240:	ldrd	r0, [sp, #184]	; 0xb8
   15244:	strd	r4, [sp, #216]	; 0xd8
   15248:	ldrd	r4, [sp, #240]	; 0xf0
   1524c:	strd	r2, [sp, #240]	; 0xf0
   15250:	eor	r2, r2, r6
   15254:	adds	r4, r4, r0
   15258:	adc	r5, r5, r1
   1525c:	ldrd	r0, [sp, #152]	; 0x98
   15260:	strd	r4, [sp, #224]	; 0xe0
   15264:	eor	r3, r3, r7
   15268:	adds	r0, r0, r8
   1526c:	adc	r1, r1, r9
   15270:	mov	r4, r0
   15274:	mov	r5, r1
   15278:	strd	r2, [sp, #192]	; 0xc0
   1527c:	strd	r4, [sp, #200]	; 0xc8
   15280:	ldrd	r2, [sp, #160]	; 0xa0
   15284:	ldrd	r4, [sp, #216]	; 0xd8
   15288:	ldrd	r0, [sp, #128]	; 0x80
   1528c:	eor	r2, r2, r4
   15290:	eor	r3, r3, r5
   15294:	mov	r4, r2
   15298:	mov	r5, r3
   1529c:	ldrd	r2, [sp, #224]	; 0xe0
   152a0:	eor	r0, r0, r2
   152a4:	eor	r1, r1, r3
   152a8:	ldrd	r2, [sp, #176]	; 0xb0
   152ac:	ldrd	r6, [sp, #200]	; 0xc8
   152b0:	ldr	lr, [sp, #192]	; 0xc0
   152b4:	eor	r2, r2, r6
   152b8:	eor	r3, r3, r7
   152bc:	lsr	ip, r2, #16
   152c0:	ldrd	r6, [sp, #208]	; 0xd0
   152c4:	strd	r2, [sp, #136]	; 0x88
   152c8:	ldrd	r2, [sp, #64]	; 0x40
   152cc:	lsr	lr, lr, #24
   152d0:	adds	r2, r2, r6
   152d4:	adc	r3, r3, r7
   152d8:	add	r6, sp, #264	; 0x108
   152dc:	strd	r2, [r6]
   152e0:	add	r6, sp, #256	; 0x100
   152e4:	ldrd	r2, [sp, #48]	; 0x30
   152e8:	ldrd	r6, [r6]
   152ec:	adds	r2, r2, r6
   152f0:	adc	r3, r3, r7
   152f4:	add	r6, sp, #256	; 0x100
   152f8:	strd	r2, [r6]
   152fc:	ldrd	r2, [sp]
   15300:	ldrd	r6, [sp, #136]	; 0x88
   15304:	adds	r2, r2, sl
   15308:	adc	r3, r3, fp
   1530c:	mov	fp, r3
   15310:	orr	r3, ip, r7, lsl #16
   15314:	str	r3, [sp, #128]	; 0x80
   15318:	lsr	r3, r7, #16
   1531c:	orr	r3, r3, r6, lsl #16
   15320:	str	r3, [sp, #132]	; 0x84
   15324:	ldr	r3, [sp, #196]	; 0xc4
   15328:	ldrd	r6, [sp, #128]	; 0x80
   1532c:	mov	sl, r2
   15330:	orr	r3, lr, r3, lsl #8
   15334:	str	r3, [sp, #152]	; 0x98
   15338:	ldrd	r2, [sp, #248]	; 0xf8
   1533c:	lsr	ip, r4, #24
   15340:	lsr	lr, r0, #24
   15344:	adds	r2, r2, r6
   15348:	adc	r3, r3, r7
   1534c:	orr	r7, ip, r5, lsl #8
   15350:	strd	r2, [sp, #208]	; 0xd0
   15354:	str	r7, [sp, #160]	; 0xa0
   15358:	eor	r3, r3, r9
   1535c:	ldrd	r6, [sp, #192]	; 0xc0
   15360:	eor	r2, r2, r8
   15364:	orr	lr, lr, r1, lsl #8
   15368:	lsl	ip, r3, #1
   1536c:	str	lr, [sp, #176]	; 0xb0
   15370:	orr	lr, ip, r2, lsr #31
   15374:	lsr	ip, r7, #24
   15378:	str	lr, [sp, #140]	; 0x8c
   1537c:	orr	lr, ip, r6, lsl #8
   15380:	add	ip, sp, #264	; 0x108
   15384:	str	lr, [sp, #156]	; 0x9c
   15388:	ldrd	r8, [sp, #152]	; 0x98
   1538c:	ldrd	r6, [ip]
   15390:	lsr	ip, r5, #24
   15394:	orr	lr, ip, r4, lsl #8
   15398:	adds	r6, r6, r8
   1539c:	str	lr, [sp, #164]	; 0xa4
   153a0:	adc	r7, r7, r9
   153a4:	ldrd	r4, [sp, #160]	; 0xa0
   153a8:	mov	r8, r6
   153ac:	mov	r9, r7
   153b0:	ldrd	r6, [sp, #144]	; 0x90
   153b4:	lsr	r1, r1, #24
   153b8:	adds	r4, r4, sl
   153bc:	orr	lr, r1, r0, lsl #8
   153c0:	add	r1, sp, #256	; 0x100
   153c4:	strd	r8, [sp, #248]	; 0xf8
   153c8:	adc	r5, r5, fp
   153cc:	str	lr, [sp, #180]	; 0xb4
   153d0:	eor	r8, r8, r6
   153d4:	eor	r9, r9, r7
   153d8:	mov	r6, r8
   153dc:	mov	r7, r9
   153e0:	mov	sl, r4
   153e4:	mov	fp, r5
   153e8:	ldrd	r8, [sp, #176]	; 0xb0
   153ec:	ldrd	r4, [r1]
   153f0:	lsl	r2, r2, #1
   153f4:	lsr	lr, r6, #16
   153f8:	adds	r4, r4, r8
   153fc:	adc	r5, r5, r9
   15400:	mov	r0, r4
   15404:	mov	r1, r5
   15408:	ldrd	r4, [sp, #168]	; 0xa8
   1540c:	ldrd	r8, [sp, #184]	; 0xb8
   15410:	orr	r3, r2, r3, lsr #31
   15414:	str	r3, [sp, #136]	; 0x88
   15418:	eor	r8, r8, r0
   1541c:	orr	r3, lr, r7, lsl #16
   15420:	eor	r9, r9, r1
   15424:	str	r3, [sp, #144]	; 0x90
   15428:	add	ip, sp, #256	; 0x100
   1542c:	lsr	r3, r7, #16
   15430:	orr	r3, r3, r6, lsl #16
   15434:	lsr	lr, r8, #16
   15438:	strd	r0, [ip]
   1543c:	str	r3, [sp, #148]	; 0x94
   15440:	orr	lr, lr, r9, lsl #16
   15444:	lsr	r1, r9, #16
   15448:	str	lr, [sp, #168]	; 0xa8
   1544c:	ldrd	r6, [sp, #240]	; 0xf0
   15450:	orr	lr, r1, r8, lsl #16
   15454:	ldrd	r8, [sp, #144]	; 0x90
   15458:	eor	r4, r4, sl
   1545c:	eor	r5, r5, fp
   15460:	adds	r6, r6, r8
   15464:	adc	r7, r7, r9
   15468:	lsr	ip, r4, #16
   1546c:	strd	r6, [sp, #184]	; 0xb8
   15470:	ldrd	r6, [sp, #216]	; 0xd8
   15474:	orr	r2, ip, r5, lsl #16
   15478:	lsr	ip, r5, #16
   1547c:	orr	r3, ip, r4, lsl #16
   15480:	adds	r6, r6, r2
   15484:	adc	r7, r7, r3
   15488:	str	lr, [sp, #172]	; 0xac
   1548c:	ldrd	r4, [sp, #224]	; 0xe0
   15490:	strd	r6, [sp, #192]	; 0xc0
   15494:	ldrd	r6, [sp, #168]	; 0xa8
   15498:	adds	r4, r4, r6
   1549c:	adc	r5, r5, r7
   154a0:	mov	r0, r4
   154a4:	ldrd	r6, [sp, #200]	; 0xc8
   154a8:	mov	r1, r5
   154ac:	ldrd	r4, [sp, #56]	; 0x38
   154b0:	adds	r4, r4, r6
   154b4:	adc	r5, r5, r7
   154b8:	ldrd	r6, [sp, #32]
   154bc:	strd	r4, [sp, #224]	; 0xe0
   154c0:	ldrd	r4, [sp, #248]	; 0xf8
   154c4:	adds	r4, r4, r6
   154c8:	adc	r5, r5, r7
   154cc:	mov	r6, r4
   154d0:	mov	r7, r5
   154d4:	ldrd	r4, [sp, #136]	; 0x88
   154d8:	adds	r4, r4, r6
   154dc:	adc	r5, r5, r7
   154e0:	mov	r8, r4
   154e4:	mov	r9, r5
   154e8:	ldrd	r6, [sp, #160]	; 0xa0
   154ec:	strd	r8, [sp, #200]	; 0xc8
   154f0:	eor	r8, r8, r2
   154f4:	eor	r9, r9, r3
   154f8:	mov	r4, r8
   154fc:	mov	r5, r9
   15500:	str	r5, [sp, #160]	; 0xa0
   15504:	str	r4, [sp, #164]	; 0xa4
   15508:	ldrd	r4, [sp, #176]	; 0xb0
   1550c:	ldrd	r8, [sp, #192]	; 0xc0
   15510:	eor	r4, r4, r0
   15514:	eor	r5, r5, r1
   15518:	eor	r7, r7, r9
   1551c:	eor	r6, r6, r8
   15520:	mov	r3, r7
   15524:	strd	r4, [sp, #176]	; 0xb0
   15528:	ldrd	r4, [sp, #160]	; 0xa0
   1552c:	ldrd	r8, [sp, #152]	; 0x98
   15530:	mov	r2, r6
   15534:	ldrd	r6, [sp, #184]	; 0xb8
   15538:	lsl	ip, r3, #1
   1553c:	adds	r4, r4, r0
   15540:	orr	r0, ip, r2, lsr #31
   15544:	eor	r8, r8, r6
   15548:	eor	r9, r9, r7
   1554c:	str	r0, [sp, #156]	; 0x9c
   15550:	ldrd	r6, [sp, #136]	; 0x88
   15554:	adc	r5, r5, r1
   15558:	add	ip, sp, #256	; 0x100
   1555c:	eor	r6, r6, r4
   15560:	eor	r7, r7, r5
   15564:	mov	r0, r6
   15568:	mov	r1, r7
   1556c:	strd	r4, [sp, #216]	; 0xd8
   15570:	ldrd	r6, [ip]
   15574:	ldrd	r4, [sp, #64]	; 0x40
   15578:	lsl	r2, r2, #1
   1557c:	orr	r3, r2, r3, lsr #31
   15580:	adds	r4, r4, r6
   15584:	adc	r5, r5, r7
   15588:	str	r3, [sp, #152]	; 0x98
   1558c:	mov	r6, r4
   15590:	mov	r7, r5
   15594:	ldrd	r4, [sp, #152]	; 0x98
   15598:	lsl	r3, r9, #1
   1559c:	orr	r3, r3, r8, lsr #31
   155a0:	adds	r4, r4, r6
   155a4:	adc	r5, r5, r7
   155a8:	mov	r6, r4
   155ac:	mov	r7, r5
   155b0:	ldrd	r4, [sp, #104]	; 0x68
   155b4:	str	r3, [sp, #140]	; 0x8c
   155b8:	ldr	r3, [sp, #180]	; 0xb4
   155bc:	adds	r4, r4, sl
   155c0:	lsl	ip, r8, #1
   155c4:	adc	r5, r5, fp
   155c8:	mov	fp, r5
   155cc:	orr	r5, ip, r9, lsr #31
   155d0:	ldrd	r8, [sp, #176]	; 0xb0
   155d4:	lsl	lr, r3, #1
   155d8:	ldrd	r2, [sp, #128]	; 0x80
   155dc:	orr	lr, lr, r8, lsr #31
   155e0:	str	lr, [sp, #132]	; 0x84
   155e4:	eor	r2, r2, r6
   155e8:	eor	r3, r3, r7
   155ec:	strd	r6, [sp, #240]	; 0xf0
   155f0:	lsl	lr, r8, #1
   155f4:	ldrd	r6, [sp, #112]	; 0x70
   155f8:	ldrd	r8, [sp, #200]	; 0xc8
   155fc:	str	r5, [sp, #136]	; 0x88
   15600:	lsr	ip, r0, #24
   15604:	adds	r6, r6, r8
   15608:	adc	r7, r7, r9
   1560c:	mov	r5, r7
   15610:	ldr	r7, [sp, #180]	; 0xb4
   15614:	ldrd	r8, [sp, #136]	; 0x88
   15618:	mov	sl, r4
   1561c:	orr	lr, lr, r7, lsr #31
   15620:	str	lr, [sp, #128]	; 0x80
   15624:	orr	lr, ip, r1, lsl #8
   15628:	lsr	r1, r1, #24
   1562c:	adds	r8, r8, sl
   15630:	orr	r0, r1, r0, lsl #8
   15634:	adc	r9, r9, fp
   15638:	str	r0, [sp, #180]	; 0xb4
   1563c:	ldrd	r0, [sp, #168]	; 0xa8
   15640:	mov	sl, r8
   15644:	mov	fp, r9
   15648:	mov	r4, r6
   1564c:	eor	r0, r0, sl
   15650:	ldrd	r6, [sp, #224]	; 0xe0
   15654:	strd	sl, [sp, #248]	; 0xf8
   15658:	ldrd	sl, [sp, #128]	; 0x80
   1565c:	str	lr, [sp, #176]	; 0xb0
   15660:	mov	r8, r3
   15664:	adds	r6, r6, sl
   15668:	adc	r7, r7, fp
   1566c:	ldrd	sl, [sp, #176]	; 0xb0
   15670:	eor	r1, r1, r9
   15674:	mov	r9, r2
   15678:	adds	sl, sl, r4
   1567c:	adc	fp, fp, r5
   15680:	mov	r4, sl
   15684:	mov	r5, fp
   15688:	ldrd	sl, [sp, #144]	; 0x90
   1568c:	strd	r4, [sp, #224]	; 0xe0
   15690:	add	ip, sp, #256	; 0x100
   15694:	eor	sl, sl, r6
   15698:	eor	fp, fp, r7
   1569c:	mov	r2, sl
   156a0:	mov	r3, fp
   156a4:	ldrd	sl, [sp, #160]	; 0xa0
   156a8:	strd	r6, [sp, #200]	; 0xc8
   156ac:	str	r1, [sp, #160]	; 0xa0
   156b0:	eor	sl, sl, r4
   156b4:	eor	fp, fp, r5
   156b8:	mov	r4, sl
   156bc:	mov	r5, fp
   156c0:	ldrd	sl, [sp, #184]	; 0xb8
   156c4:	lsr	lr, r5, #16
   156c8:	orr	lr, lr, r4, lsl #16
   156cc:	adds	sl, sl, r8
   156d0:	adc	fp, fp, r9
   156d4:	strd	sl, [ip]
   156d8:	ldrd	r6, [sp, #152]	; 0x98
   156dc:	str	r0, [sp, #164]	; 0xa4
   156e0:	ldrd	r0, [sp, #208]	; 0xd0
   156e4:	eor	r6, r6, sl
   156e8:	eor	r7, r7, fp
   156ec:	ldrd	sl, [sp, #160]	; 0xa0
   156f0:	str	r3, [sp, #144]	; 0x90
   156f4:	lsr	r3, r4, #16
   156f8:	adds	r0, r0, sl
   156fc:	adc	r1, r1, fp
   15700:	str	r2, [sp, #148]	; 0x94
   15704:	orr	r3, r3, r5, lsl #16
   15708:	strd	r0, [sp, #184]	; 0xb8
   1570c:	str	r3, [sp, #152]	; 0x98
   15710:	ldrd	r0, [sp, #144]	; 0x90
   15714:	ldrd	r2, [sp, #192]	; 0xc0
   15718:	ldrd	r4, [sp, #240]	; 0xf0
   1571c:	str	lr, [sp, #156]	; 0x9c
   15720:	adds	r2, r2, r0
   15724:	adc	r3, r3, r1
   15728:	mov	sl, r2
   1572c:	mov	fp, r3
   15730:	ldrd	r0, [sp, #136]	; 0x88
   15734:	ldrd	r2, [sp, #184]	; 0xb8
   15738:	strd	sl, [sp, #208]	; 0xd0
   1573c:	lsr	ip, r6, #24
   15740:	eor	r0, r0, r2
   15744:	eor	r1, r1, r3
   15748:	mov	r2, r0
   1574c:	mov	r3, r1
   15750:	ldrd	r0, [sp, #128]	; 0x80
   15754:	orr	lr, ip, r7, lsl #8
   15758:	lsr	ip, r7, #24
   1575c:	eor	r0, r0, sl
   15760:	eor	r1, r1, fp
   15764:	ldrd	sl, [sp, #120]	; 0x78
   15768:	str	lr, [sp, #168]	; 0xa8
   1576c:	orr	lr, ip, r6, lsl #8
   15770:	adds	sl, sl, r4
   15774:	adc	fp, fp, r5
   15778:	ldrd	r4, [sp, #152]	; 0x98
   1577c:	strd	sl, [sp, #128]	; 0x80
   15780:	ldrd	sl, [sp, #216]	; 0xd8
   15784:	str	lr, [sp, #172]	; 0xac
   15788:	ldrd	r6, [sp, #168]	; 0xa8
   1578c:	adds	sl, sl, r4
   15790:	adc	fp, fp, r5
   15794:	ldrd	r4, [sp, #176]	; 0xb0
   15798:	strd	sl, [sp, #240]	; 0xf0
   1579c:	lsr	ip, r2, #24
   157a0:	eor	r4, r4, sl
   157a4:	eor	r5, r5, fp
   157a8:	mov	sl, r4
   157ac:	mov	fp, r5
   157b0:	ldrd	r4, [sp, #128]	; 0x80
   157b4:	orr	lr, ip, r3, lsl #8
   157b8:	str	lr, [sp, #136]	; 0x88
   157bc:	adds	r4, r4, r6
   157c0:	adc	r5, r5, r7
   157c4:	mov	r6, r4
   157c8:	mov	r7, r5
   157cc:	ldrd	r4, [sp, #24]
   157d0:	strd	r6, [sp, #192]	; 0xc0
   157d4:	ldrd	r6, [sp, #248]	; 0xf8
   157d8:	lsl	ip, fp, #1
   157dc:	lsr	r3, r3, #24
   157e0:	adds	r4, r4, r6
   157e4:	adc	r5, r5, r7
   157e8:	ldrd	r6, [sp, #192]	; 0xc0
   157ec:	strd	r4, [sp, #176]	; 0xb0
   157f0:	lsl	lr, sl, #1
   157f4:	eor	r6, r6, r8
   157f8:	eor	r7, r7, r9
   157fc:	ldrd	r8, [sp]
   15800:	ldrd	r4, [sp, #200]	; 0xc8
   15804:	orr	r3, r3, r2, lsl #8
   15808:	str	r3, [sp, #140]	; 0x8c
   1580c:	adds	r8, r8, r4
   15810:	adc	r9, r9, r5
   15814:	orr	r5, ip, sl, lsr #31
   15818:	lsr	ip, r0, #24
   1581c:	orr	r4, lr, fp, lsr #31
   15820:	orr	lr, ip, r1, lsl #8
   15824:	lsr	r1, r1, #24
   15828:	ldrd	r2, [sp, #176]	; 0xb0
   1582c:	str	lr, [sp, #128]	; 0x80
   15830:	orr	lr, r1, r0, lsl #8
   15834:	ldrd	r0, [sp, #136]	; 0x88
   15838:	str	lr, [sp, #132]	; 0x84
   1583c:	ldrd	sl, [sp, #96]	; 0x60
   15840:	adds	r2, r2, r0
   15844:	adc	r3, r3, r1
   15848:	mov	r0, r2
   1584c:	mov	r1, r3
   15850:	ldrd	r2, [sp, #128]	; 0x80
   15854:	strd	r0, [sp, #248]	; 0xf8
   15858:	add	ip, sp, #264	; 0x108
   1585c:	adds	r2, r2, r8
   15860:	adc	r3, r3, r9
   15864:	mov	r8, r2
   15868:	mov	r9, r3
   1586c:	ldrd	r2, [sp, #160]	; 0xa0
   15870:	strd	r8, [sp, #200]	; 0xc8
   15874:	adds	r8, r8, sl
   15878:	eor	r3, r3, r1
   1587c:	lsr	r1, r6, #16
   15880:	orr	lr, r1, r7, lsl #16
   15884:	lsr	r1, r7, #16
   15888:	eor	r2, r2, r0
   1588c:	str	lr, [sp, #176]	; 0xb0
   15890:	orr	lr, r1, r6, lsl #16
   15894:	str	lr, [sp, #180]	; 0xb4
   15898:	lsr	r1, r2, #16
   1589c:	ldrd	r6, [sp, #176]	; 0xb0
   158a0:	orr	lr, r1, r3, lsl #16
   158a4:	adc	r9, r9, fp
   158a8:	lsr	r3, r3, #16
   158ac:	adds	sl, r8, r4
   158b0:	adc	fp, r9, r5
   158b4:	orr	r3, r3, r2, lsl #16
   158b8:	str	lr, [sp, #160]	; 0xa0
   158bc:	eor	r6, r6, sl
   158c0:	eor	r7, r7, fp
   158c4:	str	r3, [sp, #164]	; 0xa4
   158c8:	mov	r0, r6
   158cc:	ldrd	r2, [sp, #184]	; 0xb8
   158d0:	mov	r1, r7
   158d4:	ldrd	r6, [sp, #160]	; 0xa0
   158d8:	str	r1, [sp, #184]	; 0xb8
   158dc:	str	r0, [sp, #188]	; 0xbc
   158e0:	adds	r2, r2, r6
   158e4:	adc	r3, r3, r7
   158e8:	ldrd	r0, [sp, #144]	; 0x90
   158ec:	ldrd	r8, [sp, #200]	; 0xc8
   158f0:	ldrd	r6, [sp, #184]	; 0xb8
   158f4:	eor	r8, r8, r0
   158f8:	adds	r6, r6, r2
   158fc:	eor	r9, r9, r1
   15900:	ldrd	r0, [sp, #136]	; 0x88
   15904:	adc	r7, r7, r3
   15908:	eor	r0, r0, r2
   1590c:	eor	r1, r1, r3
   15910:	strd	r6, [sp, #200]	; 0xc8
   15914:	mov	r2, r6
   15918:	mov	r3, r7
   1591c:	ldrd	r6, [sp, #8]
   15920:	eor	r3, r3, r5
   15924:	mov	r5, r3
   15928:	lsr	r3, r8, #16
   1592c:	adds	r6, r6, sl
   15930:	orr	r3, r3, r9, lsl #16
   15934:	adc	r7, r7, fp
   15938:	str	r3, [sp, #136]	; 0x88
   1593c:	lsr	r3, r9, #16
   15940:	mov	sl, r6
   15944:	mov	fp, r7
   15948:	orr	r3, r3, r8, lsl #16
   1594c:	ldrd	r6, [sp, #72]	; 0x48
   15950:	ldrd	r8, [sp, #224]	; 0xe0
   15954:	eor	r2, r2, r4
   15958:	mov	r4, r2
   1595c:	adds	r6, r6, r8
   15960:	adc	r7, r7, r9
   15964:	str	r3, [sp, #140]	; 0x8c
   15968:	lsr	r3, r2, #24
   1596c:	add	r2, sp, #272	; 0x110
   15970:	strd	r0, [ip]
   15974:	strd	r6, [r2]
   15978:	ldrd	r8, [sp, #136]	; 0x88
   1597c:	ldrd	r6, [sp, #208]	; 0xd0
   15980:	lsr	ip, r5, #24
   15984:	orr	lr, ip, r4, lsl #8
   15988:	orr	r3, r3, r5, lsl #8
   1598c:	adds	r6, r6, r8
   15990:	str	r3, [sp, #144]	; 0x90
   15994:	str	lr, [sp, #148]	; 0x94
   15998:	adc	r7, r7, r9
   1599c:	ldrd	r8, [sp, #144]	; 0x90
   159a0:	ldrd	r0, [sp, #184]	; 0xb8
   159a4:	ldrd	r2, [sp, #128]	; 0x80
   159a8:	adds	r8, r8, sl
   159ac:	adc	r9, r9, fp
   159b0:	eor	r1, r1, r9
   159b4:	mov	r5, r1
   159b8:	add	r1, sp, #264	; 0x108
   159bc:	eor	r3, r3, r7
   159c0:	ldrd	sl, [r1]
   159c4:	eor	r2, r2, r6
   159c8:	strd	r6, [sp, #216]	; 0xd8
   159cc:	lsl	ip, fp, #1
   159d0:	orr	r7, ip, sl, lsr #31
   159d4:	eor	r0, r0, r8
   159d8:	lsl	ip, r3, #1
   159dc:	add	r1, sp, #256	; 0x100
   159e0:	mov	r4, r0
   159e4:	orr	r0, ip, r2, lsr #31
   159e8:	str	r0, [sp, #132]	; 0x84
   159ec:	strd	r8, [sp, #224]	; 0xe0
   159f0:	ldrd	r8, [r1]
   159f4:	ldrd	r0, [sp, #176]	; 0xb0
   159f8:	add	ip, sp, #256	; 0x100
   159fc:	lsl	r2, r2, #1
   15a00:	adds	r8, r8, r0
   15a04:	adc	r9, r9, r1
   15a08:	add	r1, sp, #272	; 0x110
   15a0c:	lsl	r0, sl, #1
   15a10:	orr	r6, r0, fp, lsr #31
   15a14:	ldrd	r0, [r1]
   15a18:	orr	r3, r2, r3, lsr #31
   15a1c:	ldrd	sl, [sp, #136]	; 0x88
   15a20:	adds	r0, r0, r6
   15a24:	adc	r1, r1, r7
   15a28:	str	r3, [sp, #128]	; 0x80
   15a2c:	strd	r0, [ip]
   15a30:	lsr	ip, r4, #16
   15a34:	orr	r3, ip, r5, lsl #16
   15a38:	str	r3, [sp, #176]	; 0xb0
   15a3c:	lsr	r3, r5, #16
   15a40:	orr	r3, r3, r4, lsl #16
   15a44:	eor	sl, sl, r0
   15a48:	eor	fp, fp, r1
   15a4c:	str	r3, [sp, #180]	; 0xb4
   15a50:	str	fp, [sp, #184]	; 0xb8
   15a54:	ldrd	r2, [sp, #200]	; 0xc8
   15a58:	str	sl, [sp, #188]	; 0xbc
   15a5c:	ldrd	sl, [sp, #176]	; 0xb0
   15a60:	ldrd	r4, [sp, #192]	; 0xc0
   15a64:	ldrd	r0, [sp, #128]	; 0x80
   15a68:	adds	r2, r2, sl
   15a6c:	adc	r3, r3, fp
   15a70:	strd	r2, [sp, #200]	; 0xc8
   15a74:	ldrd	r2, [sp, #184]	; 0xb8
   15a78:	adds	r2, r2, r8
   15a7c:	adc	r3, r3, r9
   15a80:	strd	r2, [sp, #208]	; 0xd0
   15a84:	ldrd	r2, [sp, #16]
   15a88:	adds	r2, r2, r4
   15a8c:	adc	r3, r3, r5
   15a90:	ldrd	r4, [sp, #160]	; 0xa0
   15a94:	adds	r0, r0, r2
   15a98:	adc	r1, r1, r3
   15a9c:	mov	r2, r0
   15aa0:	mov	r3, r1
   15aa4:	eor	r4, r4, r0
   15aa8:	eor	r5, r5, r1
   15aac:	ldrd	r0, [sp, #168]	; 0xa8
   15ab0:	eor	r1, r1, r9
   15ab4:	eor	r0, r0, r8
   15ab8:	lsl	ip, r1, #1
   15abc:	orr	lr, ip, r0, lsr #31
   15ac0:	lsl	r0, r0, #1
   15ac4:	str	lr, [sp, #140]	; 0x8c
   15ac8:	orr	lr, r0, r1, lsr #31
   15acc:	str	lr, [sp, #136]	; 0x88
   15ad0:	mov	r8, r5
   15ad4:	mov	r9, r4
   15ad8:	ldrd	r4, [sp, #240]	; 0xf0
   15adc:	ldrd	sl, [sp, #40]	; 0x28
   15ae0:	adds	r4, r4, r8
   15ae4:	adc	r5, r5, r9
   15ae8:	mov	r0, r4
   15aec:	mov	r1, r5
   15af0:	strd	r4, [sp, #240]	; 0xf0
   15af4:	ldrd	r4, [sp, #128]	; 0x80
   15af8:	eor	r4, r4, r0
   15afc:	eor	r5, r5, r1
   15b00:	mov	r0, r4
   15b04:	mov	r1, r5
   15b08:	ldrd	r4, [sp, #248]	; 0xf8
   15b0c:	lsr	ip, r0, #24
   15b10:	adds	sl, sl, r4
   15b14:	adc	fp, fp, r5
   15b18:	ldrd	r4, [sp, #136]	; 0x88
   15b1c:	adds	r4, r4, sl
   15b20:	adc	r5, r5, fp
   15b24:	mov	sl, r4
   15b28:	mov	fp, r5
   15b2c:	ldrd	r4, [sp, #152]	; 0x98
   15b30:	strd	sl, [sp, #152]	; 0x98
   15b34:	eor	r4, r4, sl
   15b38:	eor	r5, r5, fp
   15b3c:	ldrd	sl, [sp, #88]	; 0x58
   15b40:	str	r5, [sp, #128]	; 0x80
   15b44:	str	r4, [sp, #132]	; 0x84
   15b48:	adds	sl, sl, r2
   15b4c:	adc	fp, fp, r3
   15b50:	mov	r2, sl
   15b54:	orr	sl, ip, r1, lsl #8
   15b58:	lsr	r1, r1, #24
   15b5c:	mov	r3, fp
   15b60:	orr	fp, r1, r0, lsl #8
   15b64:	ldrd	r0, [sp, #208]	; 0xd0
   15b68:	adds	r4, r2, sl
   15b6c:	adc	r5, r3, fp
   15b70:	eor	r0, r0, r6
   15b74:	ldrd	r2, [sp, #128]	; 0x80
   15b78:	eor	r1, r1, r7
   15b7c:	ldrd	r6, [sp, #216]	; 0xd8
   15b80:	strd	r0, [sp, #160]	; 0xa0
   15b84:	ldrd	r0, [sp, #136]	; 0x88
   15b88:	adds	r6, r6, r2
   15b8c:	adc	r7, r7, r3
   15b90:	add	r2, sp, #256	; 0x100
   15b94:	strd	r4, [sp, #248]	; 0xf8
   15b98:	eor	r0, r0, r6
   15b9c:	eor	r4, r4, r8
   15ba0:	eor	r5, r5, r9
   15ba4:	eor	r1, r1, r7
   15ba8:	ldrd	r8, [sp, #80]	; 0x50
   15bac:	strd	r6, [sp, #192]	; 0xc0
   15bb0:	ldrd	r6, [r2]
   15bb4:	ldr	r3, [sp, #160]	; 0xa0
   15bb8:	ldr	r2, [sp, #164]	; 0xa4
   15bbc:	adds	r8, r8, r6
   15bc0:	adc	r9, r9, r7
   15bc4:	strd	r0, [sp, #168]	; 0xa8
   15bc8:	ldrd	r6, [sp, #48]	; 0x30
   15bcc:	ldrd	r0, [sp, #152]	; 0x98
   15bd0:	lsr	r3, r3, #24
   15bd4:	orr	r3, r3, r2, lsl #8
   15bd8:	adds	r6, r6, r0
   15bdc:	adc	r7, r7, r1
   15be0:	str	r3, [sp, #136]	; 0x88
   15be4:	ldrd	r0, [sp, #200]	; 0xc8
   15be8:	ldrd	r2, [sp, #144]	; 0x90
   15bec:	lsr	ip, r4, #16
   15bf0:	orr	lr, ip, r5, lsl #16
   15bf4:	eor	r2, r2, r0
   15bf8:	eor	r3, r3, r1
   15bfc:	ldrd	r0, [sp, #160]	; 0xa0
   15c00:	str	lr, [sp, #152]	; 0x98
   15c04:	lsr	ip, r1, #24
   15c08:	orr	lr, ip, r0, lsl #8
   15c0c:	str	lr, [sp, #140]	; 0x8c
   15c10:	ldrd	r0, [sp, #136]	; 0x88
   15c14:	adds	r0, r0, r8
   15c18:	mov	r8, r0
   15c1c:	ldr	r0, [sp, #168]	; 0xa8
   15c20:	adc	r1, r1, r9
   15c24:	mov	r9, r1
   15c28:	lsr	ip, r0, #24
   15c2c:	ldrd	r0, [sp, #184]	; 0xb8
   15c30:	strd	r8, [sp, #160]	; 0xa0
   15c34:	eor	r8, r8, r0
   15c38:	ldr	r0, [sp, #172]	; 0xac
   15c3c:	eor	r9, r9, r1
   15c40:	orr	lr, ip, r0, lsl #8
   15c44:	lsr	ip, r5, #16
   15c48:	str	lr, [sp, #144]	; 0x90
   15c4c:	orr	lr, ip, r4, lsl #16
   15c50:	str	lr, [sp, #156]	; 0x9c
   15c54:	ldrd	r0, [sp, #240]	; 0xf0
   15c58:	ldrd	r4, [sp, #152]	; 0x98
   15c5c:	add	ip, sp, #256	; 0x100
   15c60:	adds	r0, r0, r4
   15c64:	adc	r1, r1, r5
   15c68:	ldrd	r4, [sp, #168]	; 0xa8
   15c6c:	strd	r0, [ip]
   15c70:	eor	r1, r1, fp
   15c74:	mov	fp, r1
   15c78:	lsr	r1, r5, #24
   15c7c:	orr	lr, r1, r4, lsl #8
   15c80:	str	lr, [sp, #148]	; 0x94
   15c84:	eor	r0, r0, sl
   15c88:	mov	sl, r0
   15c8c:	ldrd	r0, [sp, #144]	; 0x90
   15c90:	lsl	lr, r3, #1
   15c94:	lsr	ip, r8, #16
   15c98:	adds	r6, r6, r0
   15c9c:	adc	r7, r7, r1
   15ca0:	ldrd	r0, [sp, #128]	; 0x80
   15ca4:	strd	r6, [sp, #240]	; 0xf0
   15ca8:	orr	lr, lr, r2, lsr #31
   15cac:	eor	r0, r0, r6
   15cb0:	eor	r1, r1, r7
   15cb4:	mov	r6, r8
   15cb8:	mov	r7, r9
   15cbc:	lsl	r2, r2, #1
   15cc0:	orr	r4, ip, r9, lsl #16
   15cc4:	orr	r3, r2, r3, lsr #31
   15cc8:	strd	r6, [sp, #168]	; 0xa8
   15ccc:	lsr	r2, r9, #16
   15cd0:	ldrd	r6, [sp, #104]	; 0x68
   15cd4:	ldrd	r8, [sp, #224]	; 0xe0
   15cd8:	str	lr, [sp, #132]	; 0x84
   15cdc:	ldr	lr, [sp, #168]	; 0xa8
   15ce0:	adds	r6, r6, r8
   15ce4:	adc	r7, r7, r9
   15ce8:	ldrd	r8, [sp, #160]	; 0xa0
   15cec:	strd	r6, [sp, #224]	; 0xe0
   15cf0:	ldrd	r6, [sp, #40]	; 0x28
   15cf4:	str	r3, [sp, #128]	; 0x80
   15cf8:	lsl	r3, fp, #1
   15cfc:	adds	r8, r8, r6
   15d00:	adc	r9, r9, r7
   15d04:	orr	r5, r2, lr, lsl #16
   15d08:	mov	r7, r9
   15d0c:	orr	r9, r3, sl, lsr #31
   15d10:	ldrd	r2, [sp, #128]	; 0x80
   15d14:	lsr	ip, r0, #16
   15d18:	adds	r2, r2, r8
   15d1c:	adc	r3, r3, r7
   15d20:	ldrd	r6, [sp, #136]	; 0x88
   15d24:	strd	r2, [sp, #184]	; 0xb8
   15d28:	ldrd	r2, [sp, #208]	; 0xd0
   15d2c:	adds	r2, r2, r4
   15d30:	adc	r3, r3, r5
   15d34:	eor	r6, r6, r2
   15d38:	strd	r2, [sp, #216]	; 0xd8
   15d3c:	mov	r2, r6
   15d40:	orr	r6, ip, r1, lsl #16
   15d44:	lsl	ip, sl, #1
   15d48:	orr	r8, ip, fp, lsr #31
   15d4c:	ldrd	sl, [sp, #224]	; 0xe0
   15d50:	eor	r7, r7, r3
   15d54:	lsr	r1, r1, #16
   15d58:	adds	sl, sl, r8
   15d5c:	adc	fp, fp, r9
   15d60:	mov	r3, r7
   15d64:	strd	sl, [sp, #208]	; 0xd0
   15d68:	eor	sl, sl, r4
   15d6c:	eor	fp, fp, r5
   15d70:	mov	r4, sl
   15d74:	mov	r5, fp
   15d78:	ldrd	sl, [sp, #184]	; 0xb8
   15d7c:	orr	r7, r1, r0, lsl #16
   15d80:	lsl	ip, r3, #1
   15d84:	eor	sl, sl, r6
   15d88:	eor	fp, fp, r7
   15d8c:	mov	r0, sl
   15d90:	mov	r1, fp
   15d94:	ldrd	sl, [sp, #192]	; 0xc0
   15d98:	str	r1, [sp, #160]	; 0xa0
   15d9c:	add	r1, sp, #256	; 0x100
   15da0:	adds	sl, sl, r6
   15da4:	adc	fp, fp, r7
   15da8:	str	r0, [sp, #164]	; 0xa4
   15dac:	mov	r6, sl
   15db0:	mov	r7, fp
   15db4:	ldrd	r0, [r1]
   15db8:	ldrd	sl, [sp, #160]	; 0xa0
   15dbc:	orr	lr, ip, r2, lsr #31
   15dc0:	lsl	r2, r2, #1
   15dc4:	adds	r0, r0, sl
   15dc8:	adc	r1, r1, fp
   15dcc:	orr	r3, r2, r3, lsr #31
   15dd0:	str	r3, [sp, #168]	; 0xa8
   15dd4:	mov	sl, r0
   15dd8:	mov	fp, r1
   15ddc:	ldrd	r2, [sp]
   15de0:	ldrd	r0, [sp, #240]	; 0xf0
   15de4:	str	r5, [sp, #136]	; 0x88
   15de8:	str	r4, [sp, #140]	; 0x8c
   15dec:	adds	r2, r2, r0
   15df0:	adc	r3, r3, r1
   15df4:	ldrd	r4, [sp, #128]	; 0x80
   15df8:	add	r1, sp, #256	; 0x100
   15dfc:	str	lr, [sp, #172]	; 0xac
   15e00:	strd	sl, [r1]
   15e04:	ldrd	r0, [sp, #136]	; 0x88
   15e08:	eor	r4, r4, sl
   15e0c:	eor	r5, r5, fp
   15e10:	adds	r0, r0, r6
   15e14:	strd	r4, [sp, #192]	; 0xc0
   15e18:	ldrd	r4, [sp, #168]	; 0xa8
   15e1c:	adc	r1, r1, r7
   15e20:	add	ip, sp, #272	; 0x110
   15e24:	strd	r0, [sp, #224]	; 0xe0
   15e28:	eor	r0, r0, r8
   15e2c:	adds	r8, r4, r2
   15e30:	eor	r1, r1, r9
   15e34:	adc	r9, r5, r3
   15e38:	mov	r2, r8
   15e3c:	mov	r3, r9
   15e40:	ldrd	r8, [sp, #152]	; 0x98
   15e44:	mov	sl, r2
   15e48:	mov	fp, r3
   15e4c:	eor	sl, sl, r8
   15e50:	eor	fp, fp, r9
   15e54:	strd	r2, [ip]
   15e58:	ldrd	r8, [sp, #184]	; 0xb8
   15e5c:	mov	r2, sl
   15e60:	mov	r3, fp
   15e64:	ldrd	sl, [sp, #64]	; 0x40
   15e68:	ldr	lr, [sp, #192]	; 0xc0
   15e6c:	str	r3, [sp, #168]	; 0xa8
   15e70:	adds	sl, sl, r8
   15e74:	adc	fp, fp, r9
   15e78:	ldrd	r8, [sp, #208]	; 0xd0
   15e7c:	strd	sl, [sp, #240]	; 0xf0
   15e80:	ldrd	sl, [sp, #80]	; 0x50
   15e84:	lsr	lr, lr, #24
   15e88:	str	r2, [sp, #172]	; 0xac
   15e8c:	adds	r8, r8, sl
   15e90:	mov	sl, r8
   15e94:	ldr	r8, [sp, #196]	; 0xc4
   15e98:	adc	r9, r9, fp
   15e9c:	mov	fp, r9
   15ea0:	orr	lr, lr, r8, lsl #8
   15ea4:	ldrd	r8, [sp, #144]	; 0x90
   15ea8:	ldrd	r2, [sp, #200]	; 0xc8
   15eac:	lsr	ip, r0, #24
   15eb0:	eor	r8, r8, r6
   15eb4:	eor	r9, r9, r7
   15eb8:	mov	r7, r9
   15ebc:	mov	r6, r8
   15ec0:	ldrd	r8, [sp, #168]	; 0xa8
   15ec4:	str	lr, [sp, #152]	; 0x98
   15ec8:	orr	lr, ip, r1, lsl #8
   15ecc:	adds	r2, r2, r8
   15ed0:	adc	r3, r3, r9
   15ed4:	eor	r4, r4, r2
   15ed8:	eor	r5, r5, r3
   15edc:	add	ip, sp, #288	; 0x120
   15ee0:	str	lr, [sp, #128]	; 0x80
   15ee4:	strd	r2, [ip]
   15ee8:	strd	r4, [sp, #184]	; 0xb8
   15eec:	ldrd	r4, [sp, #192]	; 0xc0
   15ef0:	ldrd	r8, [sp, #240]	; 0xf0
   15ef4:	lsr	r1, r1, #24
   15ef8:	lsr	ip, r5, #24
   15efc:	orr	lr, ip, r4, lsl #8
   15f00:	str	lr, [sp, #156]	; 0x9c
   15f04:	ldrd	r4, [sp, #152]	; 0x98
   15f08:	orr	lr, r1, r0, lsl #8
   15f0c:	str	lr, [sp, #132]	; 0x84
   15f10:	adds	r8, r8, r4
   15f14:	adc	r9, r9, r5
   15f18:	ldrd	r4, [sp, #128]	; 0x80
   15f1c:	add	r3, sp, #264	; 0x108
   15f20:	ldrd	r0, [sp, #136]	; 0x88
   15f24:	adds	r4, r4, sl
   15f28:	adc	r5, r5, fp
   15f2c:	mov	sl, r4
   15f30:	mov	fp, r5
   15f34:	ldrd	r4, [sp, #160]	; 0xa0
   15f38:	strd	r8, [r3]
   15f3c:	add	r3, sp, #272	; 0x110
   15f40:	eor	r4, r4, r8
   15f44:	eor	r5, r5, r9
   15f48:	ldrd	r2, [r3]
   15f4c:	ldrd	r8, [sp, #72]	; 0x48
   15f50:	lsr	lr, r4, #16
   15f54:	eor	r0, r0, sl
   15f58:	adds	r2, r2, r8
   15f5c:	adc	r3, r3, r9
   15f60:	mov	r9, r3
   15f64:	orr	lr, lr, r5, lsl #16
   15f68:	ldr	r3, [sp, #184]	; 0xb8
   15f6c:	eor	r1, r1, fp
   15f70:	lsl	ip, r7, #1
   15f74:	str	lr, [sp, #144]	; 0x90
   15f78:	lsr	lr, r5, #16
   15f7c:	strd	sl, [sp, #240]	; 0xf0
   15f80:	orr	lr, lr, r4, lsl #16
   15f84:	orr	fp, ip, r6, lsr #31
   15f88:	lsr	ip, r0, #16
   15f8c:	str	lr, [sp, #148]	; 0x94
   15f90:	orr	lr, ip, r1, lsl #16
   15f94:	lsr	ip, r3, #24
   15f98:	add	r3, sp, #256	; 0x100
   15f9c:	lsl	r6, r6, #1
   15fa0:	orr	sl, r6, r7, lsr #31
   15fa4:	ldrd	r4, [sp, #144]	; 0x90
   15fa8:	ldrd	r6, [r3]
   15fac:	ldr	r3, [sp, #188]	; 0xbc
   15fb0:	str	lr, [sp, #136]	; 0x88
   15fb4:	adds	r6, r6, r4
   15fb8:	orr	lr, ip, r3, lsl #8
   15fbc:	lsr	r1, r1, #16
   15fc0:	adc	r7, r7, r5
   15fc4:	str	lr, [sp, #160]	; 0xa0
   15fc8:	orr	lr, r1, r0, lsl #16
   15fcc:	str	lr, [sp, #140]	; 0x8c
   15fd0:	ldrd	r0, [sp, #224]	; 0xe0
   15fd4:	strd	r6, [sp, #208]	; 0xd0
   15fd8:	ldrd	r6, [sp, #136]	; 0x88
   15fdc:	mov	r8, r2
   15fe0:	ldr	r2, [sp, #184]	; 0xb8
   15fe4:	adds	r0, r0, r6
   15fe8:	lsr	r3, r3, #24
   15fec:	adc	r1, r1, r7
   15ff0:	orr	r3, r3, r2, lsl #8
   15ff4:	str	r3, [sp, #164]	; 0xa4
   15ff8:	strd	r0, [sp, #200]	; 0xc8
   15ffc:	ldrd	r0, [sp, #160]	; 0xa0
   16000:	ldrd	r2, [sp, #176]	; 0xb0
   16004:	adds	r0, r0, r8
   16008:	adc	r1, r1, r9
   1600c:	ldrd	r8, [sp, #248]	; 0xf8
   16010:	strd	r0, [sp, #192]	; 0xc0
   16014:	ldrd	r0, [sp, #48]	; 0x30
   16018:	adds	r0, r0, r8
   1601c:	adc	r1, r1, r9
   16020:	adds	r0, r0, sl
   16024:	adc	r1, r1, fp
   16028:	eor	r2, r2, r0
   1602c:	eor	r3, r3, r1
   16030:	mov	r4, r2
   16034:	mov	r2, r3
   16038:	mov	r3, r4
   1603c:	ldrd	r4, [sp, #216]	; 0xd8
   16040:	adds	r4, r4, r2
   16044:	adc	r5, r5, r3
   16048:	mov	r6, r4
   1604c:	eor	r6, r6, sl
   16050:	strd	r4, [sp, #176]	; 0xb0
   16054:	mov	r7, r5
   16058:	ldrd	r4, [sp, #16]
   1605c:	eor	r7, r7, fp
   16060:	lsr	ip, r6, #24
   16064:	orr	r8, ip, r7, lsl #8
   16068:	adds	r4, r4, r0
   1606c:	lsr	ip, r7, #24
   16070:	orr	r9, ip, r6, lsl #8
   16074:	adc	r5, r5, r1
   16078:	adds	sl, r4, r8
   1607c:	adc	fp, r5, r9
   16080:	mov	r6, sl
   16084:	ldrd	r4, [sp, #168]	; 0xa8
   16088:	mov	r7, fp
   1608c:	ldrd	sl, [sp, #192]	; 0xc0
   16090:	ldrd	r0, [sp, #208]	; 0xd0
   16094:	strd	r6, [sp, #248]	; 0xf8
   16098:	eor	r4, r4, sl
   1609c:	eor	r5, r5, fp
   160a0:	mov	sl, r6
   160a4:	mov	fp, r7
   160a8:	eor	sl, sl, r2
   160ac:	eor	fp, fp, r3
   160b0:	mov	r2, sl
   160b4:	mov	r3, fp
   160b8:	ldrd	sl, [sp, #152]	; 0x98
   160bc:	lsr	lr, r4, #16
   160c0:	orr	lr, lr, r5, lsl #16
   160c4:	eor	fp, fp, r1
   160c8:	eor	sl, sl, r0
   160cc:	lsl	ip, fp, #1
   160d0:	orr	r7, ip, sl, lsr #31
   160d4:	lsl	r0, sl, #1
   160d8:	str	r7, [sp, #156]	; 0x9c
   160dc:	orr	r7, r0, fp, lsr #31
   160e0:	ldrd	r0, [sp, #240]	; 0xf0
   160e4:	ldrd	sl, [sp, #24]
   160e8:	str	r7, [sp, #152]	; 0x98
   160ec:	ldrd	r6, [sp, #128]	; 0x80
   160f0:	adds	sl, sl, r0
   160f4:	adc	fp, fp, r1
   160f8:	ldrd	r0, [sp, #200]	; 0xc8
   160fc:	lsr	ip, r2, #16
   16100:	str	lr, [sp, #168]	; 0xa8
   16104:	eor	r6, r6, r0
   16108:	eor	r7, r7, r1
   1610c:	ldrd	r0, [sp, #152]	; 0x98
   16110:	adds	r0, r0, sl
   16114:	adc	r1, r1, fp
   16118:	strd	r0, [sp, #216]	; 0xd8
   1611c:	orr	r0, ip, r3, lsl #16
   16120:	lsr	ip, r5, #16
   16124:	orr	lr, ip, r4, lsl #16
   16128:	add	ip, sp, #288	; 0x120
   1612c:	str	lr, [sp, #172]	; 0xac
   16130:	ldrd	sl, [ip]
   16134:	ldrd	r4, [sp, #168]	; 0xa8
   16138:	lsr	r3, r3, #16
   1613c:	orr	r1, r3, r2, lsl #16
   16140:	ldrd	r2, [sp, #176]	; 0xb0
   16144:	adds	sl, sl, r4
   16148:	adc	fp, fp, r5
   1614c:	adds	r2, r2, r0
   16150:	ldrd	r4, [sp, #160]	; 0xa0
   16154:	adc	r3, r3, r1
   16158:	strd	sl, [sp, #224]	; 0xe0
   1615c:	strd	r2, [sp, #240]	; 0xf0
   16160:	eor	r2, r2, r8
   16164:	eor	r3, r3, r9
   16168:	ldrd	r8, [sp, #216]	; 0xd8
   1616c:	eor	fp, fp, r5
   16170:	eor	sl, sl, r4
   16174:	lsl	ip, r7, #1
   16178:	orr	lr, ip, r6, lsr #31
   1617c:	eor	r9, r9, r1
   16180:	lsl	ip, r6, #1
   16184:	lsl	r1, fp, #1
   16188:	add	r6, sp, #264	; 0x108
   1618c:	eor	r8, r8, r0
   16190:	orr	r1, r1, sl, lsr #31
   16194:	str	r9, [sp, #184]	; 0xb8
   16198:	str	r8, [sp, #188]	; 0xbc
   1619c:	str	r1, [sp, #164]	; 0xa4
   161a0:	ldrd	r8, [r6]
   161a4:	ldrd	r0, [sp, #112]	; 0x70
   161a8:	str	lr, [sp, #132]	; 0x84
   161ac:	orr	lr, ip, r7, lsr #31
   161b0:	adds	r0, r0, r8
   161b4:	adc	r1, r1, r9
   161b8:	mov	r6, r0
   161bc:	mov	r7, r1
   161c0:	str	lr, [sp, #128]	; 0x80
   161c4:	ldrd	r8, [sp, #120]	; 0x78
   161c8:	ldrd	r0, [sp, #192]	; 0xc0
   161cc:	lsl	lr, sl, #1
   161d0:	lsl	ip, r3, #1
   161d4:	adds	r8, r8, r0
   161d8:	adc	r9, r9, r1
   161dc:	orr	r1, lr, fp, lsr #31
   161e0:	str	r1, [sp, #160]	; 0xa0
   161e4:	orr	r1, ip, r2, lsr #31
   161e8:	ldrd	sl, [sp, #248]	; 0xf8
   161ec:	str	r1, [sp, #180]	; 0xb4
   161f0:	ldrd	r0, [sp, #8]
   161f4:	lsl	r2, r2, #1
   161f8:	orr	r3, r2, r3, lsr #31
   161fc:	adds	r0, r0, sl
   16200:	adc	r1, r1, fp
   16204:	str	r3, [sp, #176]	; 0xb0
   16208:	ldrd	sl, [sp, #224]	; 0xe0
   1620c:	ldrd	r2, [sp, #184]	; 0xb8
   16210:	ldrd	r4, [sp, #160]	; 0xa0
   16214:	adds	sl, sl, r2
   16218:	adc	fp, fp, r3
   1621c:	mov	r2, sl
   16220:	mov	r3, fp
   16224:	ldrd	sl, [sp, #128]	; 0x80
   16228:	adds	r4, r4, r6
   1622c:	adc	r5, r5, r7
   16230:	strd	r2, [sp, #224]	; 0xe0
   16234:	adds	sl, sl, r0
   16238:	adc	fp, fp, r1
   1623c:	ldrd	r2, [sp, #152]	; 0x98
   16240:	ldrd	r0, [sp, #224]	; 0xe0
   16244:	mov	r6, sl
   16248:	mov	r7, fp
   1624c:	ldrd	sl, [sp, #176]	; 0xb0
   16250:	eor	r2, r2, r0
   16254:	eor	r3, r3, r1
   16258:	ldrd	r0, [sp, #136]	; 0x88
   1625c:	adds	sl, sl, r8
   16260:	adc	fp, fp, r9
   16264:	ldrd	r8, [sp, #168]	; 0xa8
   16268:	eor	r1, r1, r5
   1626c:	strd	r4, [sp, #248]	; 0xf8
   16270:	mov	r5, r1
   16274:	add	r1, sp, #256	; 0x100
   16278:	eor	r8, r8, r6
   1627c:	eor	r9, r9, r7
   16280:	strd	r2, [sp, #152]	; 0x98
   16284:	eor	r0, r0, r4
   16288:	strd	r6, [r1]
   1628c:	mov	r4, r0
   16290:	mov	r1, r9
   16294:	mov	r0, r8
   16298:	lsr	ip, r2, #24
   1629c:	ldrd	r8, [sp, #144]	; 0x90
   162a0:	ldrd	r2, [sp, #152]	; 0x98
   162a4:	str	r1, [sp, #192]	; 0xc0
   162a8:	eor	r8, r8, sl
   162ac:	orr	lr, ip, r3, lsl #8
   162b0:	eor	r9, r9, fp
   162b4:	str	lr, [sp, #136]	; 0x88
   162b8:	str	r9, [sp, #168]	; 0xa8
   162bc:	lsr	lr, r3, #24
   162c0:	str	r8, [sp, #172]	; 0xac
   162c4:	str	r0, [sp, #196]	; 0xc4
   162c8:	ldrd	r8, [sp, #216]	; 0xd8
   162cc:	ldrd	r0, [sp, #88]	; 0x58
   162d0:	ldr	r3, [sp, #152]	; 0x98
   162d4:	str	r5, [sp, #144]	; 0x90
   162d8:	adds	r0, r0, r8
   162dc:	orr	r3, lr, r3, lsl #8
   162e0:	adc	r1, r1, r9
   162e4:	str	r4, [sp, #148]	; 0x94
   162e8:	str	r3, [sp, #140]	; 0x8c
   162ec:	ldrd	r2, [sp, #240]	; 0xf0
   162f0:	ldrd	r8, [sp, #144]	; 0x90
   162f4:	mov	r6, r0
   162f8:	mov	r7, r1
   162fc:	adds	r2, r2, r8
   16300:	adc	r3, r3, r9
   16304:	ldrd	r0, [sp, #168]	; 0xa8
   16308:	ldrd	r8, [sp, #200]	; 0xc8
   1630c:	strd	r2, [sp, #240]	; 0xf0
   16310:	adds	r8, r8, r0
   16314:	adc	r9, r9, r1
   16318:	ldrd	r0, [sp, #192]	; 0xc0
   1631c:	strd	r8, [sp, #200]	; 0xc8
   16320:	ldrd	r8, [sp, #208]	; 0xd0
   16324:	adds	r8, r8, r0
   16328:	adc	r9, r9, r1
   1632c:	ldrd	r0, [sp, #136]	; 0x88
   16330:	adds	r6, r6, r0
   16334:	adc	r7, r7, r1
   16338:	ldrd	r0, [sp, #160]	; 0xa0
   1633c:	mov	r4, r6
   16340:	mov	r5, r7
   16344:	eor	r0, r0, r2
   16348:	eor	r1, r1, r3
   1634c:	mov	r6, r0
   16350:	ldrd	r2, [sp, #200]	; 0xc8
   16354:	mov	r7, r1
   16358:	ldrd	r0, [sp, #176]	; 0xb0
   1635c:	strd	r4, [sp, #208]	; 0xd0
   16360:	lsr	lr, r6, #24
   16364:	eor	r0, r0, r2
   16368:	eor	r1, r1, r3
   1636c:	mov	r2, r0
   16370:	mov	r3, r1
   16374:	ldrd	r0, [sp, #128]	; 0x80
   16378:	strd	r2, [sp, #152]	; 0x98
   1637c:	add	r3, sp, #264	; 0x108
   16380:	eor	r0, r0, r8
   16384:	strd	r8, [r3]
   16388:	eor	r1, r1, r9
   1638c:	ldrd	r8, [sp, #184]	; 0xb8
   16390:	eor	r8, r8, r4
   16394:	eor	r9, r9, r5
   16398:	mov	r2, r8
   1639c:	ldrd	r4, [sp, #248]	; 0xf8
   163a0:	mov	r3, r9
   163a4:	lsr	ip, r8, #16
   163a8:	ldrd	r8, [sp, #32]
   163ac:	adds	r8, r8, r4
   163b0:	adc	r9, r9, r5
   163b4:	add	r4, sp, #256	; 0x100
   163b8:	strd	r8, [sp, #248]	; 0xf8
   163bc:	ldrd	r4, [r4]
   163c0:	ldrd	r8, [sp, #56]	; 0x38
   163c4:	adds	r8, r8, r4
   163c8:	adc	r9, r9, r5
   163cc:	add	r4, sp, #256	; 0x100
   163d0:	orr	r5, ip, r3, lsl #16
   163d4:	strd	r8, [r4]
   163d8:	ldrd	r8, [sp, #96]	; 0x60
   163dc:	lsr	r3, r3, #16
   163e0:	orr	r3, r3, r2, lsl #16
   163e4:	adds	r8, r8, sl
   163e8:	adc	r9, r9, fp
   163ec:	str	r3, [sp, #132]	; 0x84
   163f0:	str	r5, [sp, #128]	; 0x80
   163f4:	orr	r3, lr, r7, lsl #8
   163f8:	ldrd	r4, [sp, #128]	; 0x80
   163fc:	mov	sl, r8
   16400:	mov	fp, r9
   16404:	ldrd	r8, [sp, #152]	; 0x98
   16408:	str	r3, [sp, #152]	; 0x98
   1640c:	ldrd	r2, [sp, #224]	; 0xe0
   16410:	lsr	ip, r8, #24
   16414:	lsr	lr, r0, #24
   16418:	adds	r2, r2, r4
   1641c:	adc	r3, r3, r5
   16420:	ldrd	r4, [sp, #136]	; 0x88
   16424:	strd	r2, [sp, #216]	; 0xd8
   16428:	orr	lr, lr, r1, lsl #8
   1642c:	eor	r5, r5, r3
   16430:	mov	r3, r5
   16434:	eor	r4, r4, r2
   16438:	orr	r5, ip, r9, lsl #8
   1643c:	lsl	ip, r3, #1
   16440:	str	r5, [sp, #160]	; 0xa0
   16444:	str	lr, [sp, #176]	; 0xb0
   16448:	orr	lr, ip, r4, lsr #31
   1644c:	lsr	ip, r7, #24
   16450:	str	lr, [sp, #188]	; 0xbc
   16454:	orr	lr, ip, r6, lsl #8
   16458:	str	lr, [sp, #156]	; 0x9c
   1645c:	ldrd	r6, [sp, #248]	; 0xf8
   16460:	mov	r2, r4
   16464:	ldrd	r4, [sp, #152]	; 0x98
   16468:	lsr	ip, r9, #24
   1646c:	orr	lr, ip, r8, lsl #8
   16470:	adds	r6, r6, r4
   16474:	adc	r7, r7, r5
   16478:	ldrd	r4, [sp, #144]	; 0x90
   1647c:	str	lr, [sp, #164]	; 0xa4
   16480:	strd	r6, [sp, #144]	; 0x90
   16484:	eor	r6, r6, r4
   16488:	eor	r7, r7, r5
   1648c:	ldrd	r4, [sp, #160]	; 0xa0
   16490:	lsr	r1, r1, #24
   16494:	orr	lr, r1, r0, lsl #8
   16498:	adds	r4, r4, sl
   1649c:	add	r1, sp, #256	; 0x100
   164a0:	adc	r5, r5, fp
   164a4:	str	lr, [sp, #180]	; 0xb4
   164a8:	mov	sl, r4
   164ac:	mov	fp, r5
   164b0:	ldrd	r0, [r1]
   164b4:	ldrd	r4, [sp, #176]	; 0xb0
   164b8:	lsl	r2, r2, #1
   164bc:	lsr	lr, r6, #16
   164c0:	adds	r0, r0, r4
   164c4:	adc	r1, r1, r5
   164c8:	ldrd	r4, [sp, #168]	; 0xa8
   164cc:	orr	r3, r2, r3, lsr #31
   164d0:	str	r3, [sp, #184]	; 0xb8
   164d4:	eor	r4, r4, sl
   164d8:	orr	r3, lr, r7, lsl #16
   164dc:	eor	r5, r5, fp
   164e0:	str	r3, [sp, #136]	; 0x88
   164e4:	lsr	r3, r7, #16
   164e8:	lsr	ip, r4, #16
   164ec:	orr	r3, r3, r6, lsl #16
   164f0:	orr	r2, ip, r5, lsl #16
   164f4:	str	r3, [sp, #140]	; 0x8c
   164f8:	lsr	ip, r5, #16
   164fc:	orr	r3, ip, r4, lsl #16
   16500:	ldrd	r6, [sp, #136]	; 0x88
   16504:	ldrd	r4, [sp, #240]	; 0xf0
   16508:	ldrd	r8, [sp, #192]	; 0xc0
   1650c:	strd	r0, [sp, #224]	; 0xe0
   16510:	adds	r4, r4, r6
   16514:	eor	r8, r8, r0
   16518:	adc	r5, r5, r7
   1651c:	ldrd	r6, [sp, #200]	; 0xc8
   16520:	eor	r9, r9, r1
   16524:	lsr	lr, r8, #16
   16528:	adds	r6, r6, r2
   1652c:	orr	lr, lr, r9, lsl #16
   16530:	lsr	r1, r9, #16
   16534:	adc	r7, r7, r3
   16538:	str	lr, [sp, #168]	; 0xa8
   1653c:	orr	lr, r1, r8, lsl #16
   16540:	add	r1, sp, #264	; 0x108
   16544:	str	lr, [sp, #172]	; 0xac
   16548:	ldrd	r0, [r1]
   1654c:	strd	r6, [sp, #200]	; 0xc8
   16550:	ldrd	r6, [sp, #168]	; 0xa8
   16554:	ldrd	r8, [sp, #208]	; 0xd0
   16558:	add	ip, sp, #256	; 0x100
   1655c:	adds	r0, r0, r6
   16560:	adc	r1, r1, r7
   16564:	ldrd	r6, [sp, #80]	; 0x50
   16568:	strd	r4, [sp, #192]	; 0xc0
   1656c:	ldrd	r4, [sp, #144]	; 0x90
   16570:	adds	r6, r6, r8
   16574:	adc	r7, r7, r9
   16578:	strd	r6, [ip]
   1657c:	ldrd	r6, [sp, #8]
   16580:	adds	r4, r4, r6
   16584:	adc	r5, r5, r7
   16588:	ldrd	r6, [sp, #184]	; 0xb8
   1658c:	mov	r8, r4
   16590:	mov	r9, r5
   16594:	adds	r4, r6, r8
   16598:	adc	r5, r7, r9
   1659c:	mov	r8, r4
   165a0:	mov	r9, r5
   165a4:	strd	r8, [sp, #208]	; 0xd0
   165a8:	eor	r8, r8, r2
   165ac:	eor	r9, r9, r3
   165b0:	mov	r4, r8
   165b4:	ldrd	r2, [sp, #200]	; 0xc8
   165b8:	mov	r5, r9
   165bc:	ldrd	r8, [sp, #160]	; 0xa0
   165c0:	str	r5, [sp, #160]	; 0xa0
   165c4:	str	r4, [sp, #164]	; 0xa4
   165c8:	eor	r8, r8, r2
   165cc:	eor	r9, r9, r3
   165d0:	ldrd	r4, [sp, #192]	; 0xc0
   165d4:	mov	r2, r8
   165d8:	mov	r3, r9
   165dc:	ldrd	r8, [sp, #152]	; 0x98
   165e0:	lsl	ip, r3, #1
   165e4:	orr	lr, ip, r2, lsr #31
   165e8:	eor	r8, r8, r4
   165ec:	eor	r9, r9, r5
   165f0:	ldrd	r4, [sp, #176]	; 0xb0
   165f4:	lsl	r2, r2, #1
   165f8:	orr	r3, r2, r3, lsr #31
   165fc:	eor	r4, r4, r0
   16600:	eor	r5, r5, r1
   16604:	str	lr, [sp, #156]	; 0x9c
   16608:	strd	r4, [sp, #176]	; 0xb0
   1660c:	ldrd	r4, [sp, #160]	; 0xa0
   16610:	str	r3, [sp, #152]	; 0x98
   16614:	lsl	r3, r9, #1
   16618:	adds	r4, r4, r0
   1661c:	adc	r5, r5, r1
   16620:	mov	r0, r4
   16624:	mov	r1, r5
   16628:	eor	r6, r6, r4
   1662c:	eor	r7, r7, r5
   16630:	strd	r0, [sp, #240]	; 0xf0
   16634:	ldrd	r4, [sp, #224]	; 0xe0
   16638:	mov	r0, r6
   1663c:	mov	r1, r7
   16640:	ldrd	r6, [sp, #24]
   16644:	orr	r3, r3, r8, lsr #31
   16648:	str	r3, [sp, #148]	; 0x94
   1664c:	adds	r6, r6, r4
   16650:	adc	r7, r7, r5
   16654:	mov	r4, r6
   16658:	mov	r5, r7
   1665c:	ldrd	r6, [sp, #152]	; 0x98
   16660:	ldrd	r2, [sp, #96]	; 0x60
   16664:	lsl	ip, r8, #1
   16668:	adds	r6, r6, r4
   1666c:	adc	r7, r7, r5
   16670:	adds	r2, r2, sl
   16674:	adc	r3, r3, fp
   16678:	mov	sl, r2
   1667c:	mov	fp, r3
   16680:	ldrd	r2, [sp, #128]	; 0x80
   16684:	mov	r4, r6
   16688:	mov	r5, r7
   1668c:	ldrd	r6, [sp, #176]	; 0xb0
   16690:	eor	r2, r2, r4
   16694:	eor	r3, r3, r5
   16698:	lsl	lr, r7, #1
   1669c:	strd	r2, [sp, #184]	; 0xb8
   166a0:	orr	r3, ip, r9, lsr #31
   166a4:	str	r3, [sp, #144]	; 0x90
   166a8:	ldrd	r8, [sp, #120]	; 0x78
   166ac:	orr	r3, lr, r6, lsr #31
   166b0:	strd	r4, [sp, #248]	; 0xf8
   166b4:	lsl	lr, r6, #1
   166b8:	mov	r5, r7
   166bc:	ldrd	r6, [sp, #208]	; 0xd0
   166c0:	lsr	ip, r0, #24
   166c4:	str	r3, [sp, #132]	; 0x84
   166c8:	adds	r8, r8, r6
   166cc:	adc	r9, r9, r7
   166d0:	mov	r6, r8
   166d4:	mov	r7, r9
   166d8:	ldrd	r8, [sp, #144]	; 0x90
   166dc:	orr	r3, lr, r5, lsr #31
   166e0:	str	r3, [sp, #128]	; 0x80
   166e4:	orr	r3, ip, r1, lsl #8
   166e8:	lsr	r1, r1, #24
   166ec:	adds	r8, r8, sl
   166f0:	str	r3, [sp, #176]	; 0xb0
   166f4:	orr	r3, r1, r0, lsl #8
   166f8:	mov	sl, r8
   166fc:	str	r3, [sp, #180]	; 0xb4
   16700:	ldr	r8, [sp, #188]	; 0xbc
   16704:	ldrd	r4, [sp, #168]	; 0xa8
   16708:	adc	r9, r9, fp
   1670c:	add	r3, sp, #256	; 0x100
   16710:	eor	r4, r4, sl
   16714:	eor	r5, r5, r9
   16718:	mov	r0, r4
   1671c:	mov	r1, r5
   16720:	ldrd	r4, [r3]
   16724:	ldrd	r2, [sp, #128]	; 0x80
   16728:	mov	fp, r9
   1672c:	ldr	r9, [sp, #184]	; 0xb8
   16730:	adds	r4, r4, r2
   16734:	adc	r5, r5, r3
   16738:	ldrd	r2, [sp, #176]	; 0xb0
   1673c:	strd	sl, [sp, #224]	; 0xe0
   16740:	strd	r4, [sp, #184]	; 0xb8
   16744:	adds	r2, r2, r6
   16748:	adc	r3, r3, r7
   1674c:	ldrd	r6, [sp, #136]	; 0x88
   16750:	mov	sl, r2
   16754:	mov	fp, r3
   16758:	eor	r6, r6, r4
   1675c:	eor	r7, r7, r5
   16760:	mov	r2, r6
   16764:	ldrd	r4, [sp, #160]	; 0xa0
   16768:	mov	r3, r7
   1676c:	str	r1, [sp, #160]	; 0xa0
   16770:	ldrd	r6, [sp, #192]	; 0xc0
   16774:	str	r0, [sp, #164]	; 0xa4
   16778:	str	r3, [sp, #136]	; 0x88
   1677c:	str	r2, [sp, #140]	; 0x8c
   16780:	ldrd	r0, [sp, #216]	; 0xd8
   16784:	ldrd	r2, [sp, #160]	; 0xa0
   16788:	adds	r6, r6, r8
   1678c:	eor	r4, r4, sl
   16790:	adc	r7, r7, r9
   16794:	eor	r5, r5, fp
   16798:	adds	r0, r0, r2
   1679c:	adc	r1, r1, r3
   167a0:	lsr	lr, r4, #16
   167a4:	orr	r3, lr, r5, lsl #16
   167a8:	strd	r0, [sp, #192]	; 0xc0
   167ac:	strd	sl, [sp, #208]	; 0xd0
   167b0:	ldrd	r0, [sp, #136]	; 0x88
   167b4:	ldrd	sl, [sp, #152]	; 0x98
   167b8:	str	r3, [sp, #152]	; 0x98
   167bc:	ldrd	r2, [sp, #200]	; 0xc8
   167c0:	add	ip, sp, #256	; 0x100
   167c4:	eor	sl, sl, r6
   167c8:	adds	r2, r2, r0
   167cc:	adc	r3, r3, r1
   167d0:	eor	fp, fp, r7
   167d4:	strd	r6, [ip]
   167d8:	ldrd	r0, [sp, #144]	; 0x90
   167dc:	mov	r6, sl
   167e0:	mov	r7, fp
   167e4:	mov	sl, r2
   167e8:	mov	fp, r3
   167ec:	ldrd	r2, [sp, #192]	; 0xc0
   167f0:	lsr	lr, r5, #16
   167f4:	orr	lr, lr, r4, lsl #16
   167f8:	eor	r0, r0, r2
   167fc:	eor	r1, r1, r3
   16800:	mov	r2, r0
   16804:	mov	r3, r1
   16808:	ldrd	r0, [sp, #128]	; 0x80
   1680c:	ldrd	r4, [sp, #248]	; 0xf8
   16810:	strd	sl, [sp, #200]	; 0xc8
   16814:	eor	r0, r0, sl
   16818:	eor	r1, r1, fp
   1681c:	str	lr, [sp, #156]	; 0x9c
   16820:	strd	r0, [sp, #128]	; 0x80
   16824:	ldrd	r0, [sp, #64]	; 0x40
   16828:	lsr	ip, r6, #24
   1682c:	orr	lr, ip, r7, lsl #8
   16830:	adds	r0, r0, r4
   16834:	adc	r1, r1, r5
   16838:	lsr	ip, r7, #24
   1683c:	strd	r0, [sp, #144]	; 0x90
   16840:	ldrd	r0, [sp, #240]	; 0xf0
   16844:	ldrd	r4, [sp, #152]	; 0x98
   16848:	str	lr, [sp, #168]	; 0xa8
   1684c:	orr	lr, ip, r6, lsl #8
   16850:	adds	r0, r0, r4
   16854:	adc	r1, r1, r5
   16858:	ldrd	r4, [sp, #176]	; 0xb0
   1685c:	str	lr, [sp, #172]	; 0xac
   16860:	strd	r0, [sp, #216]	; 0xd8
   16864:	eor	r4, r4, r0
   16868:	eor	r5, r5, r1
   1686c:	mov	sl, r4
   16870:	ldrd	r0, [sp, #168]	; 0xa8
   16874:	mov	fp, r5
   16878:	ldrd	r4, [sp, #144]	; 0x90
   1687c:	ldrd	r6, [sp, #224]	; 0xe0
   16880:	lsr	ip, r2, #24
   16884:	adds	r4, r4, r0
   16888:	adc	r5, r5, r1
   1688c:	mov	r0, r4
   16890:	mov	r1, r5
   16894:	ldrd	r4, [sp, #88]	; 0x58
   16898:	strd	r0, [sp, #240]	; 0xf0
   1689c:	orr	lr, ip, r3, lsl #8
   168a0:	adds	r4, r4, r6
   168a4:	adc	r5, r5, r7
   168a8:	lsl	ip, fp, #1
   168ac:	strd	r4, [sp, #176]	; 0xb0
   168b0:	mov	r4, r0
   168b4:	mov	r5, r1
   168b8:	eor	r4, r4, r8
   168bc:	ldrd	r0, [sp, #184]	; 0xb8
   168c0:	eor	r5, r5, r9
   168c4:	ldrd	r8, [sp, #32]
   168c8:	lsr	r3, r3, #24
   168cc:	mov	r7, r5
   168d0:	adds	r8, r8, r0
   168d4:	adc	r9, r9, r1
   168d8:	ldrd	r0, [sp, #128]	; 0x80
   168dc:	orr	r5, ip, sl, lsr #31
   168e0:	str	lr, [sp, #144]	; 0x90
   168e4:	lsr	ip, r0, #24
   168e8:	lsl	lr, sl, #1
   168ec:	orr	r3, r3, r2, lsl #8
   168f0:	mov	sl, r0
   168f4:	mov	r6, r4
   168f8:	str	r3, [sp, #148]	; 0x94
   168fc:	orr	r4, lr, fp, lsr #31
   16900:	orr	lr, ip, r1, lsl #8
   16904:	lsr	r1, r1, #24
   16908:	ldrd	r2, [sp, #144]	; 0x90
   1690c:	str	lr, [sp, #128]	; 0x80
   16910:	orr	lr, r1, sl, lsl #8
   16914:	ldrd	sl, [sp, #176]	; 0xb0
   16918:	str	lr, [sp, #132]	; 0x84
   1691c:	lsr	r1, r6, #16
   16920:	adds	sl, sl, r2
   16924:	adc	fp, fp, r3
   16928:	ldrd	r2, [sp, #128]	; 0x80
   1692c:	strd	sl, [sp, #224]	; 0xe0
   16930:	orr	lr, r1, r7, lsl #16
   16934:	adds	r2, r2, r8
   16938:	adc	r3, r3, r9
   1693c:	lsr	r1, r7, #16
   16940:	strd	r2, [sp, #184]	; 0xb8
   16944:	ldrd	r2, [sp, #160]	; 0xa0
   16948:	ldrd	r8, [sp, #184]	; 0xb8
   1694c:	str	lr, [sp, #176]	; 0xb0
   16950:	eor	r2, r2, sl
   16954:	eor	r3, r3, fp
   16958:	ldrd	sl, [sp]
   1695c:	orr	lr, r1, r6, lsl #16
   16960:	str	lr, [sp, #180]	; 0xb4
   16964:	adds	r8, r8, sl
   16968:	ldrd	r6, [sp, #176]	; 0xb0
   1696c:	adc	r9, r9, fp
   16970:	lsr	r1, r2, #16
   16974:	adds	r8, r8, r4
   16978:	adc	r9, r9, r5
   1697c:	orr	lr, r1, r3, lsl #16
   16980:	lsr	r3, r3, #16
   16984:	mov	r0, r8
   16988:	mov	r1, r9
   1698c:	orr	r3, r3, r2, lsl #16
   16990:	eor	r0, r0, r6
   16994:	eor	r1, r1, r7
   16998:	str	lr, [sp, #160]	; 0xa0
   1699c:	strd	r8, [sp, #248]	; 0xf8
   169a0:	str	r3, [sp, #164]	; 0xa4
   169a4:	ldrd	r6, [sp, #160]	; 0xa0
   169a8:	ldrd	r2, [sp, #192]	; 0xc0
   169ac:	ldrd	r8, [sp, #184]	; 0xb8
   169b0:	adds	r2, r2, r6
   169b4:	adc	r3, r3, r7
   169b8:	mov	r6, r1
   169bc:	mov	r7, r0
   169c0:	ldrd	r0, [sp, #136]	; 0x88
   169c4:	eor	r8, r8, r0
   169c8:	eor	r9, r9, r1
   169cc:	mov	r0, r8
   169d0:	mov	r1, r9
   169d4:	ldrd	r8, [sp, #144]	; 0x90
   169d8:	lsr	lr, r1, #16
   169dc:	eor	r8, r8, r2
   169e0:	eor	r9, r9, r3
   169e4:	strd	r8, [sp, #184]	; 0xb8
   169e8:	adds	r8, r2, r6
   169ec:	adc	r9, r3, r7
   169f0:	mov	r2, r8
   169f4:	mov	r3, r9
   169f8:	ldrd	r8, [sp, #248]	; 0xf8
   169fc:	strd	r2, [sp, #192]	; 0xc0
   16a00:	eor	r3, r3, r5
   16a04:	mov	r5, r3
   16a08:	lsr	r3, r0, #16
   16a0c:	orr	r3, r3, r1, lsl #16
   16a10:	eor	r2, r2, r4
   16a14:	str	r3, [sp, #136]	; 0x88
   16a18:	mov	r4, r2
   16a1c:	ldrd	r2, [sp, #112]	; 0x70
   16a20:	lsr	ip, r5, #24
   16a24:	add	r1, sp, #256	; 0x100
   16a28:	adds	r8, r8, r2
   16a2c:	adc	r9, r9, r3
   16a30:	orr	r3, lr, r0, lsl #16
   16a34:	str	r3, [sp, #140]	; 0x8c
   16a38:	mov	sl, r8
   16a3c:	ldrd	r2, [sp, #208]	; 0xd0
   16a40:	mov	fp, r9
   16a44:	ldrd	r8, [sp, #40]	; 0x28
   16a48:	lsr	lr, r4, #24
   16a4c:	orr	lr, lr, r5, lsl #8
   16a50:	adds	r8, r8, r2
   16a54:	adc	r9, r9, r3
   16a58:	add	r3, sp, #264	; 0x108
   16a5c:	str	lr, [sp, #144]	; 0x90
   16a60:	strd	r8, [r3]
   16a64:	ldrd	r8, [sp, #136]	; 0x88
   16a68:	ldrd	r2, [sp, #200]	; 0xc8
   16a6c:	orr	lr, ip, r4, lsl #8
   16a70:	str	lr, [sp, #148]	; 0x94
   16a74:	adds	r2, r2, r8
   16a78:	adc	r3, r3, r9
   16a7c:	ldrd	r8, [sp, #128]	; 0x80
   16a80:	ldrd	r4, [sp, #144]	; 0x90
   16a84:	strd	r2, [sp, #208]	; 0xd0
   16a88:	eor	r8, r8, r2
   16a8c:	eor	r9, r9, r3
   16a90:	mov	r3, r9
   16a94:	adds	r4, r4, sl
   16a98:	mov	r2, r8
   16a9c:	ldrd	r8, [sp, #184]	; 0xb8
   16aa0:	adc	r5, r5, fp
   16aa4:	mov	sl, r4
   16aa8:	mov	fp, r5
   16aac:	lsl	ip, r9, #1
   16ab0:	strd	sl, [sp, #248]	; 0xf8
   16ab4:	eor	fp, fp, r7
   16ab8:	orr	r7, ip, r8, lsr #31
   16abc:	ldrd	r8, [r1]
   16ac0:	ldrd	r0, [sp, #176]	; 0xb0
   16ac4:	eor	sl, sl, r6
   16ac8:	mov	r5, fp
   16acc:	adds	r8, r8, r0
   16ad0:	adc	r9, r9, r1
   16ad4:	add	r1, sp, #264	; 0x108
   16ad8:	strd	r8, [sp, #128]	; 0x80
   16adc:	ldrd	r8, [sp, #184]	; 0xb8
   16ae0:	lsl	ip, r3, #1
   16ae4:	orr	fp, ip, r2, lsr #31
   16ae8:	lsl	r0, r8, #1
   16aec:	orr	r6, r0, r9, lsr #31
   16af0:	ldrd	r0, [r1]
   16af4:	ldrd	r8, [sp, #136]	; 0x88
   16af8:	lsr	ip, sl, #16
   16afc:	lsl	r2, r2, #1
   16b00:	adds	r0, r0, r6
   16b04:	mov	r4, sl
   16b08:	orr	sl, r2, r3, lsr #31
   16b0c:	orr	r3, ip, r5, lsl #16
   16b10:	adc	r1, r1, r7
   16b14:	str	r3, [sp, #136]	; 0x88
   16b18:	lsr	r3, r5, #16
   16b1c:	eor	r8, r8, r0
   16b20:	eor	r9, r9, r1
   16b24:	orr	r3, r3, r4, lsl #16
   16b28:	strd	r0, [sp, #184]	; 0xb8
   16b2c:	str	r9, [sp, #176]	; 0xb0
   16b30:	str	r8, [sp, #180]	; 0xb4
   16b34:	str	r3, [sp, #140]	; 0x8c
   16b38:	ldrd	r8, [sp, #136]	; 0x88
   16b3c:	ldrd	r2, [sp, #192]	; 0xc0
   16b40:	ldrd	r4, [sp, #240]	; 0xf0
   16b44:	adds	r2, r2, r8
   16b48:	adc	r3, r3, r9
   16b4c:	ldrd	r8, [sp, #128]	; 0x80
   16b50:	strd	r2, [sp, #192]	; 0xc0
   16b54:	ldrd	r2, [sp, #176]	; 0xb0
   16b58:	adds	r0, r8, r2
   16b5c:	adc	r1, r9, r3
   16b60:	mov	r2, r0
   16b64:	mov	r3, r1
   16b68:	ldrd	r0, [sp, #168]	; 0xa8
   16b6c:	strd	r2, [sp, #200]	; 0xc8
   16b70:	ldrd	r2, [sp, #48]	; 0x30
   16b74:	eor	r9, r9, r1
   16b78:	eor	r8, r8, r0
   16b7c:	adds	r2, r2, r4
   16b80:	lsl	ip, r9, #1
   16b84:	orr	lr, ip, r8, lsr #31
   16b88:	adc	r3, r3, r5
   16b8c:	lsl	r0, r8, #1
   16b90:	ldrd	r4, [sp, #160]	; 0xa0
   16b94:	adds	r2, r2, sl
   16b98:	str	lr, [sp, #132]	; 0x84
   16b9c:	orr	lr, r0, r9, lsr #31
   16ba0:	ldrd	r0, [sp, #216]	; 0xd8
   16ba4:	adc	r3, r3, fp
   16ba8:	eor	r5, r5, r3
   16bac:	adds	r0, r0, r5
   16bb0:	eor	r4, r4, r2
   16bb4:	adc	r1, r1, r4
   16bb8:	mov	r8, r5
   16bbc:	mov	r9, r4
   16bc0:	strd	r0, [sp, #216]	; 0xd8
   16bc4:	ldrd	r4, [sp, #224]	; 0xe0
   16bc8:	eor	r0, r0, sl
   16bcc:	eor	r1, r1, fp
   16bd0:	ldrd	sl, [sp, #56]	; 0x38
   16bd4:	str	lr, [sp, #128]	; 0x80
   16bd8:	lsr	ip, r0, #24
   16bdc:	adds	sl, sl, r4
   16be0:	adc	fp, fp, r5
   16be4:	ldrd	r4, [sp, #128]	; 0x80
   16be8:	adds	r4, r4, sl
   16bec:	adc	r5, r5, fp
   16bf0:	mov	sl, r4
   16bf4:	mov	fp, r5
   16bf8:	ldrd	r4, [sp, #152]	; 0x98
   16bfc:	strd	sl, [sp, #152]	; 0x98
   16c00:	eor	r4, r4, sl
   16c04:	eor	r5, r5, fp
   16c08:	ldrd	sl, [sp, #72]	; 0x48
   16c0c:	str	r4, [sp, #164]	; 0xa4
   16c10:	str	r5, [sp, #160]	; 0xa0
   16c14:	adds	sl, sl, r2
   16c18:	adc	fp, fp, r3
   16c1c:	mov	r2, sl
   16c20:	orr	sl, ip, r1, lsl #8
   16c24:	lsr	r1, r1, #24
   16c28:	adds	r4, r2, sl
   16c2c:	mov	r3, fp
   16c30:	orr	fp, r1, r0, lsl #8
   16c34:	adc	r5, r3, fp
   16c38:	mov	r0, r4
   16c3c:	mov	r1, r5
   16c40:	ldrd	r4, [sp, #200]	; 0xc8
   16c44:	ldrd	r2, [sp, #160]	; 0xa0
   16c48:	eor	r4, r4, r6
   16c4c:	eor	r5, r5, r7
   16c50:	mov	r6, r4
   16c54:	mov	r7, r5
   16c58:	ldrd	r4, [sp, #208]	; 0xd0
   16c5c:	adds	r4, r4, r2
   16c60:	adc	r5, r5, r3
   16c64:	add	r3, sp, #256	; 0x100
   16c68:	mov	r2, r0
   16c6c:	strd	r0, [r3]
   16c70:	mov	r3, r1
   16c74:	eor	r2, r2, r8
   16c78:	ldrd	r0, [sp, #128]	; 0x80
   16c7c:	eor	r3, r3, r9
   16c80:	mov	r8, r2
   16c84:	mov	r9, r3
   16c88:	eor	r0, r0, r4
   16c8c:	eor	r1, r1, r5
   16c90:	strd	r4, [sp, #224]	; 0xe0
   16c94:	strd	r8, [sp, #128]	; 0x80
   16c98:	ldrd	r4, [sp, #16]
   16c9c:	ldrd	r8, [sp, #184]	; 0xb8
   16ca0:	lsr	r3, r6, #24
   16ca4:	orr	r3, r3, r7, lsl #8
   16ca8:	adds	r4, r4, r8
   16cac:	adc	r5, r5, r9
   16cb0:	lsr	ip, r2, #16
   16cb4:	strd	r4, [sp, #168]	; 0xa8
   16cb8:	ldrd	r8, [sp, #152]	; 0x98
   16cbc:	ldrd	r4, [sp, #104]	; 0x68
   16cc0:	ldr	lr, [sp, #132]	; 0x84
   16cc4:	str	r3, [sp, #152]	; 0x98
   16cc8:	adds	r4, r4, r8
   16ccc:	ldrd	r2, [sp, #192]	; 0xc0
   16cd0:	adc	r5, r5, r9
   16cd4:	ldrd	r8, [sp, #144]	; 0x90
   16cd8:	orr	lr, ip, lr, lsl #16
   16cdc:	lsr	ip, r7, #24
   16ce0:	str	lr, [sp, #184]	; 0xb8
   16ce4:	orr	lr, ip, r6, lsl #8
   16ce8:	str	lr, [sp, #156]	; 0x9c
   16cec:	eor	r8, r8, r2
   16cf0:	eor	r9, r9, r3
   16cf4:	ldrd	r6, [sp, #168]	; 0xa8
   16cf8:	mov	r2, r8
   16cfc:	mov	r3, r9
   16d00:	ldrd	r8, [sp, #152]	; 0x98
   16d04:	lsr	ip, r0, #24
   16d08:	orr	lr, ip, r1, lsl #8
   16d0c:	adds	r6, r6, r8
   16d10:	adc	r7, r7, r9
   16d14:	mov	r8, r6
   16d18:	mov	r9, r7
   16d1c:	ldrd	r6, [sp, #176]	; 0xb0
   16d20:	strd	r8, [sp, #208]	; 0xd0
   16d24:	str	lr, [sp, #168]	; 0xa8
   16d28:	eor	r8, r8, r6
   16d2c:	eor	r9, r9, r7
   16d30:	mov	r6, r8
   16d34:	mov	r7, r9
   16d38:	lsr	r1, r1, #24
   16d3c:	strd	r6, [sp, #144]	; 0x90
   16d40:	ldrd	r6, [sp, #128]	; 0x80
   16d44:	lsr	ip, r7, #16
   16d48:	orr	lr, ip, r6, lsl #16
   16d4c:	str	lr, [sp, #188]	; 0xbc
   16d50:	ldrd	r8, [sp, #184]	; 0xb8
   16d54:	ldrd	r6, [sp, #216]	; 0xd8
   16d58:	add	ip, sp, #264	; 0x108
   16d5c:	orr	lr, r1, r0, lsl #8
   16d60:	adds	r6, r6, r8
   16d64:	adc	r7, r7, r9
   16d68:	str	lr, [sp, #172]	; 0xac
   16d6c:	strd	r6, [ip]
   16d70:	eor	r6, r6, sl
   16d74:	eor	r7, r7, fp
   16d78:	mov	sl, r6
   16d7c:	mov	fp, r7
   16d80:	ldrd	r6, [sp, #168]	; 0xa8
   16d84:	lsl	lr, r3, #1
   16d88:	orr	lr, lr, r2, lsr #31
   16d8c:	adds	r0, r4, r6
   16d90:	adc	r1, r5, r7
   16d94:	ldrd	r6, [sp, #160]	; 0xa0
   16d98:	lsl	r2, r2, #1
   16d9c:	ldrd	r8, [sp, #248]	; 0xf8
   16da0:	eor	r6, r6, r0
   16da4:	eor	r7, r7, r1
   16da8:	orr	r3, r2, r3, lsr #31
   16dac:	strd	r6, [sp, #176]	; 0xb0
   16db0:	ldrd	r6, [sp, #144]	; 0x90
   16db4:	strd	r0, [sp, #240]	; 0xf0
   16db8:	ldrd	r0, [sp, #208]	; 0xd0
   16dbc:	lsr	ip, r6, #16
   16dc0:	orr	r4, ip, r7, lsl #16
   16dc4:	lsr	r2, r7, #16
   16dc8:	ldrd	r6, [sp, #88]	; 0x58
   16dcc:	str	r3, [sp, #128]	; 0x80
   16dd0:	lsl	r3, fp, #1
   16dd4:	adds	r6, r6, r8
   16dd8:	adc	r7, r7, r9
   16ddc:	mov	r8, r6
   16de0:	mov	r9, r7
   16de4:	ldrd	r6, [sp, #112]	; 0x70
   16de8:	orr	r3, r3, sl, lsr #31
   16dec:	str	lr, [sp, #132]	; 0x84
   16df0:	adds	r0, r0, r6
   16df4:	adc	r1, r1, r7
   16df8:	mov	r6, r0
   16dfc:	mov	r7, r1
   16e00:	ldr	lr, [sp, #144]	; 0x90
   16e04:	str	r3, [sp, #164]	; 0xa4
   16e08:	ldrd	r0, [sp, #128]	; 0x80
   16e0c:	orr	r5, r2, lr, lsl #16
   16e10:	ldrd	r2, [sp, #200]	; 0xc8
   16e14:	adds	r0, r0, r6
   16e18:	adc	r1, r1, r7
   16e1c:	adds	r2, r2, r4
   16e20:	strd	r0, [sp, #208]	; 0xd0
   16e24:	ldrd	r0, [sp, #152]	; 0x98
   16e28:	adc	r3, r3, r5
   16e2c:	ldr	lr, [sp, #176]	; 0xb0
   16e30:	eor	r0, r0, r2
   16e34:	eor	r1, r1, r3
   16e38:	strd	r2, [sp, #216]	; 0xd8
   16e3c:	mov	r2, r0
   16e40:	mov	r3, r1
   16e44:	ldrd	r0, [sp, #176]	; 0xb0
   16e48:	lsr	ip, lr, #16
   16e4c:	orr	r6, ip, r1, lsl #16
   16e50:	lsl	ip, sl, #1
   16e54:	orr	ip, ip, fp, lsr #31
   16e58:	str	ip, [sp, #160]	; 0xa0
   16e5c:	mov	sl, r8
   16e60:	mov	fp, r9
   16e64:	ldrd	r8, [sp, #160]	; 0xa0
   16e68:	lsr	r1, r1, #16
   16e6c:	lsl	ip, r3, #1
   16e70:	adds	r8, r8, sl
   16e74:	mov	sl, r8
   16e78:	eor	r8, r4, r8
   16e7c:	mov	r4, r0
   16e80:	adc	r9, r9, fp
   16e84:	orr	r7, r1, r4, lsl #16
   16e88:	ldrd	r0, [sp, #208]	; 0xd0
   16e8c:	mov	fp, r9
   16e90:	eor	r9, r5, r9
   16e94:	ldrd	r4, [sp, #224]	; 0xe0
   16e98:	eor	r1, r1, r7
   16e9c:	eor	r0, r0, r6
   16ea0:	adds	r4, r4, r6
   16ea4:	str	r1, [sp, #176]	; 0xb0
   16ea8:	add	r1, sp, #264	; 0x108
   16eac:	adc	r5, r5, r7
   16eb0:	str	r0, [sp, #180]	; 0xb4
   16eb4:	mov	r6, r4
   16eb8:	mov	r7, r5
   16ebc:	ldrd	r4, [r1]
   16ec0:	ldrd	r0, [sp, #176]	; 0xb0
   16ec4:	orr	lr, ip, r2, lsr #31
   16ec8:	lsl	r2, r2, #1
   16ecc:	adds	r4, r4, r0
   16ed0:	orr	r3, r2, r3, lsr #31
   16ed4:	adc	r5, r5, r1
   16ed8:	str	r3, [sp, #144]	; 0x90
   16edc:	ldrd	r0, [sp, #240]	; 0xf0
   16ee0:	ldrd	r2, [sp, #80]	; 0x50
   16ee4:	str	r9, [sp, #152]	; 0x98
   16ee8:	str	r8, [sp, #156]	; 0x9c
   16eec:	adds	r2, r2, r0
   16ef0:	mov	r8, r4
   16ef4:	mov	r9, r5
   16ef8:	ldrd	r4, [sp, #128]	; 0x80
   16efc:	adc	r3, r3, r1
   16f00:	ldrd	r0, [sp, #152]	; 0x98
   16f04:	eor	r4, r4, r8
   16f08:	eor	r5, r5, r9
   16f0c:	strd	r8, [sp, #200]	; 0xc8
   16f10:	ldrd	r8, [sp, #160]	; 0xa0
   16f14:	adds	r0, r0, r6
   16f18:	adc	r1, r1, r7
   16f1c:	str	lr, [sp, #148]	; 0x94
   16f20:	eor	r8, r8, r0
   16f24:	eor	r9, r9, r1
   16f28:	strd	r0, [sp, #224]	; 0xe0
   16f2c:	mov	r0, r8
   16f30:	mov	r1, r9
   16f34:	ldrd	r8, [sp, #144]	; 0x90
   16f38:	lsr	lr, r4, #24
   16f3c:	lsr	ip, r0, #24
   16f40:	adds	r8, r8, r2
   16f44:	adc	r9, r9, r3
   16f48:	ldrd	r2, [sp, #184]	; 0xb8
   16f4c:	strd	r8, [sp, #184]	; 0xb8
   16f50:	eor	r8, r8, r2
   16f54:	eor	r9, r9, r3
   16f58:	mov	r2, r8
   16f5c:	mov	r3, r9
   16f60:	ldrd	r8, [sp, #208]	; 0xd0
   16f64:	strd	r2, [sp, #240]	; 0xf0
   16f68:	ldrd	r2, [sp, #96]	; 0x60
   16f6c:	adds	r2, r2, r8
   16f70:	adc	r3, r3, r9
   16f74:	strd	r2, [sp, #208]	; 0xd0
   16f78:	ldrd	r2, [sp, #72]	; 0x48
   16f7c:	ldrd	r8, [sp, #168]	; 0xa8
   16f80:	adds	r2, r2, sl
   16f84:	adc	r3, r3, fp
   16f88:	mov	fp, r3
   16f8c:	orr	r3, lr, r5, lsl #8
   16f90:	str	r3, [sp, #160]	; 0xa0
   16f94:	orr	r3, ip, r1, lsl #8
   16f98:	mov	sl, r2
   16f9c:	str	r3, [sp, #128]	; 0x80
   16fa0:	ldrd	r2, [sp, #240]	; 0xf0
   16fa4:	eor	r8, r8, r6
   16fa8:	eor	r9, r9, r7
   16fac:	str	r3, [sp, #168]	; 0xa8
   16fb0:	str	r2, [sp, #172]	; 0xac
   16fb4:	mov	r7, r9
   16fb8:	ldrd	r2, [sp, #192]	; 0xc0
   16fbc:	mov	r6, r8
   16fc0:	ldrd	r8, [sp, #168]	; 0xa8
   16fc4:	lsr	ip, r5, #24
   16fc8:	lsr	r1, r1, #24
   16fcc:	adds	r2, r2, r8
   16fd0:	adc	r3, r3, r9
   16fd4:	ldrd	r8, [sp, #144]	; 0x90
   16fd8:	strd	r2, [sp, #248]	; 0xf8
   16fdc:	eor	r8, r8, r2
   16fe0:	eor	r9, r9, r3
   16fe4:	orr	r3, ip, r4, lsl #8
   16fe8:	str	r3, [sp, #164]	; 0xa4
   16fec:	ldrd	r4, [sp, #208]	; 0xd0
   16ff0:	strd	r8, [sp, #192]	; 0xc0
   16ff4:	ldrd	r8, [sp, #160]	; 0xa0
   16ff8:	orr	r3, r1, r0, lsl #8
   16ffc:	str	r3, [sp, #132]	; 0x84
   17000:	adds	r4, r4, r8
   17004:	adc	r5, r5, r9
   17008:	ldrd	r8, [sp, #128]	; 0x80
   1700c:	ldrd	r0, [sp, #152]	; 0x98
   17010:	ldrd	r2, [sp, #8]
   17014:	adds	r8, r8, sl
   17018:	adc	r9, r9, fp
   1701c:	mov	sl, r8
   17020:	mov	fp, r9
   17024:	ldrd	r8, [sp, #176]	; 0xb0
   17028:	strd	r4, [sp, #240]	; 0xf0
   1702c:	eor	r0, r0, sl
   17030:	eor	r8, r8, r4
   17034:	eor	r9, r9, r5
   17038:	mov	r5, r9
   1703c:	mov	r4, r8
   17040:	lsr	lr, r8, #16
   17044:	ldrd	r8, [sp, #184]	; 0xb8
   17048:	eor	r1, r1, fp
   1704c:	lsl	ip, r7, #1
   17050:	adds	r8, r8, r2
   17054:	adc	r9, r9, r3
   17058:	orr	r3, lr, r5, lsl #16
   1705c:	lsr	lr, r5, #16
   17060:	strd	sl, [sp, #208]	; 0xd0
   17064:	str	r3, [sp, #152]	; 0x98
   17068:	orr	fp, ip, r6, lsr #31
   1706c:	orr	r3, lr, r4, lsl #16
   17070:	lsr	ip, r0, #16
   17074:	str	r3, [sp, #156]	; 0x9c
   17078:	lsl	r6, r6, #1
   1707c:	orr	r3, ip, r1, lsl #16
   17080:	orr	sl, r6, r7, lsr #31
   17084:	ldrd	r4, [sp, #200]	; 0xc8
   17088:	ldrd	r6, [sp, #152]	; 0x98
   1708c:	str	r3, [sp, #144]	; 0x90
   17090:	ldrd	r2, [sp, #192]	; 0xc0
   17094:	adds	r4, r4, r6
   17098:	adc	r5, r5, r7
   1709c:	lsr	ip, r2, #24
   170a0:	mov	r7, r3
   170a4:	lsr	r1, r1, #16
   170a8:	orr	r3, ip, r3, lsl #8
   170ac:	str	r3, [sp, #176]	; 0xb0
   170b0:	orr	r3, r1, r0, lsl #16
   170b4:	mov	lr, r2
   170b8:	strd	r4, [sp, #200]	; 0xc8
   170bc:	str	r3, [sp, #148]	; 0x94
   170c0:	ldrd	r0, [sp, #224]	; 0xe0
   170c4:	ldrd	r4, [sp, #144]	; 0x90
   170c8:	lsr	r3, r7, #24
   170cc:	orr	r3, r3, lr, lsl #8
   170d0:	adds	r0, r0, r4
   170d4:	str	r3, [sp, #180]	; 0xb4
   170d8:	adc	r1, r1, r5
   170dc:	add	r3, sp, #256	; 0x100
   170e0:	ldrd	r4, [sp, #176]	; 0xb0
   170e4:	ldrd	r6, [r3]
   170e8:	strd	r0, [sp, #192]	; 0xc0
   170ec:	ldrd	r0, [sp, #16]
   170f0:	adds	r4, r4, r8
   170f4:	adc	r5, r5, r9
   170f8:	ldrd	r8, [sp, #136]	; 0x88
   170fc:	adds	r0, r0, r6
   17100:	strd	r4, [sp, #184]	; 0xb8
   17104:	adc	r1, r1, r7
   17108:	ldrd	r4, [sp, #216]	; 0xd8
   1710c:	adds	r0, r0, sl
   17110:	adc	r1, r1, fp
   17114:	eor	r9, r9, r1
   17118:	adds	r4, r4, r9
   1711c:	eor	r8, r8, r0
   17120:	adc	r5, r5, r8
   17124:	ldrd	r6, [sp, #56]	; 0x38
   17128:	strd	r4, [sp, #216]	; 0xd8
   1712c:	eor	r4, r4, sl
   17130:	eor	r5, r5, fp
   17134:	lsr	ip, r4, #24
   17138:	adds	r6, r6, r0
   1713c:	mov	r3, r8
   17140:	orr	r8, ip, r5, lsl #8
   17144:	lsr	ip, r5, #24
   17148:	adc	r7, r7, r1
   1714c:	mov	r2, r9
   17150:	adds	sl, r6, r8
   17154:	orr	r9, ip, r4, lsl #8
   17158:	adc	fp, r7, r9
   1715c:	ldrd	r0, [sp, #184]	; 0xb8
   17160:	ldrd	r6, [sp, #168]	; 0xa8
   17164:	strd	sl, [sp, #224]	; 0xe0
   17168:	eor	r6, r6, r0
   1716c:	eor	r7, r7, r1
   17170:	mov	r0, sl
   17174:	mov	r1, fp
   17178:	eor	r0, r0, r2
   1717c:	eor	r1, r1, r3
   17180:	mov	r2, r0
   17184:	ldrd	sl, [sp, #200]	; 0xc8
   17188:	mov	r3, r1
   1718c:	ldrd	r0, [sp, #160]	; 0xa0
   17190:	mov	r5, r7
   17194:	mov	r4, r6
   17198:	eor	r1, r1, fp
   1719c:	eor	r0, r0, sl
   171a0:	lsl	ip, r1, #1
   171a4:	orr	r7, ip, r0, lsr #31
   171a8:	lsl	r0, r0, #1
   171ac:	str	r7, [sp, #140]	; 0x8c
   171b0:	ldrd	sl, [sp, #32]
   171b4:	orr	r7, r0, r1, lsr #31
   171b8:	ldrd	r0, [sp, #208]	; 0xd0
   171bc:	str	r7, [sp, #136]	; 0x88
   171c0:	lsr	lr, r6, #16
   171c4:	adds	sl, sl, r0
   171c8:	adc	fp, fp, r1
   171cc:	ldrd	r6, [sp, #128]	; 0x80
   171d0:	ldrd	r0, [sp, #192]	; 0xc0
   171d4:	lsr	ip, r2, #16
   171d8:	orr	lr, lr, r5, lsl #16
   171dc:	eor	r6, r6, r0
   171e0:	eor	r7, r7, r1
   171e4:	ldrd	r0, [sp, #136]	; 0x88
   171e8:	str	lr, [sp, #160]	; 0xa0
   171ec:	adds	r0, r0, sl
   171f0:	adc	r1, r1, fp
   171f4:	ldrd	sl, [sp, #248]	; 0xf8
   171f8:	strd	r0, [sp, #208]	; 0xd0
   171fc:	orr	r0, ip, r3, lsl #16
   17200:	lsr	ip, r5, #16
   17204:	orr	lr, ip, r4, lsl #16
   17208:	str	lr, [sp, #164]	; 0xa4
   1720c:	ldrd	r4, [sp, #160]	; 0xa0
   17210:	lsr	r3, r3, #16
   17214:	orr	r1, r3, r2, lsl #16
   17218:	adds	sl, sl, r4
   1721c:	adc	fp, fp, r5
   17220:	ldrd	r4, [sp, #216]	; 0xd8
   17224:	lsl	ip, r7, #1
   17228:	orr	lr, ip, r6, lsr #31
   1722c:	adds	r4, r4, r0
   17230:	adc	r5, r5, r1
   17234:	mov	r2, r4
   17238:	mov	r3, r5
   1723c:	ldrd	r4, [sp, #176]	; 0xb0
   17240:	lsl	ip, r6, #1
   17244:	eor	r4, r4, sl
   17248:	eor	r5, r5, fp
   1724c:	strd	r4, [sp, #168]	; 0xa8
   17250:	strd	r2, [sp, #248]	; 0xf8
   17254:	ldrd	r4, [sp, #168]	; 0xa8
   17258:	eor	r2, r2, r8
   1725c:	eor	r3, r3, r9
   17260:	ldrd	r8, [sp, #208]	; 0xd0
   17264:	str	lr, [sp, #132]	; 0x84
   17268:	orr	lr, ip, r7, lsr #31
   1726c:	eor	r8, r8, r0
   17270:	eor	r9, r9, r1
   17274:	lsl	r1, r5, #1
   17278:	orr	r7, r1, r4, lsr #31
   1727c:	str	r9, [sp, #176]	; 0xb0
   17280:	str	r8, [sp, #180]	; 0xb4
   17284:	ldrd	r0, [sp, #120]	; 0x78
   17288:	ldrd	r8, [sp, #240]	; 0xf0
   1728c:	str	lr, [sp, #128]	; 0x80
   17290:	lsl	lr, r4, #1
   17294:	adds	r0, r0, r8
   17298:	adc	r1, r1, r9
   1729c:	ldrd	r4, [sp, #184]	; 0xb8
   172a0:	ldrd	r8, [sp, #48]	; 0x30
   172a4:	strd	r0, [sp, #216]	; 0xd8
   172a8:	ldr	r0, [sp, #172]	; 0xac
   172ac:	adds	r8, r8, r4
   172b0:	lsl	ip, r3, #1
   172b4:	orr	r6, lr, r0, lsr #31
   172b8:	adc	r9, r9, r5
   172bc:	orr	r0, ip, r2, lsr #31
   172c0:	lsl	r2, r2, #1
   172c4:	mov	r4, r8
   172c8:	mov	r5, r9
   172cc:	str	r0, [sp, #172]	; 0xac
   172d0:	ldrd	r8, [sp, #104]	; 0x68
   172d4:	ldrd	r0, [sp, #224]	; 0xe0
   172d8:	orr	r3, r2, r3, lsr #31
   172dc:	str	r3, [sp, #168]	; 0xa8
   172e0:	ldrd	r2, [sp, #176]	; 0xb0
   172e4:	adds	r8, r8, r0
   172e8:	adc	r9, r9, r1
   172ec:	adds	r2, r2, sl
   172f0:	adc	r3, r3, fp
   172f4:	mov	sl, r2
   172f8:	mov	fp, r3
   172fc:	ldrd	r2, [sp, #216]	; 0xd8
   17300:	strd	sl, [sp, #240]	; 0xf0
   17304:	adds	r2, r2, r6
   17308:	adc	r3, r3, r7
   1730c:	mov	r0, r2
   17310:	mov	r1, r3
   17314:	ldrd	r2, [sp, #168]	; 0xa8
   17318:	strd	r0, [sp, #216]	; 0xd8
   1731c:	ldrd	r0, [sp, #128]	; 0x80
   17320:	adds	r0, r0, r8
   17324:	adc	r1, r1, r9
   17328:	ldrd	r8, [sp, #136]	; 0x88
   1732c:	adds	r2, r2, r4
   17330:	adc	r3, r3, r5
   17334:	eor	r8, r8, sl
   17338:	eor	r9, r9, fp
   1733c:	strd	r0, [sp, #224]	; 0xe0
   17340:	mov	r4, r2
   17344:	ldrd	r0, [sp, #216]	; 0xd8
   17348:	mov	r2, r8
   1734c:	mov	r5, r3
   17350:	mov	r3, r9
   17354:	ldrd	r8, [sp, #144]	; 0x90
   17358:	ldrd	sl, [sp, #160]	; 0xa0
   1735c:	lsr	ip, r2, #24
   17360:	eor	r8, r8, r0
   17364:	eor	r9, r9, r1
   17368:	ldrd	r0, [sp, #224]	; 0xe0
   1736c:	orr	lr, ip, r3, lsl #8
   17370:	str	r9, [sp, #144]	; 0x90
   17374:	eor	sl, sl, r0
   17378:	eor	fp, fp, r1
   1737c:	mov	r0, sl
   17380:	mov	r1, fp
   17384:	str	lr, [sp, #136]	; 0x88
   17388:	ldrd	sl, [sp, #152]	; 0x98
   1738c:	strd	r4, [sp, #152]	; 0x98
   17390:	str	r8, [sp, #148]	; 0x94
   17394:	ldrd	r8, [sp, #208]	; 0xd0
   17398:	str	r1, [sp, #184]	; 0xb8
   1739c:	str	r0, [sp, #188]	; 0xbc
   173a0:	ldrd	r0, [sp]
   173a4:	eor	r4, r4, sl
   173a8:	eor	r5, r5, fp
   173ac:	adds	r0, r0, r8
   173b0:	adc	r1, r1, r9
   173b4:	ldrd	sl, [sp, #144]	; 0x90
   173b8:	ldrd	r8, [sp, #248]	; 0xf8
   173bc:	lsr	r3, r3, #24
   173c0:	str	r5, [sp, #160]	; 0xa0
   173c4:	adds	r8, r8, sl
   173c8:	str	r4, [sp, #164]	; 0xa4
   173cc:	orr	r3, r3, r2, lsl #8
   173d0:	adc	r9, r9, fp
   173d4:	str	r3, [sp, #140]	; 0x8c
   173d8:	ldrd	sl, [sp, #192]	; 0xc0
   173dc:	ldrd	r2, [sp, #160]	; 0xa0
   173e0:	mov	r4, r0
   173e4:	mov	r5, r1
   173e8:	adds	sl, sl, r2
   173ec:	adc	fp, fp, r3
   173f0:	mov	r2, sl
   173f4:	mov	r3, fp
   173f8:	ldrd	r0, [sp, #184]	; 0xb8
   173fc:	ldrd	sl, [sp, #200]	; 0xc8
   17400:	strd	r8, [sp, #248]	; 0xf8
   17404:	adds	sl, sl, r0
   17408:	adc	fp, fp, r1
   1740c:	ldrd	r0, [sp, #136]	; 0x88
   17410:	adds	r0, r0, r4
   17414:	adc	r1, r1, r5
   17418:	strd	r0, [sp, #200]	; 0xc8
   1741c:	mov	r1, r9
   17420:	eor	r1, r1, r7
   17424:	mov	r7, r1
   17428:	mov	r0, r8
   1742c:	add	r1, sp, #256	; 0x100
   17430:	eor	r0, r0, r6
   17434:	mov	r6, r0
   17438:	strd	r2, [r1]
   1743c:	ldrd	r0, [sp, #168]	; 0xa8
   17440:	ldrd	r8, [sp, #176]	; 0xb0
   17444:	lsr	lr, r6, #24
   17448:	eor	r0, r0, r2
   1744c:	eor	r1, r1, r3
   17450:	mov	r4, r0
   17454:	mov	r5, r1
   17458:	ldrd	r0, [sp, #128]	; 0x80
   1745c:	add	r3, sp, #264	; 0x108
   17460:	eor	r0, r0, sl
   17464:	strd	sl, [r3]
   17468:	eor	r1, r1, fp
   1746c:	ldrd	sl, [sp, #200]	; 0xc8
   17470:	strd	r0, [sp, #192]	; 0xc0
   17474:	ldrd	r0, [sp, #216]	; 0xd8
   17478:	eor	r8, r8, sl
   1747c:	eor	r9, r9, fp
   17480:	lsr	ip, r8, #16
   17484:	strd	r8, [sp, #168]	; 0xa8
   17488:	ldrd	r8, [sp, #24]
   1748c:	ldrd	r2, [sp, #224]	; 0xe0
   17490:	ldrd	sl, [sp, #64]	; 0x40
   17494:	adds	r8, r8, r0
   17498:	adc	r9, r9, r1
   1749c:	adds	sl, sl, r2
   174a0:	adc	fp, fp, r3
   174a4:	ldrd	r2, [sp, #152]	; 0x98
   174a8:	strd	sl, [sp, #224]	; 0xe0
   174ac:	ldrd	sl, [sp, #40]	; 0x28
   174b0:	ldrd	r0, [sp, #168]	; 0xa8
   174b4:	adds	r2, r2, sl
   174b8:	adc	r3, r3, fp
   174bc:	mov	fp, r3
   174c0:	orr	r3, ip, r1, lsl #16
   174c4:	str	r3, [sp, #128]	; 0x80
   174c8:	lsr	r3, r1, #16
   174cc:	orr	r3, r3, r0, lsl #16
   174d0:	str	r3, [sp, #132]	; 0x84
   174d4:	orr	r3, lr, r7, lsl #8
   174d8:	str	r3, [sp, #152]	; 0x98
   174dc:	ldr	r3, [sp, #192]	; 0xc0
   174e0:	ldrd	r0, [sp, #128]	; 0x80
   174e4:	mov	sl, r2
   174e8:	lsr	lr, r3, #24
   174ec:	ldrd	r2, [sp, #240]	; 0xf0
   174f0:	lsr	ip, r4, #24
   174f4:	adds	r2, r2, r0
   174f8:	adc	r3, r3, r1
   174fc:	ldrd	r0, [sp, #136]	; 0x88
   17500:	strd	r2, [sp, #208]	; 0xd0
   17504:	eor	r0, r0, r2
   17508:	mov	r2, r0
   1750c:	eor	r1, r1, r3
   17510:	ldr	r0, [sp, #196]	; 0xc4
   17514:	mov	r3, r1
   17518:	orr	r1, ip, r5, lsl #8
   1751c:	orr	lr, lr, r0, lsl #8
   17520:	lsl	ip, r3, #1
   17524:	str	lr, [sp, #176]	; 0xb0
   17528:	orr	lr, ip, r2, lsr #31
   1752c:	lsr	ip, r7, #24
   17530:	str	lr, [sp, #140]	; 0x8c
   17534:	orr	lr, ip, r6, lsl #8
   17538:	lsr	ip, r5, #24
   1753c:	str	lr, [sp, #156]	; 0x9c
   17540:	orr	lr, ip, r4, lsl #8
   17544:	str	r1, [sp, #168]	; 0xa8
   17548:	str	lr, [sp, #172]	; 0xac
   1754c:	ldrd	r0, [sp, #152]	; 0x98
   17550:	ldrd	r4, [sp, #168]	; 0xa8
   17554:	ldrd	r6, [sp, #144]	; 0x90
   17558:	adds	r8, r8, r0
   1755c:	adc	r9, r9, r1
   17560:	adds	r4, r4, sl
   17564:	adc	r5, r5, fp
   17568:	mov	sl, r4
   1756c:	mov	fp, r5
   17570:	mov	r0, r8
   17574:	ldrd	r4, [sp, #192]	; 0xc0
   17578:	mov	r1, r9
   1757c:	lsl	r2, r2, #1
   17580:	strd	r0, [sp, #216]	; 0xd8
   17584:	eor	r1, r1, r7
   17588:	mov	r9, r1
   1758c:	lsr	r1, r5, #24
   17590:	orr	lr, r1, r4, lsl #8
   17594:	str	lr, [sp, #180]	; 0xb4
   17598:	ldrd	r4, [sp, #224]	; 0xe0
   1759c:	eor	r0, r0, r6
   175a0:	ldrd	r6, [sp, #176]	; 0xb0
   175a4:	mov	r8, r0
   175a8:	orr	r3, r2, r3, lsr #31
   175ac:	adds	r4, r4, r6
   175b0:	adc	r5, r5, r7
   175b4:	mov	r0, r4
   175b8:	mov	r1, r5
   175bc:	ldrd	r4, [sp, #160]	; 0xa0
   175c0:	ldrd	r6, [sp, #184]	; 0xb8
   175c4:	lsr	lr, r8, #16
   175c8:	eor	r4, r4, sl
   175cc:	str	r3, [sp, #136]	; 0x88
   175d0:	orr	r3, lr, r9, lsl #16
   175d4:	eor	r5, r5, fp
   175d8:	str	r3, [sp, #144]	; 0x90
   175dc:	lsr	r3, r9, #16
   175e0:	lsr	ip, r4, #16
   175e4:	orr	r3, r3, r8, lsl #16
   175e8:	eor	r6, r6, r0
   175ec:	orr	r2, ip, r5, lsl #16
   175f0:	strd	r0, [sp, #224]	; 0xe0
   175f4:	str	r3, [sp, #148]	; 0x94
   175f8:	mov	r0, r6
   175fc:	lsr	ip, r5, #16
   17600:	eor	r7, r7, r1
   17604:	orr	r3, ip, r4, lsl #16
   17608:	mov	r1, r7
   1760c:	ldrd	r4, [sp, #248]	; 0xf8
   17610:	ldrd	r6, [sp, #144]	; 0x90
   17614:	lsr	lr, r0, #16
   17618:	orr	lr, lr, r1, lsl #16
   1761c:	lsr	r1, r1, #16
   17620:	adds	r4, r4, r6
   17624:	str	lr, [sp, #160]	; 0xa0
   17628:	orr	lr, r1, r0, lsl #16
   1762c:	add	r1, sp, #256	; 0x100
   17630:	adc	r5, r5, r7
   17634:	mov	r6, r4
   17638:	mov	r7, r5
   1763c:	ldrd	r4, [r1]
   17640:	add	r1, sp, #264	; 0x108
   17644:	str	lr, [sp, #164]	; 0xa4
   17648:	adds	r4, r4, r2
   1764c:	adc	r5, r5, r3
   17650:	add	ip, sp, #256	; 0x100
   17654:	strd	r4, [sp, #184]	; 0xb8
   17658:	ldrd	r4, [r1]
   1765c:	ldrd	r0, [sp, #160]	; 0xa0
   17660:	ldrd	r8, [sp, #200]	; 0xc8
   17664:	strd	r6, [sp, #192]	; 0xc0
   17668:	adds	r4, r4, r0
   1766c:	adc	r5, r5, r1
   17670:	mov	r0, r4
   17674:	mov	r1, r5
   17678:	ldrd	r4, [sp, #40]	; 0x28
   1767c:	adds	r4, r4, r8
   17680:	adc	r5, r5, r9
   17684:	ldrd	r8, [sp, #216]	; 0xd8
   17688:	strd	r4, [ip]
   1768c:	ldrd	r4, [sp, #96]	; 0x60
   17690:	adds	r8, r8, r4
   17694:	adc	r9, r9, r5
   17698:	ldrd	r4, [sp, #136]	; 0x88
   1769c:	adds	r4, r4, r8
   176a0:	adc	r5, r5, r9
   176a4:	mov	r8, r4
   176a8:	mov	r9, r5
   176ac:	strd	r8, [sp, #200]	; 0xc8
   176b0:	eor	r8, r8, r2
   176b4:	eor	r9, r9, r3
   176b8:	mov	r4, r8
   176bc:	mov	r5, r9
   176c0:	ldrd	r2, [sp, #168]	; 0xa8
   176c4:	str	r5, [sp, #168]	; 0xa8
   176c8:	str	r4, [sp, #172]	; 0xac
   176cc:	ldrd	r4, [sp, #176]	; 0xb0
   176d0:	ldrd	r8, [sp, #184]	; 0xb8
   176d4:	eor	r4, r4, r0
   176d8:	eor	r5, r5, r1
   176dc:	eor	r2, r2, r8
   176e0:	strd	r4, [sp, #176]	; 0xb0
   176e4:	ldrd	r4, [sp, #168]	; 0xa8
   176e8:	eor	r3, r3, r9
   176ec:	ldrd	r8, [sp, #152]	; 0x98
   176f0:	adds	r4, r4, r0
   176f4:	adc	r5, r5, r1
   176f8:	mov	r0, r4
   176fc:	mov	r1, r5
   17700:	ldrd	r4, [sp, #136]	; 0x88
   17704:	eor	r8, r8, r6
   17708:	eor	r9, r9, r7
   1770c:	eor	r4, r4, r0
   17710:	eor	r5, r5, r1
   17714:	ldrd	r6, [sp, #224]	; 0xe0
   17718:	lsl	ip, r3, #1
   1771c:	strd	r0, [sp, #240]	; 0xf0
   17720:	mov	r0, r4
   17724:	mov	r1, r5
   17728:	ldrd	r4, [sp]
   1772c:	orr	lr, ip, r2, lsr #31
   17730:	lsl	r2, r2, #1
   17734:	orr	r3, r2, r3, lsr #31
   17738:	adds	r4, r4, r6
   1773c:	str	lr, [sp, #156]	; 0x9c
   17740:	str	r3, [sp, #152]	; 0x98
   17744:	adc	r5, r5, r7
   17748:	ldrd	r6, [sp, #152]	; 0x98
   1774c:	lsl	r3, r9, #1
   17750:	orr	r3, r3, r8, lsr #31
   17754:	adds	r6, r6, r4
   17758:	adc	r7, r7, r5
   1775c:	mov	r4, r6
   17760:	mov	r5, r7
   17764:	str	r3, [sp, #140]	; 0x8c
   17768:	ldrd	r6, [sp, #128]	; 0x80
   1776c:	ldr	r3, [sp, #180]	; 0xb4
   17770:	lsl	ip, r8, #1
   17774:	strd	r4, [sp, #248]	; 0xf8
   17778:	eor	r7, r7, r5
   1777c:	lsl	lr, r3, #1
   17780:	orr	r5, ip, r9, lsr #31
   17784:	ldrd	r2, [sp, #72]	; 0x48
   17788:	eor	r6, r6, r4
   1778c:	str	r5, [sp, #136]	; 0x88
   17790:	ldrd	r4, [sp, #176]	; 0xb0
   17794:	adds	r2, r2, sl
   17798:	adc	r3, r3, fp
   1779c:	orr	lr, lr, r4, lsr #31
   177a0:	str	lr, [sp, #132]	; 0x84
   177a4:	mov	sl, r2
   177a8:	ldrd	r8, [sp, #200]	; 0xc8
   177ac:	mov	fp, r3
   177b0:	mov	r2, r6
   177b4:	mov	r3, r7
   177b8:	ldrd	r6, [sp, #56]	; 0x38
   177bc:	lsr	ip, r0, #24
   177c0:	lsl	lr, r4, #1
   177c4:	adds	r6, r6, r8
   177c8:	adc	r7, r7, r9
   177cc:	ldrd	r8, [sp, #136]	; 0x88
   177d0:	mov	r5, r7
   177d4:	ldr	r7, [sp, #180]	; 0xb4
   177d8:	adds	r8, r8, sl
   177dc:	adc	r9, r9, fp
   177e0:	orr	sl, ip, r1, lsl #8
   177e4:	strd	r8, [sp, #200]	; 0xc8
   177e8:	lsr	r1, r1, #24
   177ec:	orr	fp, r1, r0, lsl #8
   177f0:	orr	lr, lr, r7, lsr #31
   177f4:	ldrd	r0, [sp, #200]	; 0xc8
   177f8:	mov	r4, r6
   177fc:	ldrd	r6, [sp, #160]	; 0xa0
   17800:	str	lr, [sp, #128]	; 0x80
   17804:	mov	r8, r3
   17808:	eor	r6, r6, r0
   1780c:	eor	r7, r7, r1
   17810:	add	r1, sp, #256	; 0x100
   17814:	strd	r6, [sp, #176]	; 0xb0
   17818:	ldrd	r6, [r1]
   1781c:	ldrd	r0, [sp, #128]	; 0x80
   17820:	mov	r9, r2
   17824:	ldrd	r2, [sp, #144]	; 0x90
   17828:	adds	r6, r6, r0
   1782c:	adc	r7, r7, r1
   17830:	adds	r4, r4, sl
   17834:	adc	r5, r5, fp
   17838:	eor	r2, r2, r6
   1783c:	eor	r3, r3, r7
   17840:	strd	r6, [sp, #216]	; 0xd8
   17844:	ldrd	r6, [sp, #192]	; 0xc0
   17848:	mov	r0, r4
   1784c:	mov	r1, r5
   17850:	ldrd	r4, [sp, #168]	; 0xa8
   17854:	adds	r6, r6, r8
   17858:	adc	r7, r7, r9
   1785c:	eor	r5, r5, r1
   17860:	strd	r0, [sp, #224]	; 0xe0
   17864:	add	r1, sp, #256	; 0x100
   17868:	eor	r4, r4, r0
   1786c:	strd	r6, [r1]
   17870:	ldrd	r0, [sp, #152]	; 0x98
   17874:	ldr	lr, [sp, #180]	; 0xb4
   17878:	str	r3, [sp, #144]	; 0x90
   1787c:	eor	r0, r0, r6
   17880:	mov	r6, r0
   17884:	ldr	r0, [sp, #176]	; 0xb0
   17888:	str	lr, [sp, #160]	; 0xa0
   1788c:	str	r0, [sp, #164]	; 0xa4
   17890:	eor	r1, r1, r7
   17894:	mov	r7, r1
   17898:	str	r2, [sp, #148]	; 0x94
   1789c:	ldrd	r0, [sp, #208]	; 0xd0
   178a0:	ldrd	r2, [sp, #160]	; 0xa0
   178a4:	lsr	lr, r4, #16
   178a8:	lsr	ip, r6, #24
   178ac:	adds	r0, r0, r2
   178b0:	adc	r1, r1, r3
   178b4:	orr	r3, lr, r5, lsl #16
   178b8:	strd	r0, [sp, #208]	; 0xd0
   178bc:	str	r3, [sp, #152]	; 0x98
   178c0:	ldrd	r0, [sp, #144]	; 0x90
   178c4:	ldrd	r2, [sp, #184]	; 0xb8
   178c8:	lsr	lr, r5, #16
   178cc:	adds	r2, r2, r0
   178d0:	adc	r3, r3, r1
   178d4:	strd	r2, [sp, #192]	; 0xc0
   178d8:	ldrd	r2, [sp, #136]	; 0x88
   178dc:	ldrd	r0, [sp, #208]	; 0xd0
   178e0:	eor	r2, r2, r0
   178e4:	eor	r3, r3, r1
   178e8:	ldrd	r0, [sp, #192]	; 0xc0
   178ec:	strd	r2, [sp, #176]	; 0xb0
   178f0:	orr	r3, lr, r4, lsl #16
   178f4:	str	r3, [sp, #156]	; 0x9c
   178f8:	ldrd	r2, [sp, #128]	; 0x80
   178fc:	ldrd	r4, [sp, #248]	; 0xf8
   17900:	orr	lr, ip, r7, lsl #8
   17904:	eor	r2, r2, r0
   17908:	eor	r3, r3, r1
   1790c:	mov	r0, r2
   17910:	mov	r1, r3
   17914:	ldrd	r2, [sp, #48]	; 0x30
   17918:	lsr	ip, r7, #24
   1791c:	str	lr, [sp, #168]	; 0xa8
   17920:	adds	r2, r2, r4
   17924:	adc	r3, r3, r5
   17928:	ldrd	r4, [sp, #152]	; 0x98
   1792c:	strd	r2, [sp, #128]	; 0x80
   17930:	ldrd	r2, [sp, #240]	; 0xf0
   17934:	adds	r2, r2, r4
   17938:	adc	r3, r3, r5
   1793c:	ldrd	r4, [sp, #128]	; 0x80
   17940:	strd	r2, [sp, #240]	; 0xf0
   17944:	eor	r3, r3, fp
   17948:	mov	fp, r3
   1794c:	orr	r3, ip, r6, lsl #8
   17950:	str	r3, [sp, #172]	; 0xac
   17954:	ldr	r3, [sp, #176]	; 0xb0
   17958:	eor	r2, r2, sl
   1795c:	mov	sl, r2
   17960:	lsr	ip, r3, #24
   17964:	ldrd	r2, [sp, #168]	; 0xa8
   17968:	ldrd	r6, [sp, #200]	; 0xc8
   1796c:	lsl	lr, sl, #1
   17970:	adds	r4, r4, r2
   17974:	adc	r5, r5, r3
   17978:	mov	r2, r4
   1797c:	mov	r3, r5
   17980:	ldrd	r4, [sp, #16]
   17984:	strd	r2, [sp, #248]	; 0xf8
   17988:	adds	r4, r4, r6
   1798c:	adc	r5, r5, r7
   17990:	strd	r4, [sp, #184]	; 0xb8
   17994:	mov	r5, r3
   17998:	ldr	r3, [sp, #180]	; 0xb4
   1799c:	mov	r4, r2
   179a0:	eor	r4, r4, r8
   179a4:	orr	r3, ip, r3, lsl #8
   179a8:	eor	r5, r5, r9
   179ac:	str	r3, [sp, #136]	; 0x88
   179b0:	ldrd	r8, [sp, #216]	; 0xd8
   179b4:	ldrd	r2, [sp, #120]	; 0x78
   179b8:	lsl	ip, fp, #1
   179bc:	mov	r7, r5
   179c0:	adds	r2, r2, r8
   179c4:	orr	r5, ip, sl, lsr #31
   179c8:	adc	r3, r3, r9
   179cc:	lsr	ip, r0, #24
   179d0:	mov	r9, r3
   179d4:	orr	r3, ip, r1, lsl #8
   179d8:	lsr	r1, r1, #24
   179dc:	str	r3, [sp, #128]	; 0x80
   179e0:	orr	r3, r1, r0, lsl #8
   179e4:	ldrd	r0, [sp, #176]	; 0xb0
   179e8:	str	r3, [sp, #132]	; 0x84
   179ec:	mov	r6, r4
   179f0:	lsr	r3, r1, #24
   179f4:	orr	r3, r3, r0, lsl #8
   179f8:	str	r3, [sp, #140]	; 0x8c
   179fc:	orr	r4, lr, fp, lsr #31
   17a00:	mov	r8, r2
   17a04:	ldrd	sl, [sp, #136]	; 0x88
   17a08:	ldrd	r2, [sp, #184]	; 0xb8
   17a0c:	ldrd	r0, [sp, #128]	; 0x80
   17a10:	adds	r2, r2, sl
   17a14:	adc	r3, r3, fp
   17a18:	adds	r0, r0, r8
   17a1c:	adc	r1, r1, r9
   17a20:	mov	r8, r0
   17a24:	mov	r9, r1
   17a28:	ldrd	r0, [sp, #160]	; 0xa0
   17a2c:	mov	sl, r2
   17a30:	mov	fp, r3
   17a34:	eor	r1, r1, r3
   17a38:	mov	r3, r1
   17a3c:	lsr	r1, r6, #16
   17a40:	strd	sl, [sp, #216]	; 0xd8
   17a44:	orr	lr, r1, r7, lsl #16
   17a48:	ldrd	sl, [sp, #80]	; 0x50
   17a4c:	lsr	r1, r7, #16
   17a50:	eor	r0, r0, r2
   17a54:	str	lr, [sp, #176]	; 0xb0
   17a58:	orr	lr, r1, r6, lsl #16
   17a5c:	str	lr, [sp, #180]	; 0xb4
   17a60:	strd	r8, [sp, #184]	; 0xb8
   17a64:	mov	r2, r0
   17a68:	adds	r8, r8, sl
   17a6c:	lsr	r1, r0, #16
   17a70:	ldrd	r6, [sp, #176]	; 0xb0
   17a74:	orr	lr, r1, r3, lsl #16
   17a78:	adc	r9, r9, fp
   17a7c:	lsr	r3, r3, #16
   17a80:	adds	sl, r8, r4
   17a84:	adc	fp, r9, r5
   17a88:	orr	r3, r3, r2, lsl #16
   17a8c:	str	lr, [sp, #160]	; 0xa0
   17a90:	eor	r6, r6, sl
   17a94:	eor	r7, r7, fp
   17a98:	str	r3, [sp, #164]	; 0xa4
   17a9c:	ldrd	r2, [sp, #160]	; 0xa0
   17aa0:	mov	r0, r6
   17aa4:	mov	r1, r7
   17aa8:	ldrd	r6, [sp, #208]	; 0xd0
   17aac:	ldrd	r8, [sp, #184]	; 0xb8
   17ab0:	adds	r6, r6, r2
   17ab4:	adc	r7, r7, r3
   17ab8:	mov	r2, r6
   17abc:	mov	r3, r7
   17ac0:	mov	r6, r1
   17ac4:	mov	r7, r0
   17ac8:	ldrd	r0, [sp, #144]	; 0x90
   17acc:	eor	r8, r8, r0
   17ad0:	eor	r9, r9, r1
   17ad4:	ldrd	r0, [sp, #136]	; 0x88
   17ad8:	lsr	lr, r9, #16
   17adc:	eor	r0, r0, r2
   17ae0:	eor	r1, r1, r3
   17ae4:	strd	r0, [sp, #184]	; 0xb8
   17ae8:	adds	r0, r2, r6
   17aec:	adc	r1, r3, r7
   17af0:	lsr	r3, r8, #16
   17af4:	orr	r3, r3, r9, lsl #16
   17af8:	str	r3, [sp, #136]	; 0x88
   17afc:	ldrd	r2, [sp, #104]	; 0x68
   17b00:	strd	r0, [sp, #200]	; 0xc8
   17b04:	eor	r1, r1, r5
   17b08:	adds	r2, r2, sl
   17b0c:	mov	r5, r1
   17b10:	adc	r3, r3, fp
   17b14:	add	r1, sp, #264	; 0x108
   17b18:	ldrd	sl, [sp, #88]	; 0x58
   17b1c:	strd	r2, [r1]
   17b20:	orr	r3, lr, r8, lsl #16
   17b24:	ldrd	r8, [sp, #224]	; 0xe0
   17b28:	add	r2, sp, #272	; 0x110
   17b2c:	str	r3, [sp, #140]	; 0x8c
   17b30:	adds	sl, sl, r8
   17b34:	adc	fp, fp, r9
   17b38:	eor	r0, r0, r4
   17b3c:	strd	sl, [r2]
   17b40:	ldrd	r8, [sp, #192]	; 0xc0
   17b44:	ldrd	sl, [sp, #136]	; 0x88
   17b48:	mov	r4, r0
   17b4c:	lsr	r3, r0, #24
   17b50:	ldrd	r0, [sp, #128]	; 0x80
   17b54:	adds	r8, r8, sl
   17b58:	adc	r9, r9, fp
   17b5c:	orr	r3, r3, r5, lsl #8
   17b60:	eor	r1, r1, r9
   17b64:	lsr	ip, r5, #24
   17b68:	orr	lr, ip, r4, lsl #8
   17b6c:	str	r3, [sp, #144]	; 0x90
   17b70:	mov	r3, r1
   17b74:	add	r1, sp, #264	; 0x108
   17b78:	eor	r0, r0, r8
   17b7c:	str	lr, [sp, #148]	; 0x94
   17b80:	mov	r2, r0
   17b84:	strd	r8, [sp, #208]	; 0xd0
   17b88:	ldrd	r0, [r1]
   17b8c:	ldrd	r8, [sp, #144]	; 0x90
   17b90:	adds	r0, r0, r8
   17b94:	adc	r1, r1, r9
   17b98:	mov	r8, r0
   17b9c:	mov	r9, r1
   17ba0:	mov	r5, r1
   17ba4:	strd	r8, [sp, #224]	; 0xe0
   17ba8:	ldrd	r8, [sp, #184]	; 0xb8
   17bac:	add	r1, sp, #256	; 0x100
   17bb0:	eor	r5, r5, r7
   17bb4:	lsl	ip, r9, #1
   17bb8:	orr	r7, ip, r8, lsr #31
   17bbc:	mov	r4, r0
   17bc0:	ldrd	r8, [r1]
   17bc4:	ldrd	r0, [sp, #176]	; 0xb0
   17bc8:	eor	r4, r4, r6
   17bcc:	lsl	ip, r3, #1
   17bd0:	adds	r8, r8, r0
   17bd4:	adc	r9, r9, r1
   17bd8:	add	r1, sp, #272	; 0x110
   17bdc:	strd	r8, [sp, #128]	; 0x80
   17be0:	ldrd	r8, [sp, #184]	; 0xb8
   17be4:	orr	fp, ip, r2, lsr #31
   17be8:	lsr	ip, r4, #16
   17bec:	lsl	r0, r8, #1
   17bf0:	orr	r6, r0, r9, lsr #31
   17bf4:	ldrd	r0, [r1]
   17bf8:	lsl	r2, r2, #1
   17bfc:	ldrd	r8, [sp, #136]	; 0x88
   17c00:	orr	sl, r2, r3, lsr #31
   17c04:	orr	r3, ip, r5, lsl #16
   17c08:	adds	r0, r0, r6
   17c0c:	str	r3, [sp, #136]	; 0x88
   17c10:	lsr	r3, r5, #16
   17c14:	adc	r1, r1, r7
   17c18:	orr	r3, r3, r4, lsl #16
   17c1c:	eor	r8, r8, r0
   17c20:	eor	r9, r9, r1
   17c24:	str	r3, [sp, #140]	; 0x8c
   17c28:	str	r9, [sp, #176]	; 0xb0
   17c2c:	str	r8, [sp, #180]	; 0xb4
   17c30:	strd	r0, [sp, #184]	; 0xb8
   17c34:	ldrd	r8, [sp, #136]	; 0x88
   17c38:	ldrd	r0, [sp, #200]	; 0xc8
   17c3c:	ldrd	r4, [sp, #248]	; 0xf8
   17c40:	adds	r0, r0, r8
   17c44:	adc	r1, r1, r9
   17c48:	ldrd	r8, [sp, #128]	; 0x80
   17c4c:	strd	r0, [sp, #192]	; 0xc0
   17c50:	ldrd	r0, [sp, #176]	; 0xb0
   17c54:	adds	r2, r8, r0
   17c58:	adc	r3, r9, r1
   17c5c:	mov	r0, r2
   17c60:	mov	r1, r3
   17c64:	ldrd	r2, [sp, #64]	; 0x40
   17c68:	strd	r0, [sp, #200]	; 0xc8
   17c6c:	ldrd	r0, [sp, #168]	; 0xa8
   17c70:	adds	r2, r2, r4
   17c74:	adc	r3, r3, r5
   17c78:	eor	r9, r9, r1
   17c7c:	ldrd	r4, [sp, #160]	; 0xa0
   17c80:	adds	r2, r2, sl
   17c84:	eor	r8, r8, r0
   17c88:	adc	r3, r3, fp
   17c8c:	lsl	ip, r9, #1
   17c90:	orr	lr, ip, r8, lsr #31
   17c94:	eor	r4, r4, r2
   17c98:	eor	r5, r5, r3
   17c9c:	lsl	r0, r8, #1
   17ca0:	str	lr, [sp, #132]	; 0x84
   17ca4:	mov	r8, r5
   17ca8:	orr	lr, r0, r9, lsr #31
   17cac:	mov	r9, r4
   17cb0:	ldrd	r4, [sp, #240]	; 0xf0
   17cb4:	str	lr, [sp, #128]	; 0x80
   17cb8:	adds	r4, r4, r8
   17cbc:	adc	r5, r5, r9
   17cc0:	strd	r4, [sp, #240]	; 0xf0
   17cc4:	eor	r4, r4, sl
   17cc8:	eor	r5, r5, fp
   17ccc:	mov	r0, r4
   17cd0:	ldrd	sl, [sp, #216]	; 0xd8
   17cd4:	mov	r1, r5
   17cd8:	ldrd	r4, [sp, #8]
   17cdc:	lsr	ip, r0, #24
   17ce0:	adds	r4, r4, sl
   17ce4:	adc	r5, r5, fp
   17ce8:	mov	sl, r4
   17cec:	mov	fp, r5
   17cf0:	ldrd	r4, [sp, #128]	; 0x80
   17cf4:	adds	r4, r4, sl
   17cf8:	adc	r5, r5, fp
   17cfc:	mov	sl, r4
   17d00:	mov	fp, r5
   17d04:	ldrd	r4, [sp, #152]	; 0x98
   17d08:	strd	sl, [sp, #152]	; 0x98
   17d0c:	eor	r4, r4, sl
   17d10:	eor	r5, r5, fp
   17d14:	ldrd	sl, [sp, #32]
   17d18:	str	r5, [sp, #160]	; 0xa0
   17d1c:	str	r4, [sp, #164]	; 0xa4
   17d20:	adds	sl, sl, r2
   17d24:	adc	fp, fp, r3
   17d28:	mov	r2, sl
   17d2c:	orr	sl, ip, r1, lsl #8
   17d30:	lsr	r1, r1, #24
   17d34:	mov	r3, fp
   17d38:	orr	fp, r1, r0, lsl #8
   17d3c:	adds	r0, r2, sl
   17d40:	adc	r1, r3, fp
   17d44:	mov	r2, r0
   17d48:	mov	r3, r1
   17d4c:	ldrd	r0, [sp, #200]	; 0xc8
   17d50:	ldrd	r4, [sp, #160]	; 0xa0
   17d54:	strd	r2, [sp, #248]	; 0xf8
   17d58:	eor	r0, r0, r6
   17d5c:	eor	r1, r1, r7
   17d60:	mov	r6, r0
   17d64:	mov	r7, r1
   17d68:	ldrd	r0, [sp, #208]	; 0xd0
   17d6c:	lsr	lr, r6, #24
   17d70:	adds	r0, r0, r4
   17d74:	adc	r1, r1, r5
   17d78:	mov	r4, r2
   17d7c:	mov	r5, r3
   17d80:	eor	r4, r4, r8
   17d84:	eor	r5, r5, r9
   17d88:	ldrd	r2, [sp, #128]	; 0x80
   17d8c:	lsr	ip, r4, #16
   17d90:	strd	r4, [sp, #128]	; 0x80
   17d94:	ldrd	r8, [sp, #112]	; 0x70
   17d98:	ldrd	r4, [sp, #184]	; 0xb8
   17d9c:	eor	r2, r2, r0
   17da0:	eor	r3, r3, r1
   17da4:	adds	r8, r8, r4
   17da8:	adc	r9, r9, r5
   17dac:	strd	r0, [sp, #216]	; 0xd8
   17db0:	strd	r8, [sp, #168]	; 0xa8
   17db4:	mov	r0, r2
   17db8:	ldrd	r8, [sp, #152]	; 0x98
   17dbc:	mov	r1, r3
   17dc0:	ldrd	r2, [sp, #24]
   17dc4:	adds	r2, r2, r8
   17dc8:	adc	r3, r3, r9
   17dcc:	mov	r5, r3
   17dd0:	orr	r3, lr, r7, lsl #8
   17dd4:	ldr	lr, [sp, #132]	; 0x84
   17dd8:	ldrd	r8, [sp, #144]	; 0x90
   17ddc:	mov	r4, r2
   17de0:	str	r3, [sp, #152]	; 0x98
   17de4:	ldrd	r2, [sp, #192]	; 0xc0
   17de8:	orr	lr, ip, lr, lsl #16
   17dec:	lsr	ip, r7, #24
   17df0:	str	lr, [sp, #184]	; 0xb8
   17df4:	orr	lr, ip, r6, lsl #8
   17df8:	str	lr, [sp, #156]	; 0x9c
   17dfc:	eor	r8, r8, r2
   17e00:	eor	r9, r9, r3
   17e04:	ldrd	r6, [sp, #168]	; 0xa8
   17e08:	mov	r2, r8
   17e0c:	mov	r3, r9
   17e10:	ldrd	r8, [sp, #152]	; 0x98
   17e14:	lsr	ip, r0, #24
   17e18:	orr	lr, ip, r1, lsl #8
   17e1c:	adds	r6, r6, r8
   17e20:	adc	r7, r7, r9
   17e24:	mov	r8, r6
   17e28:	mov	r9, r7
   17e2c:	ldrd	r6, [sp, #176]	; 0xb0
   17e30:	strd	r8, [sp, #176]	; 0xb0
   17e34:	str	lr, [sp, #168]	; 0xa8
   17e38:	eor	r8, r8, r6
   17e3c:	eor	r9, r9, r7
   17e40:	mov	r6, r8
   17e44:	mov	r7, r9
   17e48:	lsr	r1, r1, #24
   17e4c:	strd	r6, [sp, #144]	; 0x90
   17e50:	ldrd	r6, [sp, #128]	; 0x80
   17e54:	lsr	ip, r7, #16
   17e58:	orr	lr, ip, r6, lsl #16
   17e5c:	str	lr, [sp, #188]	; 0xbc
   17e60:	ldrd	r8, [sp, #184]	; 0xb8
   17e64:	ldrd	r6, [sp, #240]	; 0xf0
   17e68:	add	ip, sp, #256	; 0x100
   17e6c:	orr	lr, r1, r0, lsl #8
   17e70:	adds	r6, r6, r8
   17e74:	adc	r7, r7, r9
   17e78:	str	lr, [sp, #172]	; 0xac
   17e7c:	strd	r6, [ip]
   17e80:	eor	r6, r6, sl
   17e84:	eor	r7, r7, fp
   17e88:	mov	sl, r6
   17e8c:	mov	fp, r7
   17e90:	ldrd	r6, [sp, #168]	; 0xa8
   17e94:	lsl	lr, r3, #1
   17e98:	orr	lr, lr, r2, lsr #31
   17e9c:	adds	r0, r4, r6
   17ea0:	adc	r1, r5, r7
   17ea4:	ldrd	r6, [sp, #160]	; 0xa0
   17ea8:	mov	r4, r0
   17eac:	mov	r5, r1
   17eb0:	eor	r6, r6, r0
   17eb4:	eor	r7, r7, r1
   17eb8:	strd	r4, [sp, #240]	; 0xf0
   17ebc:	mov	r0, r6
   17ec0:	mov	r1, r7
   17ec4:	ldrd	r6, [sp, #144]	; 0x90
   17ec8:	lsl	r2, r2, #1
   17ecc:	ldrd	r8, [sp, #224]	; 0xe0
   17ed0:	lsr	ip, r6, #16
   17ed4:	orr	r4, ip, r7, lsl #16
   17ed8:	orr	r3, r2, r3, lsr #31
   17edc:	lsr	r2, r7, #16
   17ee0:	ldrd	r6, [sp, #64]	; 0x40
   17ee4:	str	lr, [sp, #132]	; 0x84
   17ee8:	ldr	lr, [sp, #144]	; 0x90
   17eec:	adds	r6, r6, r8
   17ef0:	adc	r7, r7, r9
   17ef4:	ldrd	r8, [sp, #176]	; 0xb0
   17ef8:	strd	r6, [sp, #160]	; 0xa0
   17efc:	ldrd	r6, [sp, #48]	; 0x30
   17f00:	str	r3, [sp, #128]	; 0x80
   17f04:	lsl	r3, fp, #1
   17f08:	adds	r8, r8, r6
   17f0c:	adc	r9, r9, r7
   17f10:	orr	r5, r2, lr, lsl #16
   17f14:	mov	r7, r9
   17f18:	orr	r9, r3, sl, lsr #31
   17f1c:	ldrd	r2, [sp, #128]	; 0x80
   17f20:	lsr	ip, r0, #16
   17f24:	adds	r2, r2, r8
   17f28:	adc	r3, r3, r7
   17f2c:	ldrd	r6, [sp, #200]	; 0xc8
   17f30:	strd	r2, [sp, #176]	; 0xb0
   17f34:	ldrd	r2, [sp, #152]	; 0x98
   17f38:	adds	r6, r6, r4
   17f3c:	adc	r7, r7, r5
   17f40:	eor	r2, r2, r6
   17f44:	strd	r6, [sp, #208]	; 0xd0
   17f48:	orr	r6, ip, r1, lsl #16
   17f4c:	lsr	r1, r1, #16
   17f50:	eor	r3, r3, r7
   17f54:	orr	r7, r1, r0, lsl #16
   17f58:	ldrd	r0, [sp, #176]	; 0xb0
   17f5c:	lsl	ip, sl, #1
   17f60:	orr	r8, ip, fp, lsr #31
   17f64:	eor	r0, r0, r6
   17f68:	eor	r1, r1, r7
   17f6c:	ldrd	sl, [sp, #160]	; 0xa0
   17f70:	strd	r0, [sp, #152]	; 0x98
   17f74:	ldrd	r0, [sp, #216]	; 0xd8
   17f78:	adds	sl, sl, r8
   17f7c:	adc	fp, fp, r9
   17f80:	adds	r0, r0, r6
   17f84:	adc	r1, r1, r7
   17f88:	eor	r4, r4, sl
   17f8c:	strd	r0, [sp, #200]	; 0xc8
   17f90:	ldrd	r0, [sp, #152]	; 0x98
   17f94:	eor	r5, r5, fp
   17f98:	str	r5, [sp, #152]	; 0x98
   17f9c:	str	r1, [sp, #160]	; 0xa0
   17fa0:	add	r1, sp, #256	; 0x100
   17fa4:	str	r0, [sp, #164]	; 0xa4
   17fa8:	ldrd	r6, [sp, #160]	; 0xa0
   17fac:	ldrd	r0, [r1]
   17fb0:	str	r4, [sp, #156]	; 0x9c
   17fb4:	ldrd	r4, [sp, #240]	; 0xf0
   17fb8:	adds	r0, r0, r6
   17fbc:	adc	r1, r1, r7
   17fc0:	mov	r6, r0
   17fc4:	mov	r7, r1
   17fc8:	ldrd	r0, [sp, #112]	; 0x70
   17fcc:	lsl	ip, r3, #1
   17fd0:	orr	lr, ip, r2, lsr #31
   17fd4:	adds	r0, r0, r4
   17fd8:	adc	r1, r1, r5
   17fdc:	ldrd	r4, [sp, #128]	; 0x80
   17fe0:	lsl	r2, r2, #1
   17fe4:	orr	r3, r2, r3, lsr #31
   17fe8:	eor	r4, r4, r6
   17fec:	eor	r5, r5, r7
   17ff0:	mov	r2, r0
   17ff4:	str	lr, [sp, #148]	; 0x94
   17ff8:	str	r3, [sp, #144]	; 0x90
   17ffc:	strd	r6, [sp, #240]	; 0xf0
   18000:	mov	r3, r1
   18004:	ldrd	r0, [sp, #152]	; 0x98
   18008:	ldrd	r6, [sp, #200]	; 0xc8
   1800c:	add	ip, sp, #264	; 0x108
   18010:	lsr	lr, r4, #24
   18014:	adds	r6, r6, r0
   18018:	adc	r7, r7, r1
   1801c:	mov	r0, r6
   18020:	mov	r1, r7
   18024:	ldrd	r6, [sp, #184]	; 0xb8
   18028:	strd	r0, [sp, #216]	; 0xd8
   1802c:	eor	r0, r0, r8
   18030:	eor	r1, r1, r9
   18034:	ldrd	r8, [sp, #144]	; 0x90
   18038:	orr	lr, lr, r5, lsl #8
   1803c:	adds	r8, r8, r2
   18040:	adc	r9, r9, r3
   18044:	mov	r2, r8
   18048:	mov	r3, r9
   1804c:	eor	r8, r8, r6
   18050:	eor	r9, r9, r7
   18054:	strd	r2, [ip]
   18058:	ldrd	r6, [sp, #24]
   1805c:	mov	r2, r8
   18060:	mov	r3, r9
   18064:	ldrd	r8, [sp, #176]	; 0xb0
   18068:	lsr	ip, r0, #24
   1806c:	str	lr, [sp, #176]	; 0xb0
   18070:	adds	r6, r6, r8
   18074:	adc	r7, r7, r9
   18078:	ldrd	r8, [sp, #168]	; 0xa8
   1807c:	strd	r6, [sp, #224]	; 0xe0
   18080:	ldrd	r6, [sp, #104]	; 0x68
   18084:	str	r3, [sp, #168]	; 0xa8
   18088:	str	r2, [sp, #172]	; 0xac
   1808c:	adds	r6, r6, sl
   18090:	adc	r7, r7, fp
   18094:	mov	sl, r6
   18098:	mov	fp, r7
   1809c:	ldrd	r6, [sp, #200]	; 0xc8
   180a0:	ldrd	r2, [sp, #192]	; 0xc0
   180a4:	orr	lr, ip, r1, lsl #8
   180a8:	eor	r7, r7, r9
   180ac:	eor	r6, r6, r8
   180b0:	ldrd	r8, [sp, #168]	; 0xa8
   180b4:	add	ip, sp, #272	; 0x110
   180b8:	str	lr, [sp, #128]	; 0x80
   180bc:	adds	r2, r2, r8
   180c0:	adc	r3, r3, r9
   180c4:	ldrd	r8, [sp, #144]	; 0x90
   180c8:	strd	r2, [ip]
   180cc:	lsr	ip, r5, #24
   180d0:	orr	lr, ip, r4, lsl #8
   180d4:	eor	r8, r8, r2
   180d8:	eor	r9, r9, r3
   180dc:	str	lr, [sp, #180]	; 0xb4
   180e0:	ldrd	r4, [sp, #224]	; 0xe0
   180e4:	strd	r8, [sp, #184]	; 0xb8
   180e8:	ldrd	r8, [sp, #176]	; 0xb0
   180ec:	lsr	r1, r1, #24
   180f0:	orr	lr, r1, r0, lsl #8
   180f4:	adds	r4, r4, r8
   180f8:	str	lr, [sp, #132]	; 0x84
   180fc:	adc	r5, r5, r9
   18100:	ldrd	r8, [sp, #128]	; 0x80
   18104:	add	r3, sp, #256	; 0x100
   18108:	lsl	ip, r7, #1
   1810c:	adds	r8, r8, sl
   18110:	adc	r9, r9, fp
   18114:	mov	sl, r8
   18118:	mov	fp, r9
   1811c:	ldrd	r8, [sp, #160]	; 0xa0
   18120:	strd	r4, [r3]
   18124:	add	r3, sp, #264	; 0x108
   18128:	eor	r8, r8, r4
   1812c:	eor	r9, r9, r5
   18130:	mov	r4, r8
   18134:	mov	r5, r9
   18138:	ldrd	r8, [sp, #152]	; 0x98
   1813c:	strd	sl, [sp, #224]	; 0xe0
   18140:	ldrd	r2, [r3]
   18144:	eor	r8, r8, sl
   18148:	eor	r9, r9, fp
   1814c:	mov	r0, r8
   18150:	orr	fp, ip, r6, lsr #31
   18154:	mov	r1, r9
   18158:	lsr	ip, r8, #16
   1815c:	ldrd	r8, [sp, #40]	; 0x28
   18160:	lsr	lr, r4, #16
   18164:	orr	lr, lr, r5, lsl #16
   18168:	adds	r2, r2, r8
   1816c:	adc	r3, r3, r9
   18170:	str	lr, [sp, #152]	; 0x98
   18174:	mov	r9, r3
   18178:	ldr	r3, [sp, #184]	; 0xb8
   1817c:	lsr	lr, r5, #16
   18180:	orr	lr, lr, r4, lsl #16
   18184:	str	lr, [sp, #156]	; 0x9c
   18188:	lsl	r6, r6, #1
   1818c:	orr	lr, ip, r1, lsl #16
   18190:	lsr	ip, r3, #24
   18194:	ldr	r3, [sp, #188]	; 0xbc
   18198:	orr	sl, r6, r7, lsr #31
   1819c:	ldrd	r4, [sp, #240]	; 0xf0
   181a0:	ldrd	r6, [sp, #152]	; 0x98
   181a4:	str	lr, [sp, #144]	; 0x90
   181a8:	lsr	r1, r1, #16
   181ac:	orr	lr, ip, r3, lsl #8
   181b0:	adds	r4, r4, r6
   181b4:	str	lr, [sp, #160]	; 0xa0
   181b8:	orr	lr, r1, r0, lsl #16
   181bc:	mov	r8, r2
   181c0:	adc	r5, r5, r7
   181c4:	ldr	r2, [sp, #184]	; 0xb8
   181c8:	str	lr, [sp, #148]	; 0x94
   181cc:	mov	r6, r4
   181d0:	mov	r7, r5
   181d4:	ldrd	r0, [sp, #216]	; 0xd8
   181d8:	ldrd	r4, [sp, #144]	; 0x90
   181dc:	lsr	r3, r3, #24
   181e0:	orr	r3, r3, r2, lsl #8
   181e4:	adds	r0, r0, r4
   181e8:	str	r3, [sp, #164]	; 0xa4
   181ec:	adc	r1, r1, r5
   181f0:	ldrd	r4, [sp, #160]	; 0xa0
   181f4:	strd	r0, [sp, #200]	; 0xc8
   181f8:	ldrd	r0, [sp, #248]	; 0xf8
   181fc:	adds	r4, r4, r8
   18200:	adc	r5, r5, r9
   18204:	ldrd	r8, [sp, #8]
   18208:	strd	r4, [sp, #192]	; 0xc0
   1820c:	strd	r6, [sp, #240]	; 0xf0
   18210:	adds	r8, r8, r0
   18214:	adc	r9, r9, r1
   18218:	adds	r0, r8, sl
   1821c:	adc	r1, r9, fp
   18220:	ldrd	r8, [sp, #136]	; 0x88
   18224:	eor	r8, r8, r0
   18228:	eor	r9, r9, r1
   1822c:	mov	r4, r8
   18230:	mov	r5, r9
   18234:	mov	r2, r9
   18238:	mov	r3, r8
   1823c:	ldrd	r8, [sp, #208]	; 0xd0
   18240:	adds	r8, r8, r5
   18244:	adc	r9, r9, r4
   18248:	ldrd	r4, [sp, #32]
   1824c:	strd	r8, [sp, #184]	; 0xb8
   18250:	eor	r8, r8, sl
   18254:	eor	r9, r9, fp
   18258:	mov	sl, r8
   1825c:	lsr	ip, r8, #24
   18260:	orr	r8, ip, r9, lsl #8
   18264:	adds	r4, r4, r0
   18268:	lsr	ip, r9, #24
   1826c:	orr	r9, ip, sl, lsl #8
   18270:	adc	r5, r5, r1
   18274:	adds	sl, r4, r8
   18278:	adc	fp, r5, r9
   1827c:	ldrd	r0, [sp, #168]	; 0xa8
   18280:	strd	sl, [sp, #208]	; 0xd0
   18284:	ldrd	sl, [sp, #192]	; 0xc0
   18288:	eor	r0, r0, sl
   1828c:	eor	r1, r1, fp
   18290:	mov	r4, r0
   18294:	mov	r5, r1
   18298:	ldrd	r0, [sp, #176]	; 0xb0
   1829c:	ldrd	sl, [sp, #208]	; 0xd0
   182a0:	lsr	lr, r4, #16
   182a4:	eor	r1, r1, r7
   182a8:	eor	r0, r0, r6
   182ac:	lsl	ip, r1, #1
   182b0:	orr	r7, ip, r0, lsr #31
   182b4:	eor	sl, sl, r2
   182b8:	eor	fp, fp, r3
   182bc:	lsl	r0, r0, #1
   182c0:	mov	r2, sl
   182c4:	mov	r3, fp
   182c8:	str	r7, [sp, #140]	; 0x8c
   182cc:	ldrd	sl, [sp, #120]	; 0x78
   182d0:	orr	r7, r0, r1, lsr #31
   182d4:	ldrd	r0, [sp, #224]	; 0xe0
   182d8:	orr	lr, lr, r5, lsl #16
   182dc:	str	lr, [sp, #168]	; 0xa8
   182e0:	adds	sl, sl, r0
   182e4:	adc	fp, fp, r1
   182e8:	str	r7, [sp, #136]	; 0x88
   182ec:	ldrd	r6, [sp, #128]	; 0x80
   182f0:	ldrd	r0, [sp, #200]	; 0xc8
   182f4:	lsr	ip, r2, #16
   182f8:	eor	r6, r6, r0
   182fc:	eor	r7, r7, r1
   18300:	ldrd	r0, [sp, #136]	; 0x88
   18304:	adds	r0, r0, sl
   18308:	adc	r1, r1, fp
   1830c:	strd	r0, [sp, #216]	; 0xd8
   18310:	orr	r0, ip, r3, lsl #16
   18314:	lsr	ip, r5, #16
   18318:	orr	lr, ip, r4, lsl #16
   1831c:	add	ip, sp, #272	; 0x110
   18320:	str	lr, [sp, #172]	; 0xac
   18324:	ldrd	sl, [sp, #168]	; 0xa8
   18328:	ldrd	r4, [ip]
   1832c:	lsr	r3, r3, #16
   18330:	orr	r1, r3, r2, lsl #16
   18334:	adds	r4, r4, sl
   18338:	adc	r5, r5, fp
   1833c:	mov	sl, r4
   18340:	mov	fp, r5
   18344:	ldrd	r4, [sp, #184]	; 0xb8
   18348:	lsl	ip, r7, #1
   1834c:	adds	r4, r4, r0
   18350:	adc	r5, r5, r1
   18354:	mov	r2, r4
   18358:	mov	r3, r5
   1835c:	ldrd	r4, [sp, #160]	; 0xa0
   18360:	strd	r2, [sp, #224]	; 0xe0
   18364:	eor	r2, r2, r8
   18368:	eor	r3, r3, r9
   1836c:	ldrd	r8, [sp, #216]	; 0xd8
   18370:	eor	r5, r5, fp
   18374:	eor	r4, r4, sl
   18378:	strd	r2, [sp, #176]	; 0xb0
   1837c:	eor	r9, r9, r1
   18380:	orr	r3, ip, r6, lsr #31
   18384:	lsl	r1, r5, #1
   18388:	lsl	ip, r6, #1
   1838c:	add	r6, sp, #256	; 0x100
   18390:	eor	r8, r8, r0
   18394:	orr	r1, r1, r4, lsr #31
   18398:	str	r9, [sp, #184]	; 0xb8
   1839c:	str	r8, [sp, #188]	; 0xbc
   183a0:	str	r1, [sp, #164]	; 0xa4
   183a4:	ldrd	r8, [r6]
   183a8:	ldrd	r0, [sp, #56]	; 0x38
   183ac:	str	r3, [sp, #132]	; 0x84
   183b0:	orr	r3, ip, r7, lsr #31
   183b4:	adds	r0, r0, r8
   183b8:	adc	r1, r1, r9
   183bc:	ldrd	r8, [sp, #16]
   183c0:	strd	r0, [sp, #248]	; 0xf8
   183c4:	ldrd	r0, [sp, #192]	; 0xc0
   183c8:	str	r3, [sp, #128]	; 0x80
   183cc:	ldrd	r2, [sp, #176]	; 0xb0
   183d0:	adds	r8, r8, r0
   183d4:	lsl	lr, r4, #1
   183d8:	adc	r9, r9, r1
   183dc:	lsl	ip, r3, #1
   183e0:	orr	r1, lr, r5, lsr #31
   183e4:	str	r1, [sp, #160]	; 0xa0
   183e8:	orr	r1, ip, r2, lsr #31
   183ec:	mov	r5, r3
   183f0:	lsl	lr, r2, #1
   183f4:	str	r1, [sp, #180]	; 0xb4
   183f8:	ldrd	r2, [sp, #208]	; 0xd0
   183fc:	ldrd	r0, [sp, #88]	; 0x58
   18400:	add	ip, sp, #256	; 0x100
   18404:	adds	r0, r0, r2
   18408:	adc	r1, r1, r3
   1840c:	orr	r3, lr, r5, lsr #31
   18410:	str	r3, [sp, #176]	; 0xb0
   18414:	ldrd	r2, [sp, #184]	; 0xb8
   18418:	mov	r6, r0
   1841c:	mov	r7, r1
   18420:	ldrd	r4, [sp, #160]	; 0xa0
   18424:	ldrd	r0, [sp, #248]	; 0xf8
   18428:	adds	r2, r2, sl
   1842c:	adc	r3, r3, fp
   18430:	adds	r4, r4, r0
   18434:	adc	r5, r5, r1
   18438:	ldrd	r0, [sp, #128]	; 0x80
   1843c:	adds	r0, r0, r6
   18440:	adc	r1, r1, r7
   18444:	mov	sl, r0
   18448:	mov	fp, r1
   1844c:	ldrd	r0, [sp, #176]	; 0xb0
   18450:	strd	r2, [sp, #208]	; 0xd0
   18454:	strd	r4, [sp, #248]	; 0xf8
   18458:	adds	r0, r0, r8
   1845c:	adc	r1, r1, r9
   18460:	mov	r6, r0
   18464:	mov	r7, r1
   18468:	ldrd	r0, [sp, #136]	; 0x88
   1846c:	ldrd	r8, [sp, #144]	; 0x90
   18470:	strd	sl, [ip]
   18474:	eor	r0, r0, r2
   18478:	eor	r1, r1, r3
   1847c:	mov	r2, r0
   18480:	mov	r3, r1
   18484:	eor	r8, r8, r4
   18488:	ldrd	r0, [sp, #168]	; 0xa8
   1848c:	eor	r9, r9, r5
   18490:	mov	r4, r8
   18494:	mov	r5, r9
   18498:	ldrd	r8, [sp, #152]	; 0x98
   1849c:	eor	r0, r0, sl
   184a0:	eor	r1, r1, fp
   184a4:	mov	sl, r6
   184a8:	mov	fp, r7
   184ac:	eor	sl, sl, r8
   184b0:	eor	fp, fp, r9
   184b4:	str	fp, [sp, #168]	; 0xa8
   184b8:	str	sl, [sp, #172]	; 0xac
   184bc:	str	r1, [sp, #192]	; 0xc0
   184c0:	str	r0, [sp, #196]	; 0xc4
   184c4:	ldrd	sl, [sp, #72]	; 0x48
   184c8:	ldrd	r0, [sp, #216]	; 0xd8
   184cc:	str	r5, [sp, #144]	; 0x90
   184d0:	str	r4, [sp, #148]	; 0x94
   184d4:	adds	sl, sl, r0
   184d8:	adc	fp, fp, r1
   184dc:	ldrd	r8, [sp, #224]	; 0xe0
   184e0:	mov	r4, sl
   184e4:	mov	r5, fp
   184e8:	ldrd	sl, [sp, #144]	; 0x90
   184ec:	lsr	ip, r2, #24
   184f0:	orr	lr, ip, r3, lsl #8
   184f4:	lsr	r3, r3, #24
   184f8:	adds	r8, r8, sl
   184fc:	orr	r3, r3, r2, lsl #8
   18500:	adc	r9, r9, fp
   18504:	str	r3, [sp, #140]	; 0x8c
   18508:	ldrd	sl, [sp, #168]	; 0xa8
   1850c:	ldrd	r2, [sp, #200]	; 0xc8
   18510:	ldrd	r0, [sp, #192]	; 0xc0
   18514:	str	lr, [sp, #136]	; 0x88
   18518:	adds	r2, r2, sl
   1851c:	adc	r3, r3, fp
   18520:	ldrd	sl, [sp, #240]	; 0xf0
   18524:	strd	r8, [sp, #216]	; 0xd8
   18528:	strd	r2, [sp, #224]	; 0xe0
   1852c:	adds	sl, sl, r0
   18530:	adc	fp, fp, r1
   18534:	ldrd	r0, [sp, #136]	; 0x88
   18538:	strd	r6, [sp, #152]	; 0x98
   1853c:	adds	r4, r4, r0
   18540:	adc	r5, r5, r1
   18544:	mov	r0, r4
   18548:	mov	r1, r5
   1854c:	ldrd	r4, [sp, #160]	; 0xa0
   18550:	strd	r0, [sp, #200]	; 0xc8
   18554:	ldrd	r0, [sp, #128]	; 0x80
   18558:	eor	r4, r4, r8
   1855c:	eor	r5, r5, r9
   18560:	mov	r8, r2
   18564:	mov	r9, r3
   18568:	ldrd	r2, [sp, #176]	; 0xb0
   1856c:	mov	r6, r4
   18570:	strd	sl, [sp, #240]	; 0xf0
   18574:	eor	r2, r2, r8
   18578:	eor	r3, r3, r9
   1857c:	mov	r7, r5
   18580:	mov	r4, r2
   18584:	mov	r5, r3
   18588:	ldrd	r8, [sp, #200]	; 0xc8
   1858c:	ldrd	r2, [sp, #184]	; 0xb8
   18590:	eor	r0, r0, sl
   18594:	eor	r1, r1, fp
   18598:	eor	r2, r2, r8
   1859c:	eor	r3, r3, r9
   185a0:	ldrd	sl, [sp, #96]	; 0x60
   185a4:	ldrd	r8, [sp, #248]	; 0xf8
   185a8:	lsr	ip, r2, #16
   185ac:	lsr	lr, r6, #24
   185b0:	adds	sl, sl, r8
   185b4:	adc	fp, fp, r9
   185b8:	ldrd	r8, [sp]
   185bc:	strd	sl, [sp, #184]	; 0xb8
   185c0:	add	sl, sp, #256	; 0x100
   185c4:	ldrd	sl, [sl]
   185c8:	adds	r8, r8, sl
   185cc:	adc	r9, r9, fp
   185d0:	ldrd	sl, [sp, #80]	; 0x50
   185d4:	strd	r8, [sp, #248]	; 0xf8
   185d8:	ldrd	r8, [sp, #152]	; 0x98
   185dc:	adds	r8, r8, sl
   185e0:	adc	r9, r9, fp
   185e4:	mov	fp, r9
   185e8:	orr	r9, ip, r3, lsl #16
   185ec:	lsr	r3, r3, #16
   185f0:	orr	r3, r3, r2, lsl #16
   185f4:	str	r3, [sp, #132]	; 0x84
   185f8:	str	r9, [sp, #128]	; 0x80
   185fc:	orr	r3, lr, r7, lsl #8
   18600:	mov	sl, r8
   18604:	str	r3, [sp, #152]	; 0x98
   18608:	ldrd	r8, [sp, #128]	; 0x80
   1860c:	ldrd	r2, [sp, #208]	; 0xd0
   18610:	lsr	ip, r4, #24
   18614:	lsr	lr, r0, #24
   18618:	adds	r2, r2, r8
   1861c:	adc	r3, r3, r9
   18620:	ldrd	r8, [sp, #136]	; 0x88
   18624:	strd	r2, [sp, #208]	; 0xd0
   18628:	orr	lr, lr, r1, lsl #8
   1862c:	eor	r9, r9, r3
   18630:	mov	r3, r9
   18634:	eor	r8, r8, r2
   18638:	orr	r9, ip, r5, lsl #8
   1863c:	lsl	ip, r3, #1
   18640:	str	lr, [sp, #176]	; 0xb0
   18644:	orr	lr, ip, r8, lsr #31
   18648:	lsr	ip, r7, #24
   1864c:	str	lr, [sp, #140]	; 0x8c
   18650:	orr	lr, ip, r6, lsl #8
   18654:	lsr	ip, r5, #24
   18658:	str	lr, [sp, #156]	; 0x9c
   1865c:	orr	lr, ip, r4, lsl #8
   18660:	ldrd	r6, [sp, #184]	; 0xb8
   18664:	str	r9, [sp, #160]	; 0xa0
   18668:	str	lr, [sp, #164]	; 0xa4
   1866c:	mov	r2, r8
   18670:	ldrd	r8, [sp, #152]	; 0x98
   18674:	ldrd	r4, [sp, #160]	; 0xa0
   18678:	lsr	r1, r1, #24
   1867c:	adds	r6, r6, r8
   18680:	adc	r7, r7, r9
   18684:	adds	r4, r4, sl
   18688:	adc	r5, r5, fp
   1868c:	orr	lr, r1, r0, lsl #8
   18690:	str	lr, [sp, #180]	; 0xb4
   18694:	strd	r4, [sp, #184]	; 0xb8
   18698:	ldrd	r0, [sp, #248]	; 0xf8
   1869c:	ldrd	r4, [sp, #176]	; 0xb0
   186a0:	mov	r8, r6
   186a4:	mov	r9, r7
   186a8:	ldrd	r6, [sp, #144]	; 0x90
   186ac:	adds	r0, r0, r4
   186b0:	adc	r1, r1, r5
   186b4:	eor	r6, r6, r8
   186b8:	ldrd	sl, [sp, #168]	; 0xa8
   186bc:	ldrd	r4, [sp, #184]	; 0xb8
   186c0:	eor	r7, r7, r9
   186c4:	lsl	r2, r2, #1
   186c8:	lsr	lr, r6, #16
   186cc:	orr	r3, r2, r3, lsr #31
   186d0:	eor	r4, r4, sl
   186d4:	eor	r5, r5, fp
   186d8:	ldrd	sl, [sp, #192]	; 0xc0
   186dc:	str	r3, [sp, #136]	; 0x88
   186e0:	orr	r3, lr, r7, lsl #16
   186e4:	str	r3, [sp, #144]	; 0x90
   186e8:	lsr	r3, r7, #16
   186ec:	lsr	ip, r4, #16
   186f0:	orr	r3, r3, r6, lsl #16
   186f4:	orr	r2, ip, r5, lsl #16
   186f8:	str	r3, [sp, #148]	; 0x94
   186fc:	lsr	ip, r5, #16
   18700:	orr	r3, ip, r4, lsl #16
   18704:	ldrd	r6, [sp, #144]	; 0x90
   18708:	ldrd	r4, [sp, #216]	; 0xd8
   1870c:	eor	sl, sl, r0
   18710:	eor	fp, fp, r1
   18714:	adds	r4, r4, r6
   18718:	adc	r5, r5, r7
   1871c:	mov	r6, r4
   18720:	mov	r7, r5
   18724:	ldrd	r4, [sp, #224]	; 0xe0
   18728:	lsr	lr, sl, #16
   1872c:	strd	r0, [sp, #248]	; 0xf8
   18730:	adds	r4, r4, r2
   18734:	orr	lr, lr, fp, lsl #16
   18738:	lsr	r1, fp, #16
   1873c:	adc	r5, r5, r3
   18740:	str	lr, [sp, #168]	; 0xa8
   18744:	orr	lr, r1, sl, lsl #16
   18748:	str	lr, [sp, #172]	; 0xac
   1874c:	ldrd	sl, [sp, #168]	; 0xa8
   18750:	strd	r4, [sp, #192]	; 0xc0
   18754:	ldrd	r4, [sp, #240]	; 0xf0
   18758:	adds	r4, r4, sl
   1875c:	adc	r5, r5, fp
   18760:	mov	r0, r4
   18764:	ldrd	sl, [sp, #200]	; 0xc8
   18768:	mov	r1, r5
   1876c:	ldrd	r4, [sp]
   18770:	strd	r6, [sp, #200]	; 0xc8
   18774:	adds	r4, r4, sl
   18778:	adc	r5, r5, fp
   1877c:	ldrd	sl, [sp, #104]	; 0x68
   18780:	strd	r4, [sp, #240]	; 0xf0
   18784:	ldrd	r4, [sp, #136]	; 0x88
   18788:	adds	sl, sl, r8
   1878c:	adc	fp, fp, r9
   18790:	adds	r4, r4, sl
   18794:	adc	r5, r5, fp
   18798:	mov	r8, r4
   1879c:	mov	r9, r5
   187a0:	strd	r8, [sp, #216]	; 0xd8
   187a4:	eor	r8, r8, r2
   187a8:	eor	r9, r9, r3
   187ac:	mov	r4, r8
   187b0:	mov	r5, r9
   187b4:	ldrd	r2, [sp, #160]	; 0xa0
   187b8:	str	r5, [sp, #160]	; 0xa0
   187bc:	str	r4, [sp, #164]	; 0xa4
   187c0:	ldrd	sl, [sp, #160]	; 0xa0
   187c4:	ldrd	r4, [sp, #176]	; 0xb0
   187c8:	ldrd	r8, [sp, #192]	; 0xc0
   187cc:	adds	sl, sl, r0
   187d0:	adc	fp, fp, r1
   187d4:	eor	r4, r4, r0
   187d8:	eor	r5, r5, r1
   187dc:	mov	r0, sl
   187e0:	mov	r1, fp
   187e4:	ldrd	sl, [sp, #136]	; 0x88
   187e8:	eor	r2, r2, r8
   187ec:	eor	r3, r3, r9
   187f0:	ldrd	r8, [sp, #152]	; 0x98
   187f4:	eor	sl, sl, r0
   187f8:	eor	fp, fp, r1
   187fc:	eor	r8, r8, r6
   18800:	eor	r9, r9, r7
   18804:	strd	r0, [sp, #224]	; 0xe0
   18808:	ldrd	r6, [sp, #248]	; 0xf8
   1880c:	mov	r0, sl
   18810:	mov	r1, fp
   18814:	ldrd	sl, [sp, #40]	; 0x28
   18818:	lsl	ip, r3, #1
   1881c:	orr	lr, ip, r2, lsr #31
   18820:	lsl	r2, r2, #1
   18824:	adds	sl, sl, r6
   18828:	orr	r3, r2, r3, lsr #31
   1882c:	adc	fp, fp, r7
   18830:	str	lr, [sp, #156]	; 0x9c
   18834:	str	r3, [sp, #152]	; 0x98
   18838:	ldrd	r6, [sp, #152]	; 0x98
   1883c:	lsl	r3, r9, #1
   18840:	orr	r3, r3, r8, lsr #31
   18844:	adds	r6, r6, sl
   18848:	adc	r7, r7, fp
   1884c:	str	r3, [sp, #140]	; 0x8c
   18850:	ldrd	sl, [sp, #184]	; 0xb8
   18854:	ldrd	r2, [sp, #24]
   18858:	lsl	ip, r8, #1
   1885c:	strd	r6, [sp, #184]	; 0xb8
   18860:	adds	sl, sl, r2
   18864:	adc	fp, fp, r3
   18868:	ldrd	r2, [sp, #128]	; 0x80
   1886c:	lsl	lr, r5, #1
   18870:	orr	lr, lr, r4, lsr #31
   18874:	eor	r3, r3, r7
   18878:	orr	r7, ip, r9, lsr #31
   1887c:	eor	r2, r2, r6
   18880:	str	r7, [sp, #136]	; 0x88
   18884:	ldrd	r8, [sp, #16]
   18888:	ldrd	r6, [sp, #216]	; 0xd8
   1888c:	str	lr, [sp, #132]	; 0x84
   18890:	lsl	lr, r4, #1
   18894:	adds	r8, r8, r6
   18898:	adc	r9, r9, r7
   1889c:	orr	lr, lr, r5, lsr #31
   188a0:	strd	r8, [sp, #216]	; 0xd8
   188a4:	ldrd	r8, [sp, #136]	; 0x88
   188a8:	ldrd	r4, [sp, #168]	; 0xa8
   188ac:	lsr	ip, r0, #24
   188b0:	adds	r8, r8, sl
   188b4:	adc	r9, r9, fp
   188b8:	mov	r6, r8
   188bc:	mov	r7, r9
   188c0:	orr	sl, ip, r1, lsl #8
   188c4:	str	lr, [sp, #128]	; 0x80
   188c8:	eor	r4, r4, r8
   188cc:	eor	r5, r5, r9
   188d0:	lsr	r1, r1, #24
   188d4:	orr	fp, r1, r0, lsl #8
   188d8:	strd	r6, [sp, #168]	; 0xa8
   188dc:	mov	r0, r4
   188e0:	ldrd	r6, [sp, #240]	; 0xf0
   188e4:	mov	r1, r5
   188e8:	ldrd	r4, [sp, #128]	; 0x80
   188ec:	str	r3, [sp, #176]	; 0xb0
   188f0:	str	r2, [sp, #180]	; 0xb4
   188f4:	adds	r6, r6, r4
   188f8:	ldrd	r2, [sp, #144]	; 0x90
   188fc:	adc	r7, r7, r5
   18900:	ldrd	r4, [sp, #216]	; 0xd8
   18904:	eor	r2, r2, r6
   18908:	eor	r3, r3, r7
   1890c:	strd	r6, [sp, #216]	; 0xd8
   18910:	ldrd	r6, [sp, #160]	; 0xa0
   18914:	adds	r4, r4, sl
   18918:	adc	r5, r5, fp
   1891c:	eor	r6, r6, r4
   18920:	eor	r7, r7, r5
   18924:	strd	r4, [sp, #240]	; 0xf0
   18928:	ldrd	r8, [sp, #176]	; 0xb0
   1892c:	mov	r4, r6
   18930:	mov	r5, r7
   18934:	ldrd	r6, [sp, #200]	; 0xc8
   18938:	str	r3, [sp, #144]	; 0x90
   1893c:	str	r2, [sp, #148]	; 0x94
   18940:	adds	r8, r8, r6
   18944:	adc	r9, r9, r7
   18948:	mov	r6, r8
   1894c:	mov	r7, r9
   18950:	strd	r8, [sp, #248]	; 0xf8
   18954:	str	r1, [sp, #160]	; 0xa0
   18958:	ldrd	r8, [sp, #152]	; 0x98
   1895c:	str	r0, [sp, #164]	; 0xa4
   18960:	ldrd	r0, [sp, #208]	; 0xd0
   18964:	ldrd	r2, [sp, #160]	; 0xa0
   18968:	lsr	lr, r4, #16
   1896c:	eor	r8, r8, r6
   18970:	adds	r0, r0, r2
   18974:	adc	r1, r1, r3
   18978:	eor	r9, r9, r7
   1897c:	orr	r3, lr, r5, lsl #16
   18980:	mov	r6, r8
   18984:	mov	r7, r9
   18988:	mov	r8, r0
   1898c:	mov	r9, r1
   18990:	str	r3, [sp, #152]	; 0x98
   18994:	ldrd	r0, [sp, #144]	; 0x90
   18998:	ldrd	r2, [sp, #192]	; 0xc0
   1899c:	lsr	lr, r5, #16
   189a0:	strd	r8, [sp, #200]	; 0xc8
   189a4:	adds	r2, r2, r0
   189a8:	adc	r3, r3, r1
   189ac:	ldrd	r0, [sp, #136]	; 0x88
   189b0:	strd	r2, [sp, #192]	; 0xc0
   189b4:	orr	r3, lr, r4, lsl #16
   189b8:	eor	r0, r0, r8
   189bc:	eor	r1, r1, r9
   189c0:	ldrd	r4, [sp, #128]	; 0x80
   189c4:	mov	r8, r0
   189c8:	mov	r9, r1
   189cc:	ldrd	r0, [sp, #192]	; 0xc0
   189d0:	str	r3, [sp, #156]	; 0x9c
   189d4:	ldrd	r2, [sp, #152]	; 0x98
   189d8:	eor	r4, r4, r0
   189dc:	eor	r5, r5, r1
   189e0:	ldrd	r0, [sp, #112]	; 0x70
   189e4:	strd	r4, [sp, #128]	; 0x80
   189e8:	ldrd	r4, [sp, #184]	; 0xb8
   189ec:	lsr	ip, r6, #24
   189f0:	adds	r0, r0, r4
   189f4:	adc	r1, r1, r5
   189f8:	ldrd	r4, [sp, #224]	; 0xe0
   189fc:	adds	r4, r4, r2
   18a00:	adc	r5, r5, r3
   18a04:	orr	r3, ip, r7, lsl #8
   18a08:	lsr	ip, r7, #24
   18a0c:	str	r3, [sp, #184]	; 0xb8
   18a10:	orr	r3, ip, r6, lsl #8
   18a14:	str	r3, [sp, #188]	; 0xbc
   18a18:	ldrd	r2, [sp, #184]	; 0xb8
   18a1c:	strd	r4, [sp, #224]	; 0xe0
   18a20:	ldrd	r6, [sp, #32]
   18a24:	adds	r0, r0, r2
   18a28:	adc	r1, r1, r3
   18a2c:	add	r3, sp, #256	; 0x100
   18a30:	eor	r4, r4, sl
   18a34:	eor	r5, r5, fp
   18a38:	ldrd	sl, [sp, #168]	; 0xa8
   18a3c:	strd	r0, [r3]
   18a40:	ldrd	r2, [sp, #176]	; 0xb0
   18a44:	adds	r6, r6, sl
   18a48:	lsr	ip, r8, #24
   18a4c:	adc	r7, r7, fp
   18a50:	eor	r3, r3, r1
   18a54:	mov	fp, r7
   18a58:	eor	r2, r2, r0
   18a5c:	mov	r7, r3
   18a60:	ldrd	r0, [sp, #8]
   18a64:	orr	r3, ip, r9, lsl #8
   18a68:	strd	r8, [sp, #176]	; 0xb0
   18a6c:	ldrd	r8, [sp, #216]	; 0xd8
   18a70:	lsl	ip, r5, #1
   18a74:	lsl	lr, r4, #1
   18a78:	adds	r0, r0, r8
   18a7c:	adc	r1, r1, r9
   18a80:	mov	r8, r0
   18a84:	mov	r9, r1
   18a88:	ldrd	r0, [sp, #128]	; 0x80
   18a8c:	str	r3, [sp, #168]	; 0xa8
   18a90:	orr	r3, ip, r4, lsr #31
   18a94:	str	r3, [sp, #140]	; 0x8c
   18a98:	lsr	ip, r0, #24
   18a9c:	orr	r3, lr, r5, lsr #31
   18aa0:	mov	r4, r0
   18aa4:	str	r3, [sp, #136]	; 0x88
   18aa8:	orr	r3, ip, r1, lsl #8
   18aac:	lsr	r1, r1, #24
   18ab0:	str	r3, [sp, #128]	; 0x80
   18ab4:	orr	r3, r1, r4, lsl #8
   18ab8:	str	r3, [sp, #132]	; 0x84
   18abc:	ldrd	r0, [sp, #176]	; 0xb0
   18ac0:	mov	sl, r6
   18ac4:	mov	r6, r2
   18ac8:	lsr	r3, r1, #24
   18acc:	orr	r3, r3, r0, lsl #8
   18ad0:	str	r3, [sp, #172]	; 0xac
   18ad4:	ldrd	r2, [sp, #168]	; 0xa8
   18ad8:	ldrd	r0, [sp, #160]	; 0xa0
   18adc:	lsr	ip, r6, #16
   18ae0:	adds	r2, r2, sl
   18ae4:	adc	r3, r3, fp
   18ae8:	ldrd	sl, [sp, #128]	; 0x80
   18aec:	eor	r0, r0, r2
   18af0:	orr	lr, ip, r7, lsl #16
   18af4:	eor	r1, r1, r3
   18af8:	lsr	ip, r7, #16
   18afc:	strd	r2, [sp, #216]	; 0xd8
   18b00:	ldrd	r2, [sp, #48]	; 0x30
   18b04:	ldrd	r4, [sp, #136]	; 0x88
   18b08:	str	lr, [sp, #176]	; 0xb0
   18b0c:	orr	lr, ip, r6, lsl #16
   18b10:	adds	sl, sl, r8
   18b14:	str	lr, [sp, #180]	; 0xb4
   18b18:	lsr	ip, r0, #16
   18b1c:	adc	fp, fp, r9
   18b20:	orr	lr, ip, r1, lsl #16
   18b24:	adds	r2, r2, sl
   18b28:	ldrd	r6, [sp, #176]	; 0xb0
   18b2c:	lsr	r1, r1, #16
   18b30:	adc	r3, r3, fp
   18b34:	str	lr, [sp, #160]	; 0xa0
   18b38:	adds	r4, r4, r2
   18b3c:	orr	lr, r1, r0, lsl #16
   18b40:	adc	r5, r5, r3
   18b44:	str	lr, [sp, #164]	; 0xa4
   18b48:	mov	r8, sl
   18b4c:	mov	r9, fp
   18b50:	mov	r2, r4
   18b54:	ldrd	sl, [sp, #160]	; 0xa0
   18b58:	mov	r3, r5
   18b5c:	eor	r6, r6, r4
   18b60:	eor	r7, r7, r5
   18b64:	ldrd	r4, [sp, #200]	; 0xc8
   18b68:	ldrd	r0, [sp, #144]	; 0x90
   18b6c:	adds	r4, r4, sl
   18b70:	adc	r5, r5, fp
   18b74:	mov	sl, r7
   18b78:	mov	fp, r6
   18b7c:	ldrd	r6, [sp, #168]	; 0xa8
   18b80:	eor	r0, r0, r8
   18b84:	eor	r1, r1, r9
   18b88:	eor	r6, r6, r4
   18b8c:	eor	r7, r7, r5
   18b90:	ldrd	r8, [sp, #240]	; 0xf0
   18b94:	strd	r6, [sp, #168]	; 0xa8
   18b98:	adds	r6, r4, sl
   18b9c:	adc	r7, r5, fp
   18ba0:	ldrd	r4, [sp, #136]	; 0x88
   18ba4:	strd	r6, [sp, #200]	; 0xc8
   18ba8:	lsr	ip, r0, #16
   18bac:	eor	r4, r4, r6
   18bb0:	eor	r5, r5, r7
   18bb4:	ldrd	r6, [sp, #56]	; 0x38
   18bb8:	orr	lr, ip, r1, lsl #16
   18bbc:	lsr	ip, r1, #16
   18bc0:	adds	r6, r6, r2
   18bc4:	adc	r7, r7, r3
   18bc8:	add	r3, sp, #264	; 0x108
   18bcc:	str	lr, [sp, #136]	; 0x88
   18bd0:	strd	r6, [r3]
   18bd4:	ldrd	r6, [sp, #64]	; 0x40
   18bd8:	orr	r3, ip, r0, lsl #16
   18bdc:	str	r3, [sp, #140]	; 0x8c
   18be0:	adds	r6, r6, r8
   18be4:	ldrd	r0, [sp, #136]	; 0x88
   18be8:	adc	r7, r7, r9
   18bec:	ldrd	r8, [sp, #192]	; 0xc0
   18bf0:	lsr	r3, r4, #24
   18bf4:	add	r2, sp, #272	; 0x110
   18bf8:	adds	r8, r8, r0
   18bfc:	orr	r3, r3, r5, lsl #8
   18c00:	adc	r9, r9, r1
   18c04:	strd	r6, [r2]
   18c08:	lsr	ip, r5, #24
   18c0c:	str	r3, [sp, #144]	; 0x90
   18c10:	add	r1, sp, #264	; 0x108
   18c14:	ldrd	r2, [sp, #128]	; 0x80
   18c18:	orr	lr, ip, r4, lsl #8
   18c1c:	strd	r8, [sp, #208]	; 0xd0
   18c20:	str	lr, [sp, #148]	; 0x94
   18c24:	ldrd	r4, [sp, #144]	; 0x90
   18c28:	ldrd	r0, [r1]
   18c2c:	eor	r3, r3, r9
   18c30:	eor	r2, r2, r8
   18c34:	ldrd	r8, [sp, #168]	; 0xa8
   18c38:	adds	r0, r0, r4
   18c3c:	adc	r1, r1, r5
   18c40:	lsl	ip, r9, #1
   18c44:	orr	r7, ip, r8, lsr #31
   18c48:	mov	r4, r0
   18c4c:	ldrd	r8, [sp, #248]	; 0xf8
   18c50:	mov	r5, r1
   18c54:	ldrd	r0, [sp, #176]	; 0xb0
   18c58:	strd	r4, [sp, #240]	; 0xf0
   18c5c:	eor	r4, r4, sl
   18c60:	adds	r8, r8, r0
   18c64:	adc	r9, r9, r1
   18c68:	add	r1, sp, #272	; 0x110
   18c6c:	strd	r8, [sp, #128]	; 0x80
   18c70:	ldrd	r8, [sp, #168]	; 0xa8
   18c74:	eor	r5, r5, fp
   18c78:	lsl	ip, r3, #1
   18c7c:	lsl	r0, r8, #1
   18c80:	orr	r6, r0, r9, lsr #31
   18c84:	ldrd	r0, [r1]
   18c88:	orr	fp, ip, r2, lsr #31
   18c8c:	lsr	ip, r4, #16
   18c90:	lsl	r2, r2, #1
   18c94:	ldrd	r8, [sp, #136]	; 0x88
   18c98:	orr	sl, r2, r3, lsr #31
   18c9c:	orr	r3, ip, r5, lsl #16
   18ca0:	adds	r0, r0, r6
   18ca4:	str	r3, [sp, #136]	; 0x88
   18ca8:	lsr	r3, r5, #16
   18cac:	adc	r1, r1, r7
   18cb0:	orr	r3, r3, r4, lsl #16
   18cb4:	eor	r8, r8, r0
   18cb8:	eor	r9, r9, r1
   18cbc:	str	r3, [sp, #140]	; 0x8c
   18cc0:	str	r9, [sp, #168]	; 0xa8
   18cc4:	ldrd	r2, [sp, #200]	; 0xc8
   18cc8:	str	r8, [sp, #172]	; 0xac
   18ccc:	ldrd	r8, [sp, #136]	; 0x88
   18cd0:	strd	r0, [sp, #248]	; 0xf8
   18cd4:	adds	r2, r2, r8
   18cd8:	adc	r3, r3, r9
   18cdc:	ldrd	r8, [sp, #128]	; 0x80
   18ce0:	strd	r2, [sp, #192]	; 0xc0
   18ce4:	ldrd	r2, [sp, #168]	; 0xa8
   18ce8:	adds	r0, r8, r2
   18cec:	adc	r1, r9, r3
   18cf0:	mov	r2, r0
   18cf4:	mov	r3, r1
   18cf8:	add	r1, sp, #256	; 0x100
   18cfc:	strd	r2, [sp, #200]	; 0xc8
   18d00:	ldrd	r4, [r1]
   18d04:	ldrd	r2, [sp, #96]	; 0x60
   18d08:	ldrd	r0, [sp, #184]	; 0xb8
   18d0c:	adds	r2, r2, r4
   18d10:	eor	r9, r9, r1
   18d14:	adc	r3, r3, r5
   18d18:	ldrd	r4, [sp, #160]	; 0xa0
   18d1c:	adds	r2, r2, sl
   18d20:	eor	r8, r8, r0
   18d24:	adc	r3, r3, fp
   18d28:	lsl	ip, r9, #1
   18d2c:	orr	lr, ip, r8, lsr #31
   18d30:	eor	r4, r4, r2
   18d34:	eor	r5, r5, r3
   18d38:	lsl	r0, r8, #1
   18d3c:	str	lr, [sp, #132]	; 0x84
   18d40:	mov	r8, r5
   18d44:	orr	lr, r0, r9, lsr #31
   18d48:	mov	r9, r4
   18d4c:	ldrd	r4, [sp, #224]	; 0xe0
   18d50:	str	lr, [sp, #128]	; 0x80
   18d54:	adds	r4, r4, r8
   18d58:	adc	r5, r5, r9
   18d5c:	strd	r4, [sp, #224]	; 0xe0
   18d60:	eor	r4, r4, sl
   18d64:	eor	r5, r5, fp
   18d68:	mov	r0, r4
   18d6c:	ldrd	sl, [sp, #216]	; 0xd8
   18d70:	mov	r1, r5
   18d74:	ldrd	r4, [sp, #80]	; 0x50
   18d78:	lsr	ip, r0, #24
   18d7c:	orr	lr, ip, r1, lsl #8
   18d80:	adds	r4, r4, sl
   18d84:	adc	r5, r5, fp
   18d88:	mov	sl, r4
   18d8c:	mov	fp, r5
   18d90:	ldrd	r4, [sp, #128]	; 0x80
   18d94:	lsr	r1, r1, #24
   18d98:	add	ip, sp, #256	; 0x100
   18d9c:	adds	r4, r4, sl
   18da0:	adc	r5, r5, fp
   18da4:	mov	sl, r4
   18da8:	mov	fp, r5
   18dac:	ldrd	r4, [sp, #152]	; 0x98
   18db0:	str	lr, [sp, #176]	; 0xb0
   18db4:	orr	lr, r1, r0, lsl #8
   18db8:	eor	r4, r4, sl
   18dbc:	eor	r5, r5, fp
   18dc0:	str	lr, [sp, #180]	; 0xb4
   18dc4:	strd	r4, [sp, #152]	; 0x98
   18dc8:	ldrd	r0, [sp, #152]	; 0x98
   18dcc:	ldrd	r4, [sp, #120]	; 0x78
   18dd0:	str	r1, [sp, #160]	; 0xa0
   18dd4:	str	r0, [sp, #164]	; 0xa4
   18dd8:	ldrd	r0, [sp, #176]	; 0xb0
   18ddc:	adds	r4, r4, r2
   18de0:	adc	r5, r5, r3
   18de4:	adds	r0, r0, r4
   18de8:	adc	r1, r1, r5
   18dec:	ldrd	r4, [sp, #200]	; 0xc8
   18df0:	ldrd	r2, [sp, #160]	; 0xa0
   18df4:	strd	r0, [ip]
   18df8:	eor	r4, r4, r6
   18dfc:	eor	r5, r5, r7
   18e00:	mov	r6, r4
   18e04:	mov	r7, r5
   18e08:	ldrd	r4, [sp, #208]	; 0xd0
   18e0c:	lsr	lr, r6, #24
   18e10:	adds	r4, r4, r2
   18e14:	adc	r5, r5, r3
   18e18:	mov	r2, r4
   18e1c:	mov	r3, r5
   18e20:	mov	r4, r0
   18e24:	mov	r5, r1
   18e28:	ldrd	r0, [sp, #128]	; 0x80
   18e2c:	eor	r4, r4, r8
   18e30:	eor	r5, r5, r9
   18e34:	eor	r0, r0, r2
   18e38:	ldrd	r8, [sp, #248]	; 0xf8
   18e3c:	eor	r1, r1, r3
   18e40:	strd	r2, [sp, #216]	; 0xd8
   18e44:	ldrd	r2, [sp, #72]	; 0x48
   18e48:	lsr	ip, r4, #16
   18e4c:	adds	r2, r2, r8
   18e50:	adc	r3, r3, r9
   18e54:	ldrd	r8, [sp, #144]	; 0x90
   18e58:	strd	r2, [sp, #128]	; 0x80
   18e5c:	ldrd	r2, [sp, #88]	; 0x58
   18e60:	adds	r2, r2, sl
   18e64:	adc	r3, r3, fp
   18e68:	mov	fp, r3
   18e6c:	orr	r3, lr, r7, lsl #8
   18e70:	mov	sl, r2
   18e74:	str	r3, [sp, #152]	; 0x98
   18e78:	ldrd	r2, [sp, #192]	; 0xc0
   18e7c:	orr	lr, ip, r5, lsl #16
   18e80:	lsr	ip, r7, #24
   18e84:	str	lr, [sp, #184]	; 0xb8
   18e88:	orr	lr, ip, r6, lsl #8
   18e8c:	str	lr, [sp, #156]	; 0x9c
   18e90:	eor	r8, r8, r2
   18e94:	eor	r9, r9, r3
   18e98:	mov	r2, r8
   18e9c:	mov	r3, r9
   18ea0:	ldrd	r6, [sp, #128]	; 0x80
   18ea4:	ldrd	r8, [sp, #152]	; 0x98
   18ea8:	lsr	ip, r0, #24
   18eac:	orr	lr, ip, r1, lsl #8
   18eb0:	adds	r6, r6, r8
   18eb4:	adc	r7, r7, r9
   18eb8:	mov	r8, r6
   18ebc:	mov	r9, r7
   18ec0:	ldrd	r6, [sp, #168]	; 0xa8
   18ec4:	lsr	ip, r5, #16
   18ec8:	str	lr, [sp, #144]	; 0x90
   18ecc:	orr	lr, ip, r4, lsl #16
   18ed0:	strd	r8, [sp, #208]	; 0xd0
   18ed4:	str	lr, [sp, #188]	; 0xbc
   18ed8:	eor	r8, r8, r6
   18edc:	eor	r9, r9, r7
   18ee0:	mov	r6, r8
   18ee4:	mov	r7, r9
   18ee8:	ldrd	r4, [sp, #224]	; 0xe0
   18eec:	ldrd	r8, [sp, #184]	; 0xb8
   18ef0:	lsr	r1, r1, #24
   18ef4:	orr	lr, r1, r0, lsl #8
   18ef8:	adds	r4, r4, r8
   18efc:	adc	r5, r5, r9
   18f00:	ldrd	r8, [sp, #176]	; 0xb0
   18f04:	str	lr, [sp, #148]	; 0x94
   18f08:	lsl	lr, r3, #1
   18f0c:	eor	r8, r8, r4
   18f10:	eor	r9, r9, r5
   18f14:	strd	r4, [sp, #248]	; 0xf8
   18f18:	orr	lr, lr, r2, lsr #31
   18f1c:	mov	r5, r9
   18f20:	mov	r4, r8
   18f24:	lsl	r2, r2, #1
   18f28:	ldrd	r8, [sp, #144]	; 0x90
   18f2c:	orr	r3, r2, r3, lsr #31
   18f30:	lsr	ip, r6, #16
   18f34:	str	r3, [sp, #128]	; 0x80
   18f38:	lsl	r3, r5, #1
   18f3c:	adds	r8, r8, sl
   18f40:	orr	r2, ip, r7, lsl #16
   18f44:	orr	r3, r3, r4, lsr #31
   18f48:	adc	r9, r9, fp
   18f4c:	ldrd	r0, [sp, #160]	; 0xa0
   18f50:	ldrd	sl, [sp, #240]	; 0xf0
   18f54:	str	r2, [sp, #168]	; 0xa8
   18f58:	str	r3, [sp, #164]	; 0xa4
   18f5c:	ldrd	r2, [sp, #96]	; 0x60
   18f60:	eor	r0, r0, r8
   18f64:	eor	r1, r1, r9
   18f68:	adds	r2, r2, sl
   18f6c:	adc	r3, r3, fp
   18f70:	str	lr, [sp, #132]	; 0x84
   18f74:	ldrd	sl, [sp, #24]
   18f78:	strd	r8, [sp, #224]	; 0xe0
   18f7c:	lsr	lr, r7, #16
   18f80:	ldrd	r8, [sp, #208]	; 0xd0
   18f84:	orr	lr, lr, r6, lsl #16
   18f88:	ldrd	r6, [sp, #128]	; 0x80
   18f8c:	adds	r8, r8, sl
   18f90:	adc	r9, r9, fp
   18f94:	adds	r6, r6, r8
   18f98:	adc	r7, r7, r9
   18f9c:	str	lr, [sp, #172]	; 0xac
   18fa0:	ldrd	r8, [sp, #168]	; 0xa8
   18fa4:	strd	r6, [sp, #176]	; 0xb0
   18fa8:	ldrd	r6, [sp, #200]	; 0xc8
   18fac:	lsl	r4, r4, #1
   18fb0:	orr	lr, r4, r5, lsr #31
   18fb4:	adds	sl, r8, r6
   18fb8:	adc	fp, r9, r7
   18fbc:	str	lr, [sp, #160]	; 0xa0
   18fc0:	mov	r6, sl
   18fc4:	mov	r7, fp
   18fc8:	ldrd	sl, [sp, #160]	; 0xa0
   18fcc:	lsr	ip, r0, #16
   18fd0:	orr	r4, ip, r1, lsl #16
   18fd4:	adds	sl, sl, r2
   18fd8:	adc	fp, fp, r3
   18fdc:	ldrd	r2, [sp, #152]	; 0x98
   18fe0:	lsr	r1, r1, #16
   18fe4:	orr	r5, r1, r0, lsl #16
   18fe8:	eor	r3, r3, r7
   18fec:	strd	r6, [sp, #200]	; 0xc8
   18ff0:	eor	r2, r2, r6
   18ff4:	ldrd	r0, [sp, #176]	; 0xb0
   18ff8:	mov	r6, r8
   18ffc:	mov	r7, r9
   19000:	eor	r6, r6, sl
   19004:	eor	r7, r7, fp
   19008:	strd	sl, [sp, #208]	; 0xd0
   1900c:	ldrd	sl, [sp, #216]	; 0xd8
   19010:	eor	r0, r0, r4
   19014:	eor	r1, r1, r5
   19018:	adds	sl, sl, r4
   1901c:	str	r1, [sp, #96]	; 0x60
   19020:	str	r0, [sp, #100]	; 0x64
   19024:	lsl	r1, r3, #1
   19028:	adc	fp, fp, r5
   1902c:	str	r7, [sp, #24]
   19030:	orr	r5, r1, r2, lsr #31
   19034:	str	r6, [sp, #28]
   19038:	ldrd	r0, [sp, #248]	; 0xf8
   1903c:	ldrd	r6, [sp, #96]	; 0x60
   19040:	lsl	r2, r2, #1
   19044:	orr	r4, r2, r3, lsr #31
   19048:	adds	r6, r6, r0
   1904c:	adc	r7, r7, r1
   19050:	ldrd	r0, [sp, #24]
   19054:	mov	r8, r6
   19058:	ldrd	r2, [sp, #224]	; 0xe0
   1905c:	adds	r0, r0, sl
   19060:	adc	r1, r1, fp
   19064:	mov	r9, r7
   19068:	mov	r6, r0
   1906c:	mov	r7, r1
   19070:	ldrd	r0, [sp, #56]	; 0x38
   19074:	strd	sl, [sp, #168]	; 0xa8
   19078:	strd	r8, [sp, #224]	; 0xe0
   1907c:	adds	r0, r0, r2
   19080:	adc	r1, r1, r3
   19084:	mov	sl, r0
   19088:	mov	fp, r1
   1908c:	ldrd	r0, [sp, #128]	; 0x80
   19090:	strd	r6, [sp, #216]	; 0xd8
   19094:	eor	r0, r0, r8
   19098:	eor	r1, r1, r9
   1909c:	ldrd	r8, [sp, #160]	; 0xa0
   190a0:	lsr	lr, r0, #24
   190a4:	orr	lr, lr, r1, lsl #8
   190a8:	eor	r8, r8, r6
   190ac:	mov	r2, r8
   190b0:	eor	r9, r9, r7
   190b4:	adds	r8, sl, r4
   190b8:	mov	r3, r9
   190bc:	adc	r9, fp, r5
   190c0:	mov	sl, r8
   190c4:	mov	fp, r9
   190c8:	ldrd	r8, [sp, #184]	; 0xb8
   190cc:	strd	sl, [sp, #160]	; 0xa0
   190d0:	lsr	ip, r2, #24
   190d4:	eor	sl, sl, r8
   190d8:	eor	fp, fp, r9
   190dc:	mov	r6, sl
   190e0:	ldrd	r8, [sp, #176]	; 0xb0
   190e4:	mov	r7, fp
   190e8:	ldrd	sl, [sp, #48]	; 0x30
   190ec:	str	lr, [sp, #128]	; 0x80
   190f0:	lsr	r1, r1, #24
   190f4:	orr	lr, ip, r3, lsl #8
   190f8:	adds	r8, r8, sl
   190fc:	str	lr, [sp, #56]	; 0x38
   19100:	lsr	r3, r3, #24
   19104:	orr	lr, r1, r0, lsl #8
   19108:	adc	r9, r9, fp
   1910c:	str	lr, [sp, #132]	; 0x84
   19110:	ldrd	sl, [sp, #208]	; 0xd0
   19114:	ldrd	r0, [sp, #64]	; 0x40
   19118:	orr	r3, r3, r2, lsl #8
   1911c:	str	r3, [sp, #60]	; 0x3c
   19120:	ldrd	r2, [sp, #128]	; 0x80
   19124:	adds	r0, r0, sl
   19128:	adc	r1, r1, fp
   1912c:	adds	r2, r2, r8
   19130:	adc	r3, r3, r9
   19134:	mov	r8, r2
   19138:	mov	r9, r3
   1913c:	ldrd	r2, [sp, #56]	; 0x38
   19140:	str	r7, [sp, #152]	; 0x98
   19144:	str	r6, [sp, #156]	; 0x9c
   19148:	adds	r2, r2, r0
   1914c:	adc	r3, r3, r1
   19150:	mov	sl, r2
   19154:	mov	fp, r3
   19158:	ldrd	r0, [sp, #192]	; 0xc0
   1915c:	ldrd	r2, [sp, #152]	; 0x98
   19160:	strd	sl, [sp, #176]	; 0xb0
   19164:	strd	r8, [sp, #184]	; 0xb8
   19168:	adds	r0, r0, r2
   1916c:	adc	r1, r1, r3
   19170:	mov	r2, r0
   19174:	mov	r3, r1
   19178:	ldrd	r0, [sp, #96]	; 0x60
   1917c:	strd	r2, [sp, #192]	; 0xc0
   19180:	eor	r2, r2, r4
   19184:	eor	r0, r0, r8
   19188:	eor	r1, r1, r9
   1918c:	mov	r6, r0
   19190:	mov	r7, r1
   19194:	ldrd	r0, [sp, #24]
   19198:	eor	r3, r3, r5
   1919c:	ldrd	r4, [sp, #144]	; 0x90
   191a0:	eor	r0, r0, sl
   191a4:	eor	r1, r1, fp
   191a8:	ldrd	sl, [sp, #168]	; 0xa8
   191ac:	lsr	lr, r0, #16
   191b0:	lsr	r9, r2, #24
   191b4:	eor	r4, r4, sl
   191b8:	eor	r5, r5, fp
   191bc:	lsr	ip, r6, #16
   191c0:	strd	r4, [sp, #96]	; 0x60
   191c4:	mov	r4, lr
   191c8:	orr	fp, r4, r1, lsl #16
   191cc:	ldr	lr, [sp, #100]	; 0x64
   191d0:	str	fp, [sp, #24]
   191d4:	orr	fp, r9, r3, lsl #8
   191d8:	ldrd	r4, [sp, #160]	; 0xa0
   191dc:	str	fp, [sp, #64]	; 0x40
   191e0:	ldrd	sl, [sp, #120]	; 0x78
   191e4:	orr	ip, ip, r7, lsl #16
   191e8:	str	ip, [sp, #48]	; 0x30
   191ec:	adds	r4, r4, sl
   191f0:	mov	sl, r4
   191f4:	lsr	ip, r7, #16
   191f8:	ldr	r4, [sp, #96]	; 0x60
   191fc:	orr	r7, ip, r6, lsl #16
   19200:	adc	r5, r5, fp
   19204:	str	r7, [sp, #52]	; 0x34
   19208:	lsl	lr, lr, #1
   1920c:	lsr	r1, r1, #16
   19210:	orr	r9, lr, r4, lsr #31
   19214:	mov	fp, r5
   19218:	lsl	lr, r4, #1
   1921c:	orr	r7, r1, r0, lsl #16
   19220:	ldrd	r4, [sp, #224]	; 0xe0
   19224:	ldrd	r0, [sp, #48]	; 0x30
   19228:	str	r7, [sp, #28]
   1922c:	ldrd	r6, [sp, #216]	; 0xd8
   19230:	adds	r4, r4, r0
   19234:	adc	r5, r5, r1
   19238:	ldrd	r0, [sp, #24]
   1923c:	lsr	r3, r3, #24
   19240:	orr	r3, r3, r2, lsl #8
   19244:	adds	r6, r6, r0
   19248:	str	r3, [sp, #68]	; 0x44
   1924c:	adc	r7, r7, r1
   19250:	ldrd	r0, [sp, #64]	; 0x40
   19254:	ldr	r3, [sp, #100]	; 0x64
   19258:	strd	r4, [sp, #160]	; 0xa0
   1925c:	adds	r0, r0, sl
   19260:	adc	r1, r1, fp
   19264:	orr	r8, lr, r3, lsr #31
   19268:	strd	r0, [sp, #168]	; 0xa8
   1926c:	add	r1, sp, #256	; 0x100
   19270:	ldrd	r2, [sp, #88]	; 0x58
   19274:	ldrd	sl, [r1]
   19278:	ldrd	r0, [sp, #136]	; 0x88
   1927c:	strd	r6, [sp, #144]	; 0x90
   19280:	adds	r2, r2, sl
   19284:	adc	r3, r3, fp
   19288:	adds	r2, r2, r8
   1928c:	adc	r3, r3, r9
   19290:	eor	r0, r0, r2
   19294:	eor	r1, r1, r3
   19298:	mov	r4, r0
   1929c:	mov	r0, r1
   192a0:	mov	r1, r4
   192a4:	ldrd	r4, [sp, #200]	; 0xc8
   192a8:	adds	r4, r4, r0
   192ac:	adc	r5, r5, r1
   192b0:	eor	r6, r8, r4
   192b4:	eor	r7, r9, r5
   192b8:	ldrd	r8, [sp, #40]	; 0x28
   192bc:	lsr	ip, r6, #24
   192c0:	orr	sl, ip, r7, lsl #8
   192c4:	adds	r8, r8, r2
   192c8:	lsr	ip, r7, #24
   192cc:	orr	fp, ip, r6, lsl #8
   192d0:	adc	r9, r9, r3
   192d4:	adds	r6, r8, sl
   192d8:	adc	r7, r9, fp
   192dc:	mov	r8, r6
   192e0:	mov	r9, r7
   192e4:	ldrd	r2, [sp, #152]	; 0x98
   192e8:	ldrd	r6, [sp, #168]	; 0xa8
   192ec:	strd	r8, [sp, #152]	; 0x98
   192f0:	eor	r2, r2, r6
   192f4:	eor	r3, r3, r7
   192f8:	mov	r6, r8
   192fc:	mov	r7, r9
   19300:	eor	r6, r6, r0
   19304:	eor	r7, r7, r1
   19308:	lsr	lr, r2, #16
   1930c:	orr	lr, lr, r3, lsl #16
   19310:	lsr	r3, r3, #16
   19314:	lsr	ip, r6, #16
   19318:	lsr	r1, r7, #16
   1931c:	orr	r3, r3, r2, lsl #16
   19320:	str	lr, [sp, #88]	; 0x58
   19324:	str	r3, [sp, #92]	; 0x5c
   19328:	orr	lr, ip, r7, lsl #16
   1932c:	orr	r3, r1, r6, lsl #16
   19330:	str	lr, [sp, #96]	; 0x60
   19334:	str	r3, [sp, #100]	; 0x64
   19338:	ldrd	r2, [sp, #192]	; 0xc0
   1933c:	ldrd	r0, [sp, #88]	; 0x58
   19340:	ldrd	r8, [sp, #128]	; 0x80
   19344:	ldrd	r6, [sp, #144]	; 0x90
   19348:	adds	r2, r2, r0
   1934c:	adc	r3, r3, r1
   19350:	mov	r0, r2
   19354:	mov	r1, r3
   19358:	ldrd	r2, [sp, #96]	; 0x60
   1935c:	strd	r0, [sp, #128]	; 0x80
   19360:	adds	r2, r2, r4
   19364:	adc	r3, r3, r5
   19368:	ldrd	r4, [sp, #160]	; 0xa0
   1936c:	strd	r2, [sp, #136]	; 0x88
   19370:	eor	r8, r8, r4
   19374:	eor	r9, r9, r5
   19378:	ldrd	r4, [sp, #56]	; 0x38
   1937c:	mov	r2, r8
   19380:	mov	r3, r9
   19384:	eor	r4, r4, r6
   19388:	eor	r5, r5, r7
   1938c:	mov	r8, r4
   19390:	mov	r9, r5
   19394:	ldrd	r4, [sp, #64]	; 0x40
   19398:	lsl	lr, r3, #1
   1939c:	orr	lr, lr, r2, lsr #31
   193a0:	eor	r4, r4, r0
   193a4:	eor	r5, r5, r1
   193a8:	mov	r7, r5
   193ac:	mov	r6, r4
   193b0:	ldrd	r4, [sp, #136]	; 0x88
   193b4:	lsl	r0, r7, #1
   193b8:	lsl	r2, r2, #1
   193bc:	eor	r5, r5, fp
   193c0:	eor	r4, r4, sl
   193c4:	orr	fp, r0, r6, lsr #31
   193c8:	lsl	r1, r5, #1
   193cc:	str	fp, [sp, #68]	; 0x44
   193d0:	orr	r3, r2, r3, lsr #31
   193d4:	orr	fp, r1, r4, lsr #31
   193d8:	str	fp, [sp, #124]	; 0x7c
   193dc:	str	r3, [sp, #56]	; 0x38
   193e0:	ldrd	sl, [sp, #184]	; 0xb8
   193e4:	ldrd	r2, [sp]
   193e8:	ldrd	r0, [sp, #8]
   193ec:	lsl	ip, r9, #1
   193f0:	adds	r2, r2, sl
   193f4:	adc	r3, r3, fp
   193f8:	ldrd	sl, [sp, #176]	; 0xb0
   193fc:	strd	r2, [sp]
   19400:	ldrd	r2, [sp, #168]	; 0xa8
   19404:	adds	r0, r0, sl
   19408:	adc	r1, r1, fp
   1940c:	ldrd	sl, [sp, #72]	; 0x48
   19410:	str	lr, [sp, #60]	; 0x3c
   19414:	orr	lr, ip, r8, lsr #31
   19418:	adds	sl, sl, r2
   1941c:	str	lr, [sp, #44]	; 0x2c
   19420:	lsl	lr, r8, #1
   19424:	adc	fp, fp, r3
   19428:	lsl	r6, r6, #1
   1942c:	orr	r3, lr, r9, lsr #31
   19430:	str	r3, [sp, #40]	; 0x28
   19434:	orr	r3, r6, r7, lsr #31
   19438:	str	r3, [sp, #64]	; 0x40
   1943c:	ldrd	r6, [sp, #32]
   19440:	ldrd	r2, [sp, #152]	; 0x98
   19444:	ldrd	r8, [sp, #56]	; 0x38
   19448:	lsl	ip, r4, #1
   1944c:	adds	r6, r6, r2
   19450:	adc	r7, r7, r3
   19454:	adds	r8, r8, r0
   19458:	orr	r3, ip, r5, lsr #31
   1945c:	adc	r9, r9, r1
   19460:	str	r3, [sp, #120]	; 0x78
   19464:	ldrd	r0, [sp]
   19468:	ldrd	r2, [sp, #64]	; 0x40
   1946c:	ldrd	r4, [sp, #120]	; 0x78
   19470:	adds	r0, r0, r2
   19474:	adc	r1, r1, r3
   19478:	mov	r2, r0
   1947c:	mov	r3, r1
   19480:	ldrd	r0, [sp, #40]	; 0x28
   19484:	adds	r0, r0, r6
   19488:	adc	r1, r1, r7
   1948c:	adds	r4, r4, sl
   19490:	adc	r5, r5, fp
   19494:	strd	r4, [sp, #72]	; 0x48
   19498:	ldrd	r6, [sp, #88]	; 0x58
   1949c:	ldrd	sl, [sp, #48]	; 0x30
   194a0:	strd	r0, [sp, #152]	; 0x98
   194a4:	eor	r6, r6, r0
   194a8:	eor	r7, r7, r1
   194ac:	ldrd	r0, [sp, #72]	; 0x48
   194b0:	strd	r6, [sp, #168]	; 0xa8
   194b4:	ldrd	r6, [sp, #96]	; 0x60
   194b8:	ldrd	r4, [sp, #24]
   194bc:	eor	r0, r0, sl
   194c0:	eor	r6, r6, r8
   194c4:	eor	r7, r7, r9
   194c8:	str	r7, [sp]
   194cc:	str	r6, [sp, #4]
   194d0:	eor	r1, r1, fp
   194d4:	ldrd	r6, [sp, #128]	; 0x80
   194d8:	ldrd	sl, [sp]
   194dc:	eor	r4, r4, r2
   194e0:	eor	r5, r5, r3
   194e4:	adds	r6, r6, sl
   194e8:	str	r5, [sp, #24]
   194ec:	str	r4, [sp, #28]
   194f0:	adc	r7, r7, fp
   194f4:	ldrd	r4, [sp, #136]	; 0x88
   194f8:	ldrd	sl, [sp, #24]
   194fc:	strd	r6, [sp, #88]	; 0x58
   19500:	str	r1, [sp, #48]	; 0x30
   19504:	adds	r4, r4, sl
   19508:	adc	r5, r5, fp
   1950c:	ldrd	sl, [sp, #56]	; 0x38
   19510:	strd	r4, [sp, #96]	; 0x60
   19514:	str	r0, [sp, #52]	; 0x34
   19518:	eor	sl, sl, r6
   1951c:	eor	fp, fp, r7
   19520:	mov	r6, sl
   19524:	mov	r7, fp
   19528:	ldrd	sl, [sp, #64]	; 0x40
   1952c:	lsr	ip, r6, #24
   19530:	ldrd	r0, [sp, #144]	; 0x90
   19534:	eor	sl, sl, r4
   19538:	eor	fp, fp, r5
   1953c:	mov	r5, fp
   19540:	mov	fp, r7
   19544:	orr	r7, ip, r7, lsl #8
   19548:	mov	r4, sl
   1954c:	lsr	lr, sl, #24
   19550:	str	r7, [sp, #8]
   19554:	mov	sl, r6
   19558:	ldrd	r6, [sp, #80]	; 0x50
   1955c:	lsr	ip, fp, #24
   19560:	strd	sl, [sp, #64]	; 0x40
   19564:	adds	r6, r6, r8
   19568:	adc	r7, r7, r9
   1956c:	ldrd	r8, [sp, #48]	; 0x30
   19570:	ldrd	sl, [sp, #120]	; 0x78
   19574:	orr	lr, lr, r5, lsl #8
   19578:	adds	r0, r0, r8
   1957c:	adc	r1, r1, r9
   19580:	ldrd	r8, [sp, #104]	; 0x68
   19584:	eor	sl, sl, r0
   19588:	eor	fp, fp, r1
   1958c:	adds	r8, r8, r2
   19590:	adc	r9, r9, r3
   19594:	str	lr, [sp, #32]
   19598:	lsr	lr, r5, #24
   1959c:	lsr	r5, sl, #24
   195a0:	strd	r6, [sp, #128]	; 0x80
   195a4:	orr	r7, r5, fp, lsl #8
   195a8:	strd	r0, [sp, #80]	; 0x50
   195ac:	str	r7, [sp, #56]	; 0x38
   195b0:	strd	r8, [sp, #120]	; 0x78
   195b4:	ldrd	r8, [sp, #16]
   195b8:	ldrd	r2, [sp, #152]	; 0x98
   195bc:	ldrd	r6, [sp, #40]	; 0x28
   195c0:	mov	r0, sl
   195c4:	adds	r8, r8, r2
   195c8:	adc	r9, r9, r3
   195cc:	ldrd	r2, [sp, #168]	; 0xa8
   195d0:	strd	r8, [sp, #16]
   195d4:	lsr	r1, fp, #24
   195d8:	mov	r8, r3
   195dc:	mov	r9, r2
   195e0:	ldrd	r2, [sp, #160]	; 0xa0
   195e4:	ldrd	sl, [sp, #72]	; 0x48
   195e8:	orr	lr, lr, r4, lsl #8
   195ec:	adds	r2, r2, r8
   195f0:	adc	r3, r3, r9
   195f4:	eor	r6, r6, r2
   195f8:	eor	r7, r7, r3
   195fc:	lsr	r5, r6, #24
   19600:	strd	r2, [sp, #104]	; 0x68
   19604:	mov	r3, r7
   19608:	orr	r7, r5, r7, lsl #8
   1960c:	mov	r2, r6
   19610:	str	r7, [sp, #40]	; 0x28
   19614:	ldrd	r6, [sp, #112]	; 0x70
   19618:	str	lr, [sp, #36]	; 0x24
   1961c:	orr	lr, r1, r0, lsl #8
   19620:	adds	sl, sl, r6
   19624:	mov	r6, sl
   19628:	ldr	sl, [sp, #64]	; 0x40
   1962c:	adc	fp, fp, r7
   19630:	mov	r7, fp
   19634:	orr	fp, ip, sl, lsl #8
   19638:	str	fp, [sp, #12]
   1963c:	ldrd	r0, [sp, #128]	; 0x80
   19640:	ldrd	sl, [sp, #8]
   19644:	lsr	r3, r3, #24
   19648:	orr	r3, r3, r2, lsl #8
   1964c:	adds	sl, sl, r0
   19650:	adc	fp, fp, r1
   19654:	str	r3, [sp, #44]	; 0x2c
   19658:	ldrd	r0, [sp, #32]
   1965c:	ldrd	r2, [sp, #120]	; 0x78
   19660:	str	lr, [sp, #60]	; 0x3c
   19664:	ldrd	r4, [sp, #16]
   19668:	adds	r0, r0, r2
   1966c:	adc	r1, r1, r3
   19670:	add	r3, sp, #432	; 0x1b0
   19674:	strd	sl, [sp, #64]	; 0x40
   19678:	strd	r0, [r3]
   1967c:	ldrd	r2, [sp, #56]	; 0x38
   19680:	add	r1, sp, #440	; 0x1b8
   19684:	adds	r2, r2, r6
   19688:	adc	r3, r3, r7
   1968c:	ldrd	r6, [sp]
   19690:	strd	r2, [r1]
   19694:	ldrd	r0, [sp, #40]	; 0x28
   19698:	add	r3, sp, #448	; 0x1c0
   1969c:	mov	r2, sl
   196a0:	adds	r4, r4, r0
   196a4:	adc	r5, r5, r1
   196a8:	ldrd	r0, [sp, #24]
   196ac:	strd	r4, [r3]
   196b0:	mov	r3, fp
   196b4:	eor	r3, r3, r7
   196b8:	mov	r7, r3
   196bc:	add	r3, sp, #432	; 0x1b0
   196c0:	eor	r2, r2, r6
   196c4:	ldrd	r4, [r3]
   196c8:	add	r3, sp, #440	; 0x1b8
   196cc:	mov	r6, r2
   196d0:	eor	r4, r4, r0
   196d4:	eor	r5, r5, r1
   196d8:	ldrd	r0, [r3]
   196dc:	ldrd	r2, [sp, #48]	; 0x30
   196e0:	eor	r1, r1, r3
   196e4:	add	r3, sp, #448	; 0x1c0
   196e8:	eor	r0, r0, r2
   196ec:	ldrd	r2, [r3]
   196f0:	lsr	lr, r0, #16
   196f4:	orr	lr, lr, r1, lsl #16
   196f8:	eor	r2, r2, r8
   196fc:	eor	r3, r3, r9
   19700:	lsr	r9, r6, #16
   19704:	lsr	ip, r2, #16
   19708:	orr	r9, r9, r7, lsl #16
   1970c:	str	r9, [sp]
   19710:	lsr	r7, r7, #16
   19714:	str	lr, [sp, #24]
   19718:	orr	lr, ip, r3, lsl #16
   1971c:	lsr	r8, r4, #16
   19720:	str	lr, [sp, #48]	; 0x30
   19724:	orr	lr, r7, r6, lsl #16
   19728:	orr	r9, r8, r5, lsl #16
   1972c:	str	lr, [sp, #4]
   19730:	str	r9, [sp, #16]
   19734:	ldrd	r6, [sp, #88]	; 0x58
   19738:	ldrd	r8, [sp]
   1973c:	lsr	r3, r3, #16
   19740:	orr	r3, r3, r2, lsl #16
   19744:	adds	r6, r6, r8
   19748:	lsr	r5, r5, #16
   1974c:	adc	r7, r7, r9
   19750:	orr	lr, r5, r4, lsl #16
   19754:	str	r3, [sp, #52]	; 0x34
   19758:	add	r3, sp, #504	; 0x1f8
   1975c:	str	lr, [sp, #20]
   19760:	strd	r6, [r3]
   19764:	ldrd	r4, [sp, #96]	; 0x60
   19768:	ldrd	r6, [sp, #16]
   1976c:	lsr	r1, r1, #16
   19770:	orr	lr, r1, r0, lsl #16
   19774:	adds	r4, r4, r6
   19778:	adc	r5, r5, r7
   1977c:	add	r3, sp, #512	; 0x200
   19780:	str	lr, [sp, #28]
   19784:	strd	r4, [r3]
   19788:	ldrd	r0, [sp, #80]	; 0x50
   1978c:	ldrd	r4, [sp, #24]
   19790:	ldrd	r2, [sp, #104]	; 0x68
   19794:	add	ip, sp, #496	; 0x1f0
   19798:	adds	r0, r0, r4
   1979c:	adc	r1, r1, r5
   197a0:	ldrd	r4, [sp, #48]	; 0x30
   197a4:	ldrd	r6, [sp, #8]
   197a8:	adds	r2, r2, r4
   197ac:	adc	r3, r3, r5
   197b0:	strd	r2, [ip]
   197b4:	add	r3, sp, #504	; 0x1f8
   197b8:	ldrd	r8, [r3]
   197bc:	add	r3, sp, #512	; 0x200
   197c0:	eor	r8, r8, r6
   197c4:	eor	r9, r9, r7
   197c8:	ldrd	r6, [r3]
   197cc:	ldrd	r2, [sp, #56]	; 0x38
   197d0:	mov	r4, r8
   197d4:	mov	r5, r9
   197d8:	ldrd	r8, [sp, #32]
   197dc:	strd	r0, [sp, #56]	; 0x38
   197e0:	eor	r0, r0, r2
   197e4:	eor	r1, r1, r3
   197e8:	eor	r6, r6, r8
   197ec:	eor	r7, r7, r9
   197f0:	mov	fp, r1
   197f4:	ldrd	r8, [ip]
   197f8:	mov	sl, r0
   197fc:	ldrd	r0, [sp, #40]	; 0x28
   19800:	strd	sl, [sp, #32]
   19804:	lsl	lr, fp, #1
   19808:	eor	r8, r8, r0
   1980c:	eor	r9, r9, r1
   19810:	mov	sl, lr
   19814:	strd	r8, [sp, #8]
   19818:	ldr	r1, [sp, #8]
   1981c:	ldr	lr, [sp, #32]
   19820:	lsl	r0, r5, #1
   19824:	lsl	r3, r4, #1
   19828:	lsl	ip, r1, #1
   1982c:	orr	r4, r0, r4, lsr #31
   19830:	ldrd	r0, [sp, #32]
   19834:	lsl	lr, lr, #1
   19838:	mov	fp, lr
   1983c:	lsl	r9, r7, #1
   19840:	lsl	r8, r6, #1
   19844:	ldr	lr, [sp, #12]
   19848:	orr	r5, r3, r5, lsr #31
   1984c:	orr	r9, r9, r6, lsr #31
   19850:	ldrd	r2, [sp, #8]
   19854:	orr	r6, fp, r1, lsr #31
   19858:	orr	r8, r8, r7, lsr #31
   1985c:	orr	r7, sl, r0, lsr #31
   19860:	ldrd	sl, [sp, #64]	; 0x40
   19864:	lsl	lr, lr, #1
   19868:	orr	ip, ip, r3, lsr #31
   1986c:	orr	lr, lr, r2, lsr #31
   19870:	mov	r3, fp
   19874:	mov	r2, sl
   19878:	add	r1, sp, #424	; 0x1a8
   1987c:	str	r5, [sp, #464]	; 0x1d0
   19880:	strd	r2, [r1]
   19884:	ldrd	r2, [sp]
   19888:	add	r1, sp, #544	; 0x220
   1988c:	str	r4, [sp, #468]	; 0x1d4
   19890:	strd	r2, [r1]
   19894:	ldrd	r2, [sp, #16]
   19898:	add	r1, sp, #520	; 0x208
   1989c:	ldrd	r4, [sp, #24]
   198a0:	strd	r2, [r1]
   198a4:	ldrd	r0, [sp, #56]	; 0x38
   198a8:	add	r3, sp, #488	; 0x1e8
   198ac:	str	ip, [sp, #456]	; 0x1c8
   198b0:	strd	r0, [r3]
   198b4:	add	r3, sp, #528	; 0x210
   198b8:	str	r9, [sp, #476]	; 0x1dc
   198bc:	strd	r4, [r3]
   198c0:	ldrd	r4, [sp, #48]	; 0x30
   198c4:	add	r3, sp, #536	; 0x218
   198c8:	str	r8, [sp, #472]	; 0x1d8
   198cc:	strd	r4, [r3]
   198d0:	str	r7, [sp, #484]	; 0x1e4
   198d4:	str	r6, [sp, #480]	; 0x1e0
   198d8:	str	lr, [sp, #460]	; 0x1cc
   198dc:	ldr	r3, [sp, #236]	; 0xec
   198e0:	ldr	r2, [sp, #280]	; 0x118
   198e4:	ldr	ip, [sp, #284]	; 0x11c
   198e8:	b	198f4 <__assert_fail@plt+0x8608>
   198ec:	ldrd	sl, [r2, #8]!
   198f0:	ldrd	r0, [r2, #64]	; 0x40
   198f4:	ldrd	r4, [r3, #8]
   198f8:	eor	r0, r0, sl
   198fc:	eor	r1, r1, fp
   19900:	eor	r0, r0, r4
   19904:	eor	r1, r1, r5
   19908:	strd	r0, [r3, #8]!
   1990c:	cmp	r3, ip
   19910:	bne	198ec <__assert_fail@plt+0x8600>
   19914:	add	sp, sp, #556	; 0x22c
   19918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1991c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19920:	mov	r4, r0
   19924:	ldr	r0, [r0, #224]	; 0xe0
   19928:	mov	r5, r2
   1992c:	rsb	r8, r0, #128	; 0x80
   19930:	cmp	r8, r2
   19934:	mov	r6, r1
   19938:	addcs	r7, r4, #96	; 0x60
   1993c:	bcc	19960 <__assert_fail@plt+0x8674>
   19940:	mov	r2, r5
   19944:	mov	r1, r6
   19948:	add	r0, r7, r0
   1994c:	bl	11058 <memcpy@plt>
   19950:	ldr	r3, [r4, #224]	; 0xe0
   19954:	add	r5, r3, r5
   19958:	str	r5, [r4, #224]	; 0xe0
   1995c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19960:	mov	r3, #0
   19964:	add	r7, r4, #96	; 0x60
   19968:	str	r3, [r4, #224]	; 0xe0
   1996c:	mov	r2, r8
   19970:	add	r0, r7, r0
   19974:	bl	11058 <memcpy@plt>
   19978:	ldrd	r2, [r4, #64]	; 0x40
   1997c:	ldrd	r0, [r4, #72]	; 0x48
   19980:	sub	r5, r5, r8
   19984:	adds	r2, r2, #128	; 0x80
   19988:	adc	r3, r3, #0
   1998c:	cmp	r3, #0
   19990:	cmpeq	r2, #127	; 0x7f
   19994:	movls	ip, #1
   19998:	movhi	ip, #0
   1999c:	strd	r2, [r4, #64]	; 0x40
   199a0:	add	r6, r6, r8
   199a4:	adds	r2, r0, ip
   199a8:	adc	r3, r1, #0
   199ac:	mov	r0, r4
   199b0:	mov	r1, r7
   199b4:	strd	r2, [r4, #72]	; 0x48
   199b8:	bl	13168 <__assert_fail@plt+0x1e7c>
   199bc:	cmp	r5, #128	; 0x80
   199c0:	ldrls	r0, [r4, #224]	; 0xe0
   199c4:	bls	19940 <__assert_fail@plt+0x8654>
   199c8:	mov	r9, r5
   199cc:	mov	r8, r6
   199d0:	ldrd	r2, [r4, #64]	; 0x40
   199d4:	ldrd	r0, [r4, #72]	; 0x48
   199d8:	sub	r9, r9, #128	; 0x80
   199dc:	adds	r2, r2, #128	; 0x80
   199e0:	adc	r3, r3, #0
   199e4:	cmp	r3, #0
   199e8:	cmpeq	r2, #127	; 0x7f
   199ec:	movls	ip, #1
   199f0:	movhi	ip, #0
   199f4:	adds	r0, r0, ip
   199f8:	adc	r1, r1, #0
   199fc:	strd	r2, [r4, #64]	; 0x40
   19a00:	strd	r0, [r4, #72]	; 0x48
   19a04:	mov	r1, r8
   19a08:	mov	r0, r4
   19a0c:	bl	13168 <__assert_fail@plt+0x1e7c>
   19a10:	cmp	r9, #128	; 0x80
   19a14:	add	r8, r8, #128	; 0x80
   19a18:	bhi	199d0 <__assert_fail@plt+0x86e4>
   19a1c:	sub	r3, r5, #129	; 0x81
   19a20:	bic	r2, r3, #127	; 0x7f
   19a24:	mov	r3, r2
   19a28:	sub	r5, r5, #128	; 0x80
   19a2c:	add	r2, r2, #128	; 0x80
   19a30:	ldr	r0, [r4, #224]	; 0xe0
   19a34:	sub	r5, r5, r3
   19a38:	add	r6, r6, r2
   19a3c:	b	19940 <__assert_fail@plt+0x8654>
   19a40:	push	{r4, r5, r6, r7, lr}
   19a44:	mov	r2, #240	; 0xf0
   19a48:	mov	r6, r0
   19a4c:	sub	sp, sp, #12
   19a50:	mov	r7, r1
   19a54:	mov	r1, #0
   19a58:	bl	111f0 <memset@plt>
   19a5c:	sub	r2, r6, #8
   19a60:	ldr	r3, [pc, #112]	; 19ad8 <__assert_fail@plt+0x87ec>
   19a64:	add	r1, pc, #100	; 0x64
   19a68:	ldrd	r0, [r1]
   19a6c:	mov	lr, r2
   19a70:	add	ip, r6, #56	; 0x38
   19a74:	b	19a7c <__assert_fail@plt+0x8790>
   19a78:	ldrd	r0, [r3, #8]!
   19a7c:	strd	r0, [lr, #8]!
   19a80:	cmp	lr, ip
   19a84:	bne	19a78 <__assert_fail@plt+0x878c>
   19a88:	mov	ip, r7
   19a8c:	ldr	r0, [ip]
   19a90:	ldr	r1, [ip, #4]
   19a94:	mov	r3, sp
   19a98:	ldrd	r4, [r2, #8]
   19a9c:	stmia	r3!, {r0, r1}
   19aa0:	ldrd	r0, [sp]
   19aa4:	add	ip, ip, #8
   19aa8:	eor	r4, r4, r0
   19aac:	eor	r5, r5, r1
   19ab0:	strd	r4, [r2, #8]!
   19ab4:	cmp	r2, lr
   19ab8:	bne	19a8c <__assert_fail@plt+0x87a0>
   19abc:	ldrb	r3, [r7]
   19ac0:	mov	r0, #0
   19ac4:	str	r3, [r6, #228]	; 0xe4
   19ac8:	add	sp, sp, #12
   19acc:	pop	{r4, r5, r6, r7, pc}
   19ad0:	vtbl.8	d12, {d12-d13}, d8
   19ad4:	bvs	293478 <optarg@@GLIBC_2.4+0x2452d0>
   19ad8:	andeq	fp, r3, r8, lsl #13
   19adc:	sub	r3, r1, #1
   19ae0:	cmp	r3, #63	; 0x3f
   19ae4:	bhi	19b60 <__assert_fail@plt+0x8874>
   19ae8:	push	{lr}		; (str lr, [sp, #-4]!)
   19aec:	sub	sp, sp, #68	; 0x44
   19af0:	mov	r3, #0
   19af4:	mov	r2, r1
   19af8:	mov	ip, #1
   19afc:	mov	r1, sp
   19b00:	strb	r2, [sp]
   19b04:	str	r3, [sp, #22]
   19b08:	strb	r3, [sp, #1]
   19b0c:	str	r3, [sp, #4]
   19b10:	str	r3, [sp, #8]
   19b14:	str	r3, [sp, #12]
   19b18:	strb	r3, [sp, #16]
   19b1c:	strb	r3, [sp, #17]
   19b20:	str	r3, [sp, #18]
   19b24:	str	r3, [sp, #26]
   19b28:	strh	r3, [sp, #30]
   19b2c:	str	r3, [sp, #32]
   19b30:	str	r3, [sp, #48]	; 0x30
   19b34:	str	r3, [sp, #36]	; 0x24
   19b38:	str	r3, [sp, #40]	; 0x28
   19b3c:	str	r3, [sp, #44]	; 0x2c
   19b40:	str	r3, [sp, #52]	; 0x34
   19b44:	str	r3, [sp, #56]	; 0x38
   19b48:	str	r3, [sp, #60]	; 0x3c
   19b4c:	strb	ip, [sp, #2]
   19b50:	strb	ip, [sp, #3]
   19b54:	bl	19a40 <__assert_fail@plt+0x8754>
   19b58:	add	sp, sp, #68	; 0x44
   19b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   19b60:	mvn	r0, #0
   19b64:	bx	lr
   19b68:	sub	ip, r1, #1
   19b6c:	cmp	ip, #63	; 0x3f
   19b70:	bhi	19c74 <__assert_fail@plt+0x8988>
   19b74:	push	{r4, r5, r6, r7, lr}
   19b78:	clz	ip, r2
   19b7c:	sub	r4, r3, #1
   19b80:	lsr	ip, ip, #5
   19b84:	cmp	r4, #63	; 0x3f
   19b88:	movls	r4, ip
   19b8c:	orrhi	r4, ip, #1
   19b90:	cmp	r4, #0
   19b94:	sub	sp, sp, #196	; 0xc4
   19b98:	bne	19c68 <__assert_fail@plt+0x897c>
   19b9c:	strb	r1, [sp]
   19ba0:	strb	r3, [sp, #1]
   19ba4:	mov	r5, r3
   19ba8:	mov	r1, sp
   19bac:	mov	r3, #1
   19bb0:	mov	r7, r0
   19bb4:	mov	r6, r2
   19bb8:	str	r4, [sp, #4]
   19bbc:	str	r4, [sp, #8]
   19bc0:	str	r4, [sp, #12]
   19bc4:	strb	r4, [sp, #16]
   19bc8:	strb	r4, [sp, #17]
   19bcc:	str	r4, [sp, #18]
   19bd0:	str	r4, [sp, #32]
   19bd4:	str	r4, [sp, #48]	; 0x30
   19bd8:	str	r4, [sp, #22]
   19bdc:	str	r4, [sp, #26]
   19be0:	strh	r4, [sp, #30]
   19be4:	str	r4, [sp, #36]	; 0x24
   19be8:	str	r4, [sp, #40]	; 0x28
   19bec:	str	r4, [sp, #44]	; 0x2c
   19bf0:	str	r4, [sp, #52]	; 0x34
   19bf4:	str	r4, [sp, #56]	; 0x38
   19bf8:	str	r4, [sp, #60]	; 0x3c
   19bfc:	strb	r3, [sp, #2]
   19c00:	strb	r3, [sp, #3]
   19c04:	bl	19a40 <__assert_fail@plt+0x8754>
   19c08:	cmp	r0, #0
   19c0c:	blt	19c68 <__assert_fail@plt+0x897c>
   19c10:	mov	r1, r4
   19c14:	add	r0, sp, #64	; 0x40
   19c18:	mov	r2, #128	; 0x80
   19c1c:	bl	111f0 <memset@plt>
   19c20:	mov	r2, r5
   19c24:	mov	r1, r6
   19c28:	mov	r3, #128	; 0x80
   19c2c:	add	r0, sp, #64	; 0x40
   19c30:	bl	110d0 <__memcpy_chk@plt>
   19c34:	mov	r0, r7
   19c38:	add	r1, sp, #64	; 0x40
   19c3c:	mov	r2, #128	; 0x80
   19c40:	bl	1991c <__assert_fail@plt+0x8630>
   19c44:	ldr	r3, [pc, #48]	; 19c7c <__assert_fail@plt+0x8990>
   19c48:	add	r0, sp, #64	; 0x40
   19c4c:	mov	r2, #128	; 0x80
   19c50:	ldr	r3, [r3]
   19c54:	mov	r1, r4
   19c58:	blx	r3
   19c5c:	mov	r0, r4
   19c60:	add	sp, sp, #196	; 0xc4
   19c64:	pop	{r4, r5, r6, r7, pc}
   19c68:	mvn	r0, #0
   19c6c:	add	sp, sp, #196	; 0xc4
   19c70:	pop	{r4, r5, r6, r7, pc}
   19c74:	mvn	r0, #0
   19c78:	bx	lr
   19c7c:	andeq	lr, r4, r4, lsr r1
   19c80:	cmp	r2, #0
   19c84:	beq	19c98 <__assert_fail@plt+0x89ac>
   19c88:	push	{r4, lr}
   19c8c:	bl	1991c <__assert_fail@plt+0x8630>
   19c90:	mov	r0, #0
   19c94:	pop	{r4, pc}
   19c98:	mov	r0, #0
   19c9c:	bx	lr
   19ca0:	push	{r4, r5, r6, r7, r8, r9, lr}
   19ca4:	sub	sp, sp, #76	; 0x4c
   19ca8:	mov	r6, r1
   19cac:	mov	r7, r0
   19cb0:	mov	r4, r2
   19cb4:	add	r0, sp, #8
   19cb8:	mov	r2, #64	; 0x40
   19cbc:	mov	r1, #0
   19cc0:	bl	111f0 <memset@plt>
   19cc4:	cmp	r6, #0
   19cc8:	beq	19dc4 <__assert_fail@plt+0x8ad8>
   19ccc:	ldr	r3, [r7, #228]	; 0xe4
   19cd0:	cmp	r3, r4
   19cd4:	bhi	19dc4 <__assert_fail@plt+0x8ad8>
   19cd8:	ldrd	r2, [r7, #80]	; 0x50
   19cdc:	orrs	r3, r2, r3
   19ce0:	bne	19dc4 <__assert_fail@plt+0x8ad8>
   19ce4:	ldrd	r0, [r7, #64]	; 0x40
   19ce8:	ldr	r2, [r7, #224]	; 0xe0
   19cec:	mov	r9, #0
   19cf0:	adds	r0, r0, r2
   19cf4:	adc	r1, r1, r9
   19cf8:	cmp	r9, r1
   19cfc:	ldrd	r4, [r7, #72]	; 0x48
   19d00:	cmpeq	r2, r0
   19d04:	ldrb	r3, [r7, #232]	; 0xe8
   19d08:	movhi	ip, #1
   19d0c:	movls	ip, #0
   19d10:	adds	r4, r4, ip
   19d14:	adc	r5, r5, #0
   19d18:	cmp	r3, #0
   19d1c:	strd	r0, [r7, #64]	; 0x40
   19d20:	strd	r4, [r7, #72]	; 0x48
   19d24:	bne	19db4 <__assert_fail@plt+0x8ac8>
   19d28:	mvn	r0, #0
   19d2c:	mvn	r1, #0
   19d30:	add	r4, r7, #96	; 0x60
   19d34:	strd	r0, [r7, #80]	; 0x50
   19d38:	add	r0, r4, r2
   19d3c:	mov	r1, #0
   19d40:	rsb	r2, r2, #128	; 0x80
   19d44:	bl	111f0 <memset@plt>
   19d48:	mov	r1, r4
   19d4c:	mov	r0, r7
   19d50:	bl	13168 <__assert_fail@plt+0x1e7c>
   19d54:	sub	r2, r7, #8
   19d58:	add	r3, sp, #8
   19d5c:	add	lr, r7, #56	; 0x38
   19d60:	mov	ip, sp
   19d64:	ldrd	r0, [r2, #8]!
   19d68:	strd	r0, [sp]
   19d6c:	ldm	ip, {r0, r1}
   19d70:	cmp	r2, lr
   19d74:	stm	r3, {r0, r1}
   19d78:	add	r3, r3, #8
   19d7c:	bne	19d64 <__assert_fail@plt+0x8a78>
   19d80:	ldr	r2, [r7, #228]	; 0xe4
   19d84:	add	r1, sp, #8
   19d88:	mov	r0, r6
   19d8c:	bl	11058 <memcpy@plt>
   19d90:	ldr	r3, [pc, #52]	; 19dcc <__assert_fail@plt+0x8ae0>
   19d94:	add	r0, sp, #8
   19d98:	mov	r2, #64	; 0x40
   19d9c:	ldr	r3, [r3]
   19da0:	mov	r1, #0
   19da4:	blx	r3
   19da8:	mov	r0, #0
   19dac:	add	sp, sp, #76	; 0x4c
   19db0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19db4:	mvn	r0, #0
   19db8:	mvn	r1, #0
   19dbc:	strd	r0, [r7, #88]	; 0x58
   19dc0:	b	19d28 <__assert_fail@plt+0x8a3c>
   19dc4:	mvn	r0, #0
   19dc8:	b	19dac <__assert_fail@plt+0x8ac0>
   19dcc:	andeq	lr, r4, r4, lsr r1
   19dd0:	cmp	r3, #0
   19dd4:	clz	ip, r2
   19dd8:	lsr	ip, ip, #5
   19ddc:	moveq	ip, #0
   19de0:	cmp	r0, #0
   19de4:	orreq	ip, ip, #1
   19de8:	push	{r4, r5, r6, r7, r8, lr}
   19dec:	sub	sp, sp, #240	; 0xf0
   19df0:	cmp	ip, #0
   19df4:	ldr	ip, [sp, #268]	; 0x10c
   19df8:	bne	19e90 <__assert_fail@plt+0x8ba4>
   19dfc:	cmp	ip, #0
   19e00:	ldr	r4, [sp, #264]	; 0x108
   19e04:	clz	r4, r4
   19e08:	lsr	r4, r4, #5
   19e0c:	moveq	r4, #0
   19e10:	cmp	r4, #0
   19e14:	bne	19e90 <__assert_fail@plt+0x8ba4>
   19e18:	sub	r4, r1, #1
   19e1c:	cmp	ip, #64	; 0x40
   19e20:	cmpls	r4, #63	; 0x3f
   19e24:	mov	r7, r1
   19e28:	bhi	19e90 <__assert_fail@plt+0x8ba4>
   19e2c:	cmp	ip, #0
   19e30:	mov	r5, r0
   19e34:	mov	r4, r3
   19e38:	mov	r6, r2
   19e3c:	mov	r8, sp
   19e40:	bne	19e78 <__assert_fail@plt+0x8b8c>
   19e44:	mov	r0, sp
   19e48:	bl	19adc <__assert_fail@plt+0x87f0>
   19e4c:	cmp	r0, #0
   19e50:	blt	19e90 <__assert_fail@plt+0x8ba4>
   19e54:	cmp	r4, #0
   19e58:	bne	19e98 <__assert_fail@plt+0x8bac>
   19e5c:	mov	r2, r7
   19e60:	mov	r1, r5
   19e64:	mov	r0, r8
   19e68:	bl	19ca0 <__assert_fail@plt+0x89b4>
   19e6c:	mov	r0, #0
   19e70:	add	sp, sp, #240	; 0xf0
   19e74:	pop	{r4, r5, r6, r7, r8, pc}
   19e78:	mov	r3, ip
   19e7c:	mov	r0, sp
   19e80:	ldr	r2, [sp, #264]	; 0x108
   19e84:	bl	19b68 <__assert_fail@plt+0x887c>
   19e88:	cmp	r0, #0
   19e8c:	bge	19e54 <__assert_fail@plt+0x8b68>
   19e90:	mvn	r0, #0
   19e94:	b	19e70 <__assert_fail@plt+0x8b84>
   19e98:	mov	r2, r4
   19e9c:	mov	r1, r6
   19ea0:	mov	r0, r8
   19ea4:	bl	1991c <__assert_fail@plt+0x8630>
   19ea8:	b	19e5c <__assert_fail@plt+0x8b70>
   19eac:	b	19dd0 <__assert_fail@plt+0x8ae4>
   19eb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19eb4:	mov	r5, r0
   19eb8:	sub	sp, sp, #240	; 0xf0
   19ebc:	mov	r0, #32768	; 0x8000
   19ec0:	mov	r9, r1
   19ec4:	mov	r8, r2
   19ec8:	bl	39620 <__assert_fail@plt+0x28334>
   19ecc:	subs	r6, r0, #0
   19ed0:	beq	19f94 <__assert_fail@plt+0x8ca8>
   19ed4:	mov	r0, sp
   19ed8:	mov	r1, r8
   19edc:	bl	19adc <__assert_fail@plt+0x87f0>
   19ee0:	mov	r7, #1
   19ee4:	mov	sl, #32768	; 0x8000
   19ee8:	mov	r4, #0
   19eec:	b	19f04 <__assert_fail@plt+0x8c18>
   19ef0:	cmp	r3, #0
   19ef4:	beq	19f40 <__assert_fail@plt+0x8c54>
   19ef8:	bl	1119c <feof@plt>
   19efc:	cmp	r0, #0
   19f00:	bne	19f50 <__assert_fail@plt+0x8c64>
   19f04:	mov	r3, r5
   19f08:	rsb	r2, r4, #32768	; 0x8000
   19f0c:	add	r0, r6, r4
   19f10:	mov	r1, r7
   19f14:	bl	11100 <fread@plt>
   19f18:	mov	r3, r0
   19f1c:	add	r4, r4, r3
   19f20:	cmp	r4, #32768	; 0x8000
   19f24:	mov	r0, r5
   19f28:	bne	19ef0 <__assert_fail@plt+0x8c04>
   19f2c:	mov	r2, sl
   19f30:	mov	r1, r6
   19f34:	mov	r0, sp
   19f38:	bl	19c80 <__assert_fail@plt+0x8994>
   19f3c:	b	19ee8 <__assert_fail@plt+0x8bfc>
   19f40:	bl	11040 <ferror@plt>
   19f44:	cmp	r0, #0
   19f48:	mvnne	r4, #0
   19f4c:	bne	19f6c <__assert_fail@plt+0x8c80>
   19f50:	cmp	r4, #0
   19f54:	bne	19f80 <__assert_fail@plt+0x8c94>
   19f58:	mov	r2, r8
   19f5c:	mov	r1, r9
   19f60:	mov	r0, sp
   19f64:	bl	19ca0 <__assert_fail@plt+0x89b4>
   19f68:	mov	r4, #0
   19f6c:	mov	r0, r6
   19f70:	bl	35760 <__assert_fail@plt+0x24474>
   19f74:	mov	r0, r4
   19f78:	add	sp, sp, #240	; 0xf0
   19f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19f80:	mov	r2, r4
   19f84:	mov	r1, r6
   19f88:	mov	r0, sp
   19f8c:	bl	19c80 <__assert_fail@plt+0x8994>
   19f90:	b	19f58 <__assert_fail@plt+0x8c6c>
   19f94:	mvn	r4, #0
   19f98:	b	19f74 <__assert_fail@plt+0x8c88>
   19f9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19fa0:	sub	sp, sp, #20
   19fa4:	mov	r6, r0
   19fa8:	mov	r0, #32768	; 0x8000
   19fac:	mov	fp, r1
   19fb0:	str	r2, [sp, #12]
   19fb4:	bl	39620 <__assert_fail@plt+0x28334>
   19fb8:	subs	r7, r0, #0
   19fbc:	beq	1a0ec <__assert_fail@plt+0x8e00>
   19fc0:	add	sl, r7, #32512	; 0x7f00
   19fc4:	ldr	r9, [pc, #296]	; 1a0f4 <__assert_fail@plt+0x8e08>
   19fc8:	mov	r2, #0
   19fcc:	mov	r3, #0
   19fd0:	add	sl, sl, #255	; 0xff
   19fd4:	mov	r4, #0
   19fd8:	mov	r8, #1
   19fdc:	strd	r2, [sp]
   19fe0:	mov	r5, #0
   19fe4:	b	19ffc <__assert_fail@plt+0x8d10>
   19fe8:	cmp	r0, #0
   19fec:	ldr	r3, [r6]
   19ff0:	beq	1a05c <__assert_fail@plt+0x8d70>
   19ff4:	tst	r3, #16
   19ff8:	bne	1a068 <__assert_fail@plt+0x8d7c>
   19ffc:	rsb	r2, r5, #32768	; 0x8000
   1a000:	add	r0, r7, r5
   1a004:	mov	r3, r6
   1a008:	mov	r1, r8
   1a00c:	bl	112b0 <fread_unlocked@plt>
   1a010:	add	r5, r5, r0
   1a014:	cmp	r5, #32768	; 0x8000
   1a018:	bne	19fe8 <__assert_fail@plt+0x8cfc>
   1a01c:	sub	r1, r7, #1
   1a020:	ldrb	r2, [r1, #1]!
   1a024:	and	r3, r9, r4, lsl #15
   1a028:	add	r4, r3, r4, lsr #1
   1a02c:	add	r4, r4, r2
   1a030:	cmp	r1, sl
   1a034:	and	r4, r4, r9
   1a038:	bne	1a020 <__assert_fail@plt+0x8d34>
   1a03c:	ldrd	r0, [sp]
   1a040:	adds	r2, r0, #32768	; 0x8000
   1a044:	adc	r3, r1, #0
   1a048:	cmp	r1, r3
   1a04c:	cmpeq	r0, r2
   1a050:	bhi	1a0b4 <__assert_fail@plt+0x8dc8>
   1a054:	strd	r2, [sp]
   1a058:	b	19fe0 <__assert_fail@plt+0x8cf4>
   1a05c:	tst	r3, #32
   1a060:	mvnne	r4, #0
   1a064:	bne	1a0c4 <__assert_fail@plt+0x8dd8>
   1a068:	cmp	r5, #0
   1a06c:	ldrd	r2, [sp]
   1a070:	beq	1a0d8 <__assert_fail@plt+0x8dec>
   1a074:	ldr	r0, [pc, #120]	; 1a0f4 <__assert_fail@plt+0x8e08>
   1a078:	mov	r1, r7
   1a07c:	add	ip, r7, r5
   1a080:	ldrb	r2, [r1], #1
   1a084:	and	r3, r0, r4, lsl #15
   1a088:	add	r4, r3, r4, lsr #1
   1a08c:	add	r4, r4, r2
   1a090:	cmp	ip, r1
   1a094:	and	r4, r4, r0
   1a098:	bne	1a080 <__assert_fail@plt+0x8d94>
   1a09c:	ldrd	r0, [sp]
   1a0a0:	adds	r2, r0, r5
   1a0a4:	adc	r3, r1, #0
   1a0a8:	cmp	r1, r3
   1a0ac:	cmpeq	r0, r2
   1a0b0:	bls	1a0d8 <__assert_fail@plt+0x8dec>
   1a0b4:	bl	111c0 <__errno_location@plt>
   1a0b8:	mvn	r4, #0
   1a0bc:	mov	r3, #75	; 0x4b
   1a0c0:	str	r3, [r0]
   1a0c4:	mov	r0, r7
   1a0c8:	bl	35760 <__assert_fail@plt+0x24474>
   1a0cc:	mov	r0, r4
   1a0d0:	add	sp, sp, #20
   1a0d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0d8:	ldr	r1, [sp, #12]
   1a0dc:	str	r4, [fp]
   1a0e0:	mov	r4, #0
   1a0e4:	strd	r2, [r1]
   1a0e8:	b	1a0c4 <__assert_fail@plt+0x8dd8>
   1a0ec:	mvn	r4, #0
   1a0f0:	b	1a0cc <__assert_fail@plt+0x8de0>
   1a0f4:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1a0f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0fc:	sub	sp, sp, #12
   1a100:	mov	r5, r0
   1a104:	mov	r0, #32768	; 0x8000
   1a108:	stm	sp, {r1, r2}
   1a10c:	bl	39620 <__assert_fail@plt+0x28334>
   1a110:	subs	r9, r0, #0
   1a114:	beq	1a238 <__assert_fail@plt+0x8f4c>
   1a118:	add	fp, r9, #32512	; 0x7f00
   1a11c:	add	fp, fp, #255	; 0xff
   1a120:	mov	r8, #0
   1a124:	mov	r6, #0
   1a128:	mov	r7, #0
   1a12c:	mov	sl, #1
   1a130:	mov	r4, #0
   1a134:	b	1a14c <__assert_fail@plt+0x8e60>
   1a138:	cmp	r0, #0
   1a13c:	ldr	r3, [r5]
   1a140:	beq	1a1a0 <__assert_fail@plt+0x8eb4>
   1a144:	tst	r3, #16
   1a148:	bne	1a1ac <__assert_fail@plt+0x8ec0>
   1a14c:	rsb	r2, r4, #32768	; 0x8000
   1a150:	add	r0, r9, r4
   1a154:	mov	r3, r5
   1a158:	mov	r1, sl
   1a15c:	bl	112b0 <fread_unlocked@plt>
   1a160:	add	r4, r4, r0
   1a164:	cmp	r4, #32768	; 0x8000
   1a168:	bne	1a138 <__assert_fail@plt+0x8e4c>
   1a16c:	sub	r3, r9, #1
   1a170:	ldrb	r2, [r3, #1]!
   1a174:	cmp	r3, fp
   1a178:	add	r8, r8, r2
   1a17c:	bne	1a170 <__assert_fail@plt+0x8e84>
   1a180:	adds	r2, r6, #32768	; 0x8000
   1a184:	adc	r3, r7, #0
   1a188:	cmp	r7, r3
   1a18c:	cmpeq	r6, r2
   1a190:	bhi	1a1e8 <__assert_fail@plt+0x8efc>
   1a194:	mov	r6, r2
   1a198:	mov	r7, r3
   1a19c:	b	1a130 <__assert_fail@plt+0x8e44>
   1a1a0:	tst	r3, #32
   1a1a4:	mvnne	r4, #0
   1a1a8:	bne	1a1f8 <__assert_fail@plt+0x8f0c>
   1a1ac:	cmp	r4, #0
   1a1b0:	moveq	r2, r6
   1a1b4:	moveq	r3, r7
   1a1b8:	beq	1a20c <__assert_fail@plt+0x8f20>
   1a1bc:	mov	r3, r9
   1a1c0:	add	r1, r9, r4
   1a1c4:	ldrb	r2, [r3], #1
   1a1c8:	cmp	r1, r3
   1a1cc:	add	r8, r8, r2
   1a1d0:	bne	1a1c4 <__assert_fail@plt+0x8ed8>
   1a1d4:	adds	r2, r6, r4
   1a1d8:	adc	r3, r7, #0
   1a1dc:	cmp	r7, r3
   1a1e0:	cmpeq	r6, r2
   1a1e4:	bls	1a20c <__assert_fail@plt+0x8f20>
   1a1e8:	bl	111c0 <__errno_location@plt>
   1a1ec:	mvn	r4, #0
   1a1f0:	mov	r3, #75	; 0x4b
   1a1f4:	str	r3, [r0]
   1a1f8:	mov	r0, r9
   1a1fc:	bl	35760 <__assert_fail@plt+0x24474>
   1a200:	mov	r0, r4
   1a204:	add	sp, sp, #12
   1a208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a20c:	ldr	r1, [pc, #44]	; 1a240 <__assert_fail@plt+0x8f54>
   1a210:	mov	r4, #0
   1a214:	and	r0, r8, r1
   1a218:	add	r8, r0, r8, lsr #16
   1a21c:	ldr	r0, [sp]
   1a220:	and	r1, r1, r8
   1a224:	add	r1, r1, r8, asr #16
   1a228:	str	r1, [r0]
   1a22c:	ldr	r1, [sp, #4]
   1a230:	strd	r2, [r1]
   1a234:	b	1a1f8 <__assert_fail@plt+0x8f0c>
   1a238:	mvn	r4, #0
   1a23c:	b	1a200 <__assert_fail@plt+0x8f14>
   1a240:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1a244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a248:	sub	sp, sp, #676	; 0x2a4
   1a24c:	mov	sl, #1024	; 0x400
   1a250:	mov	fp, #0
   1a254:	mov	r8, #1
   1a258:	mov	r9, #0
   1a25c:	add	r1, sp, #720	; 0x2d0
   1a260:	ldr	r6, [r2]
   1a264:	mov	r3, #0
   1a268:	strd	sl, [sp, #8]
   1a26c:	strd	r8, [sp]
   1a270:	add	r2, sp, #20
   1a274:	mov	r7, r0
   1a278:	ldrd	r0, [r1]
   1a27c:	ldrb	r5, [sp, #716]	; 0x2cc
   1a280:	ldrb	r4, [sp, #712]	; 0x2c8
   1a284:	bl	35858 <__assert_fail@plt+0x2456c>
   1a288:	mov	r2, r6
   1a28c:	ldr	r1, [pc, #96]	; 1a2f4 <__assert_fail@plt+0x9008>
   1a290:	mov	r3, r0
   1a294:	mov	r0, #1
   1a298:	bl	111fc <__printf_chk@plt>
   1a29c:	cmp	r5, #0
   1a2a0:	bne	1a2d0 <__assert_fail@plt+0x8fe4>
   1a2a4:	ldr	r3, [pc, #76]	; 1a2f8 <__assert_fail@plt+0x900c>
   1a2a8:	ldr	r0, [r3]
   1a2ac:	ldr	r3, [r0, #20]
   1a2b0:	ldr	r2, [r0, #24]
   1a2b4:	cmp	r3, r2
   1a2b8:	addcc	r2, r3, #1
   1a2bc:	strcc	r2, [r0, #20]
   1a2c0:	strbcc	r4, [r3]
   1a2c4:	bcs	1a2e4 <__assert_fail@plt+0x8ff8>
   1a2c8:	add	sp, sp, #676	; 0x2a4
   1a2cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2d0:	mov	r2, r7
   1a2d4:	ldr	r1, [pc, #32]	; 1a2fc <__assert_fail@plt+0x9010>
   1a2d8:	mov	r0, #1
   1a2dc:	bl	111fc <__printf_chk@plt>
   1a2e0:	b	1a2a4 <__assert_fail@plt+0x8fb8>
   1a2e4:	mov	r1, r4
   1a2e8:	bl	11244 <__overflow@plt>
   1a2ec:	add	sp, sp, #676	; 0x2a4
   1a2f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2f4:	andeq	fp, r3, r8, asr #13
   1a2f8:	andeq	lr, r4, r4, lsr #3
   1a2fc:	andeq	sp, r3, ip, ror #14
   1a300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a304:	sub	sp, sp, #676	; 0x2a4
   1a308:	mov	sl, #512	; 0x200
   1a30c:	mov	fp, #0
   1a310:	mov	r8, #1
   1a314:	mov	r9, #0
   1a318:	add	r1, sp, #720	; 0x2d0
   1a31c:	ldr	r6, [r2]
   1a320:	mov	r3, #0
   1a324:	strd	sl, [sp, #8]
   1a328:	strd	r8, [sp]
   1a32c:	add	r2, sp, #20
   1a330:	mov	r7, r0
   1a334:	ldrd	r0, [r1]
   1a338:	ldrb	r5, [sp, #716]	; 0x2cc
   1a33c:	ldrb	r4, [sp, #712]	; 0x2c8
   1a340:	bl	35858 <__assert_fail@plt+0x2456c>
   1a344:	mov	r2, r6
   1a348:	ldr	r1, [pc, #96]	; 1a3b0 <__assert_fail@plt+0x90c4>
   1a34c:	mov	r3, r0
   1a350:	mov	r0, #1
   1a354:	bl	111fc <__printf_chk@plt>
   1a358:	cmp	r5, #0
   1a35c:	bne	1a38c <__assert_fail@plt+0x90a0>
   1a360:	ldr	r3, [pc, #76]	; 1a3b4 <__assert_fail@plt+0x90c8>
   1a364:	ldr	r0, [r3]
   1a368:	ldr	r3, [r0, #20]
   1a36c:	ldr	r2, [r0, #24]
   1a370:	cmp	r3, r2
   1a374:	addcc	r2, r3, #1
   1a378:	strcc	r2, [r0, #20]
   1a37c:	strbcc	r4, [r3]
   1a380:	bcs	1a3a0 <__assert_fail@plt+0x90b4>
   1a384:	add	sp, sp, #676	; 0x2a4
   1a388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a38c:	mov	r2, r7
   1a390:	ldr	r1, [pc, #32]	; 1a3b8 <__assert_fail@plt+0x90cc>
   1a394:	mov	r0, #1
   1a398:	bl	111fc <__printf_chk@plt>
   1a39c:	b	1a360 <__assert_fail@plt+0x9074>
   1a3a0:	mov	r1, r4
   1a3a4:	bl	11244 <__overflow@plt>
   1a3a8:	add	sp, sp, #676	; 0x2a4
   1a3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a3b0:	ldrdeq	fp, [r3], -r4
   1a3b4:	andeq	lr, r4, r4, lsr #3
   1a3b8:	andeq	sp, r3, ip, ror #14
   1a3bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3c0:	sub	sp, sp, #65536	; 0x10000
   1a3c4:	ldr	r5, [pc, #436]	; 1a580 <__assert_fail@plt+0x9294>
   1a3c8:	sub	sp, sp, #20
   1a3cc:	mov	sl, r0
   1a3d0:	mov	r6, #0
   1a3d4:	mov	r7, #0
   1a3d8:	mov	r4, #0
   1a3dc:	str	r1, [sp, #8]
   1a3e0:	str	r2, [sp, #12]
   1a3e4:	mov	r3, #65536	; 0x10000
   1a3e8:	str	sl, [sp]
   1a3ec:	mov	r2, #1
   1a3f0:	mov	r1, r3
   1a3f4:	add	r0, sp, #16
   1a3f8:	bl	11274 <__fread_unlocked_chk@plt>
   1a3fc:	cmp	r0, #0
   1a400:	beq	1a530 <__assert_fail@plt+0x9244>
   1a404:	adds	r8, r6, r0
   1a408:	adc	r9, r7, #0
   1a40c:	cmp	r7, r9
   1a410:	cmpeq	r6, r8
   1a414:	bhi	1a560 <__assert_fail@plt+0x9274>
   1a418:	cmp	r0, #7
   1a41c:	addhi	ip, sp, #24
   1a420:	movhi	lr, r0
   1a424:	bls	1a554 <__assert_fail@plt+0x9268>
   1a428:	ldr	r2, [ip, #-4]
   1a42c:	ldr	r3, [ip, #-8]
   1a430:	rev	r2, r2
   1a434:	rev	r3, r3
   1a438:	eor	r4, r4, r3
   1a43c:	lsr	r3, r2, #24
   1a440:	uxtb	r7, r2
   1a444:	add	r3, r3, #768	; 0x300
   1a448:	lsr	fp, r4, #24
   1a44c:	ldr	r1, [r5, r3, lsl #2]
   1a450:	lsr	r6, r2, #16
   1a454:	ldr	r3, [r5, r7, lsl #2]
   1a458:	add	fp, fp, #1792	; 0x700
   1a45c:	uxtb	r7, r4
   1a460:	lsr	r2, r2, #8
   1a464:	eor	r3, r3, r1
   1a468:	uxtb	r6, r6
   1a46c:	lsr	r1, r4, #16
   1a470:	add	r7, r7, #1024	; 0x400
   1a474:	ldr	fp, [r5, fp, lsl #2]
   1a478:	add	r6, r6, #512	; 0x200
   1a47c:	uxtb	r2, r2
   1a480:	lsr	r4, r4, #8
   1a484:	ldr	r7, [r5, r7, lsl #2]
   1a488:	add	r2, r2, #256	; 0x100
   1a48c:	uxtb	r1, r1
   1a490:	eor	r3, r3, fp
   1a494:	ldr	r6, [r5, r6, lsl #2]
   1a498:	add	r1, r1, #1536	; 0x600
   1a49c:	uxtb	r4, r4
   1a4a0:	eor	r3, r3, r7
   1a4a4:	add	r4, r4, #1280	; 0x500
   1a4a8:	ldr	r7, [r5, r2, lsl #2]
   1a4ac:	eor	r3, r3, r6
   1a4b0:	ldr	r2, [r5, r1, lsl #2]
   1a4b4:	sub	lr, lr, #8
   1a4b8:	eor	r3, r3, r7
   1a4bc:	ldr	r4, [r5, r4, lsl #2]
   1a4c0:	eor	r3, r3, r2
   1a4c4:	cmp	lr, #7
   1a4c8:	add	ip, ip, #8
   1a4cc:	eor	r4, r4, r3
   1a4d0:	bhi	1a428 <__assert_fail@plt+0x913c>
   1a4d4:	sub	r3, r0, #8
   1a4d8:	bic	r2, r3, #7
   1a4dc:	mov	r3, r2
   1a4e0:	tst	r0, #7
   1a4e4:	sub	r0, r0, #9
   1a4e8:	add	r2, r2, #8
   1a4ec:	sub	r0, r0, r3
   1a4f0:	add	r3, sp, #16
   1a4f4:	add	r2, r3, r2
   1a4f8:	beq	1a51c <__assert_fail@plt+0x9230>
   1a4fc:	add	r0, r2, r0
   1a500:	sub	r2, r2, #1
   1a504:	ldrb	r3, [r2, #1]!
   1a508:	eor	r3, r3, r4, lsr #24
   1a50c:	cmp	r0, r2
   1a510:	ldr	r3, [r5, r3, lsl #2]
   1a514:	eor	r4, r3, r4, lsl #8
   1a518:	bne	1a504 <__assert_fail@plt+0x9218>
   1a51c:	ldr	r3, [sl]
   1a520:	mov	r6, r8
   1a524:	tst	r3, #16
   1a528:	mov	r7, r9
   1a52c:	beq	1a3e4 <__assert_fail@plt+0x90f8>
   1a530:	ldr	r3, [sp, #8]
   1a534:	ldr	r2, [sp, #12]
   1a538:	str	r4, [r3]
   1a53c:	mov	r3, #1
   1a540:	mov	r0, r3
   1a544:	strd	r6, [r2]
   1a548:	add	sp, sp, #65536	; 0x10000
   1a54c:	add	sp, sp, #20
   1a550:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a554:	sub	r0, r0, #1
   1a558:	add	r2, sp, #16
   1a55c:	b	1a4fc <__assert_fail@plt+0x9210>
   1a560:	bl	111c0 <__errno_location@plt>
   1a564:	mov	r2, #75	; 0x4b
   1a568:	mov	r3, #0
   1a56c:	str	r2, [r0]
   1a570:	mov	r0, r3
   1a574:	add	sp, sp, #65536	; 0x10000
   1a578:	add	sp, sp, #20
   1a57c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a580:	andeq	fp, r3, r4, lsl #14
   1a584:	cmp	r2, #0
   1a588:	cmpne	r1, #0
   1a58c:	moveq	r3, #1
   1a590:	movne	r3, #0
   1a594:	cmp	r0, #0
   1a598:	orreq	r3, r3, #1
   1a59c:	cmp	r3, #0
   1a5a0:	bne	1a5a8 <__assert_fail@plt+0x92bc>
   1a5a4:	b	1a3bc <__assert_fail@plt+0x90d0>
   1a5a8:	mov	r0, #0
   1a5ac:	bx	lr
   1a5b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a5b4:	mov	r3, #0
   1a5b8:	ldr	r6, [pc, #232]	; 1a6a8 <__assert_fail@plt+0x93bc>
   1a5bc:	sub	sp, sp, #16
   1a5c0:	mov	sl, #0
   1a5c4:	ldr	r5, [r6]
   1a5c8:	mov	fp, #0
   1a5cc:	cmp	r5, r3
   1a5d0:	mov	r7, r0
   1a5d4:	mov	r4, r1
   1a5d8:	mov	r8, r2
   1a5dc:	strd	sl, [sp, #8]
   1a5e0:	str	r3, [sp, #4]
   1a5e4:	beq	1a658 <__assert_fail@plt+0x936c>
   1a5e8:	mov	r0, r7
   1a5ec:	add	r2, sp, #8
   1a5f0:	add	r1, sp, #4
   1a5f4:	blx	r5
   1a5f8:	cmp	r0, #0
   1a5fc:	beq	1a6a0 <__assert_fail@plt+0x93b4>
   1a600:	ldrd	r2, [sp, #8]
   1a604:	ldr	ip, [sp, #4]
   1a608:	orrs	r1, r2, r3
   1a60c:	strd	r2, [r8]
   1a610:	beq	1a644 <__assert_fail@plt+0x9358>
   1a614:	ldr	r5, [pc, #144]	; 1a6ac <__assert_fail@plt+0x93c0>
   1a618:	uxtb	r1, r2
   1a61c:	lsr	r0, r2, #8
   1a620:	eor	r1, r1, ip, lsr #24
   1a624:	orr	r0, r0, r3, lsl #24
   1a628:	lsr	lr, r3, #8
   1a62c:	mov	r2, r0
   1a630:	ldr	r1, [r5, r1, lsl #2]
   1a634:	mov	r3, lr
   1a638:	orrs	r0, r2, r3
   1a63c:	eor	ip, r1, ip, lsl #8
   1a640:	bne	1a618 <__assert_fail@plt+0x932c>
   1a644:	mov	r0, #0
   1a648:	mvn	ip, ip
   1a64c:	str	ip, [r4]
   1a650:	add	sp, sp, #16
   1a654:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a658:	ldr	r3, [pc, #80]	; 1a6b0 <__assert_fail@plt+0x93c4>
   1a65c:	ldrb	r3, [r3]
   1a660:	cmp	r3, #0
   1a664:	bne	1a678 <__assert_fail@plt+0x938c>
   1a668:	ldr	r3, [pc, #68]	; 1a6b4 <__assert_fail@plt+0x93c8>
   1a66c:	mov	r5, r3
   1a670:	str	r3, [r6]
   1a674:	b	1a5e8 <__assert_fail@plt+0x92fc>
   1a678:	mov	r2, #5
   1a67c:	ldr	r1, [pc, #52]	; 1a6b8 <__assert_fail@plt+0x93cc>
   1a680:	mov	r0, r5
   1a684:	bl	110a0 <dcgettext@plt>
   1a688:	ldr	r2, [pc, #44]	; 1a6bc <__assert_fail@plt+0x93d0>
   1a68c:	mov	r1, r5
   1a690:	mov	r3, r0
   1a694:	mov	r0, r5
   1a698:	bl	11124 <error@plt>
   1a69c:	b	1a668 <__assert_fail@plt+0x937c>
   1a6a0:	mvn	r0, #0
   1a6a4:	b	1a650 <__assert_fail@plt+0x9364>
   1a6a8:	andeq	lr, r4, ip, asr #3
   1a6ac:	andeq	fp, r3, r4, lsl #14
   1a6b0:			; <UNDEFINED> instruction: 0x0004e1bf
   1a6b4:	andeq	sl, r1, r4, lsl #11
   1a6b8:	ldrdeq	fp, [r3], -ip
   1a6bc:	strheq	fp, [r3], -ip
   1a6c0:	push	{r4, r5, r6, r7, lr}
   1a6c4:	sub	sp, sp, #28
   1a6c8:	ldr	r6, [r2]
   1a6cc:	mov	r7, r0
   1a6d0:	mov	r2, sp
   1a6d4:	ldrd	r0, [sp, #56]	; 0x38
   1a6d8:	ldrb	r5, [sp, #52]	; 0x34
   1a6dc:	ldrb	r4, [sp, #48]	; 0x30
   1a6e0:	bl	36458 <__assert_fail@plt+0x2516c>
   1a6e4:	mov	r2, r6
   1a6e8:	ldr	r1, [pc, #96]	; 1a750 <__assert_fail@plt+0x9464>
   1a6ec:	mov	r3, r0
   1a6f0:	mov	r0, #1
   1a6f4:	bl	111fc <__printf_chk@plt>
   1a6f8:	cmp	r5, #0
   1a6fc:	bne	1a72c <__assert_fail@plt+0x9440>
   1a700:	ldr	r3, [pc, #76]	; 1a754 <__assert_fail@plt+0x9468>
   1a704:	ldr	r0, [r3]
   1a708:	ldr	r3, [r0, #20]
   1a70c:	ldr	r2, [r0, #24]
   1a710:	cmp	r3, r2
   1a714:	addcc	r2, r3, #1
   1a718:	strcc	r2, [r0, #20]
   1a71c:	strbcc	r4, [r3]
   1a720:	bcs	1a740 <__assert_fail@plt+0x9454>
   1a724:	add	sp, sp, #28
   1a728:	pop	{r4, r5, r6, r7, pc}
   1a72c:	mov	r2, r7
   1a730:	ldr	r1, [pc, #32]	; 1a758 <__assert_fail@plt+0x946c>
   1a734:	mov	r0, #1
   1a738:	bl	111fc <__printf_chk@plt>
   1a73c:	b	1a700 <__assert_fail@plt+0x9414>
   1a740:	mov	r1, r4
   1a744:	bl	11244 <__overflow@plt>
   1a748:	add	sp, sp, #28
   1a74c:	pop	{r4, r5, r6, r7, pc}
   1a750:	strdeq	fp, [r3], -ip
   1a754:	andeq	lr, r4, r4, lsr #3
   1a758:	andeq	sp, r3, ip, ror #14
   1a75c:	mov	r0, #1
   1a760:	b	12d50 <__assert_fail@plt+0x1a64>
   1a764:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a768:	mov	r5, r1
   1a76c:	sub	sp, sp, #12
   1a770:	mov	r4, r2
   1a774:	str	r2, [sp]
   1a778:	mov	r7, r3
   1a77c:	mov	sl, r0
   1a780:	bl	111a8 <strlen@plt>
   1a784:	ldr	fp, [r5]
   1a788:	cmp	fp, #0
   1a78c:	beq	1a854 <__assert_fail@plt+0x9568>
   1a790:	mov	r3, #0
   1a794:	mov	r8, r0
   1a798:	str	r3, [sp, #4]
   1a79c:	mov	r6, r3
   1a7a0:	mvn	r9, #0
   1a7a4:	b	1a7d0 <__assert_fail@plt+0x94e4>
   1a7a8:	bl	11088 <memcmp@plt>
   1a7ac:	ldr	r3, [sp, #4]
   1a7b0:	cmp	r0, #0
   1a7b4:	movne	r3, #1
   1a7b8:	str	r3, [sp, #4]
   1a7bc:	ldr	fp, [r5, #4]!
   1a7c0:	add	r6, r6, #1
   1a7c4:	cmp	fp, #0
   1a7c8:	add	r4, r4, r7
   1a7cc:	beq	1a82c <__assert_fail@plt+0x9540>
   1a7d0:	mov	r2, r8
   1a7d4:	mov	r1, sl
   1a7d8:	mov	r0, fp
   1a7dc:	bl	112bc <strncmp@plt>
   1a7e0:	cmp	r0, #0
   1a7e4:	mov	r0, fp
   1a7e8:	bne	1a7bc <__assert_fail@plt+0x94d0>
   1a7ec:	bl	111a8 <strlen@plt>
   1a7f0:	ldr	r3, [sp]
   1a7f4:	mov	r2, r7
   1a7f8:	mov	r1, r4
   1a7fc:	cmp	r8, r0
   1a800:	mla	r0, r7, r9, r3
   1a804:	beq	1a844 <__assert_fail@plt+0x9558>
   1a808:	cmn	r9, #1
   1a80c:	moveq	r9, r6
   1a810:	beq	1a7bc <__assert_fail@plt+0x94d0>
   1a814:	ldr	r3, [sp]
   1a818:	cmp	r3, #0
   1a81c:	bne	1a7a8 <__assert_fail@plt+0x94bc>
   1a820:	mov	r3, #1
   1a824:	str	r3, [sp, #4]
   1a828:	b	1a7bc <__assert_fail@plt+0x94d0>
   1a82c:	ldr	r3, [sp, #4]
   1a830:	cmp	r3, #0
   1a834:	mvnne	r9, #1
   1a838:	mov	r0, r9
   1a83c:	add	sp, sp, #12
   1a840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a844:	mov	r9, r6
   1a848:	mov	r0, r9
   1a84c:	add	sp, sp, #12
   1a850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a854:	mvn	r9, #0
   1a858:	b	1a838 <__assert_fail@plt+0x954c>
   1a85c:	push	{r4, r5, r6, lr}
   1a860:	mov	r6, r0
   1a864:	ldr	r0, [r1]
   1a868:	cmp	r0, #0
   1a86c:	beq	1a8a4 <__assert_fail@plt+0x95b8>
   1a870:	mov	r4, r1
   1a874:	mov	r5, #0
   1a878:	b	1a88c <__assert_fail@plt+0x95a0>
   1a87c:	ldr	r0, [r4, #4]!
   1a880:	add	r5, r5, #1
   1a884:	cmp	r0, #0
   1a888:	beq	1a8a4 <__assert_fail@plt+0x95b8>
   1a88c:	mov	r1, r6
   1a890:	bl	11004 <strcmp@plt>
   1a894:	cmp	r0, #0
   1a898:	bne	1a87c <__assert_fail@plt+0x9590>
   1a89c:	mov	r0, r5
   1a8a0:	pop	{r4, r5, r6, pc}
   1a8a4:	mvn	r0, #0
   1a8a8:	pop	{r4, r5, r6, pc}
   1a8ac:	cmn	r2, #1
   1a8b0:	push	{r4, r5, r6, lr}
   1a8b4:	mov	r2, #5
   1a8b8:	sub	sp, sp, #8
   1a8bc:	mov	r4, r1
   1a8c0:	mov	r5, r0
   1a8c4:	ldreq	r1, [pc, #76]	; 1a918 <__assert_fail@plt+0x962c>
   1a8c8:	ldrne	r1, [pc, #76]	; 1a91c <__assert_fail@plt+0x9630>
   1a8cc:	mov	r0, #0
   1a8d0:	bl	110a0 <dcgettext@plt>
   1a8d4:	mov	r2, r4
   1a8d8:	mov	r1, #8
   1a8dc:	mov	r6, r0
   1a8e0:	mov	r0, #0
   1a8e4:	bl	380d4 <__assert_fail@plt+0x26de8>
   1a8e8:	mov	r1, r5
   1a8ec:	mov	r4, r0
   1a8f0:	mov	r0, #1
   1a8f4:	bl	38370 <__assert_fail@plt+0x27084>
   1a8f8:	mov	r1, #0
   1a8fc:	mov	r3, r4
   1a900:	mov	r2, r6
   1a904:	str	r0, [sp]
   1a908:	mov	r0, r1
   1a90c:	bl	11124 <error@plt>
   1a910:	add	sp, sp, #8
   1a914:	pop	{r4, r5, r6, pc}
   1a918:	andeq	sp, r3, r4, lsl r7
   1a91c:	andeq	sp, r3, r0, lsr r7
   1a920:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a924:	mov	r6, r0
   1a928:	ldr	r9, [pc, #232]	; 1aa18 <__assert_fail@plt+0x972c>
   1a92c:	mov	r4, r1
   1a930:	mov	r7, r2
   1a934:	ldr	r1, [pc, #224]	; 1aa1c <__assert_fail@plt+0x9730>
   1a938:	mov	r2, #5
   1a93c:	mov	r0, #0
   1a940:	bl	110a0 <dcgettext@plt>
   1a944:	ldr	r1, [r9]
   1a948:	bl	10fe0 <fputs_unlocked@plt>
   1a94c:	ldr	fp, [r6]
   1a950:	cmp	fp, #0
   1a954:	movne	r8, #0
   1a958:	movne	r5, r8
   1a95c:	movne	sl, #1
   1a960:	bne	1a9a0 <__assert_fail@plt+0x96b4>
   1a964:	b	1a9e4 <__assert_fail@plt+0x96f8>
   1a968:	mov	r0, fp
   1a96c:	ldr	r8, [r9]
   1a970:	bl	38380 <__assert_fail@plt+0x27094>
   1a974:	ldr	r2, [pc, #164]	; 1aa20 <__assert_fail@plt+0x9734>
   1a978:	mov	r1, sl
   1a97c:	mov	r3, r0
   1a980:	mov	r0, r8
   1a984:	bl	11214 <__fprintf_chk@plt>
   1a988:	mov	r8, r4
   1a98c:	ldr	fp, [r6, #4]!
   1a990:	add	r5, r5, #1
   1a994:	cmp	fp, #0
   1a998:	add	r4, r4, r7
   1a99c:	beq	1a9e4 <__assert_fail@plt+0x96f8>
   1a9a0:	cmp	r5, #0
   1a9a4:	mov	r1, r4
   1a9a8:	mov	r2, r7
   1a9ac:	mov	r0, r8
   1a9b0:	beq	1a968 <__assert_fail@plt+0x967c>
   1a9b4:	bl	11088 <memcmp@plt>
   1a9b8:	cmp	r0, #0
   1a9bc:	bne	1a968 <__assert_fail@plt+0x967c>
   1a9c0:	mov	r0, fp
   1a9c4:	ldr	fp, [r9]
   1a9c8:	bl	38380 <__assert_fail@plt+0x27094>
   1a9cc:	ldr	r2, [pc, #80]	; 1aa24 <__assert_fail@plt+0x9738>
   1a9d0:	mov	r1, sl
   1a9d4:	mov	r3, r0
   1a9d8:	mov	r0, fp
   1a9dc:	bl	11214 <__fprintf_chk@plt>
   1a9e0:	b	1a98c <__assert_fail@plt+0x96a0>
   1a9e4:	ldr	r0, [r9]
   1a9e8:	ldr	r3, [r0, #20]
   1a9ec:	ldr	r2, [r0, #24]
   1a9f0:	cmp	r3, r2
   1a9f4:	bcs	1aa0c <__assert_fail@plt+0x9720>
   1a9f8:	add	r1, r3, #1
   1a9fc:	mov	r2, #10
   1aa00:	str	r1, [r0, #20]
   1aa04:	strb	r2, [r3]
   1aa08:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa0c:	mov	r1, #10
   1aa10:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa14:	b	11244 <__overflow@plt>
   1aa18:	muleq	r4, r8, r1
   1aa1c:	andeq	sp, r3, r0, asr r7
   1aa20:	andeq	sp, r3, r8, ror #14
   1aa24:	andeq	sp, r3, r0, ror r7
   1aa28:	push	{r4, r5, r6, r7, r8, lr}
   1aa2c:	mov	r7, r0
   1aa30:	ldrb	ip, [sp, #32]
   1aa34:	mov	r5, r1
   1aa38:	mov	r4, r2
   1aa3c:	cmp	ip, #0
   1aa40:	mov	r6, r3
   1aa44:	beq	1aa94 <__assert_fail@plt+0x97a8>
   1aa48:	ldr	r3, [sp, #24]
   1aa4c:	mov	r2, r6
   1aa50:	mov	r1, r4
   1aa54:	mov	r0, r5
   1aa58:	bl	1a764 <__assert_fail@plt+0x9478>
   1aa5c:	cmp	r0, #0
   1aa60:	popge	{r4, r5, r6, r7, r8, pc}
   1aa64:	mov	r2, r0
   1aa68:	mov	r1, r5
   1aa6c:	mov	r0, r7
   1aa70:	bl	1a8ac <__assert_fail@plt+0x95c0>
   1aa74:	mov	r0, r4
   1aa78:	ldr	r2, [sp, #24]
   1aa7c:	mov	r1, r6
   1aa80:	bl	1a920 <__assert_fail@plt+0x9634>
   1aa84:	ldr	r3, [sp, #28]
   1aa88:	blx	r3
   1aa8c:	mvn	r0, #0
   1aa90:	pop	{r4, r5, r6, r7, r8, pc}
   1aa94:	mov	r1, r2
   1aa98:	mov	r0, r5
   1aa9c:	bl	1a85c <__assert_fail@plt+0x9570>
   1aaa0:	cmp	r0, #0
   1aaa4:	popge	{r4, r5, r6, r7, r8, pc}
   1aaa8:	b	1aa64 <__assert_fail@plt+0x9778>
   1aaac:	push	{r4, r5, r6, r7, r8, lr}
   1aab0:	ldr	r7, [r1]
   1aab4:	cmp	r7, #0
   1aab8:	beq	1aaf8 <__assert_fail@plt+0x980c>
   1aabc:	mov	r6, r3
   1aac0:	mov	r8, r0
   1aac4:	mov	r4, r2
   1aac8:	mov	r5, r1
   1aacc:	b	1aadc <__assert_fail@plt+0x97f0>
   1aad0:	ldr	r7, [r5, #4]!
   1aad4:	cmp	r7, #0
   1aad8:	beq	1aaf8 <__assert_fail@plt+0x980c>
   1aadc:	mov	r1, r4
   1aae0:	mov	r2, r6
   1aae4:	mov	r0, r8
   1aae8:	bl	11088 <memcmp@plt>
   1aaec:	add	r4, r4, r6
   1aaf0:	cmp	r0, #0
   1aaf4:	bne	1aad0 <__assert_fail@plt+0x97e4>
   1aaf8:	mov	r0, r7
   1aafc:	pop	{r4, r5, r6, r7, r8, pc}
   1ab00:	ldr	r3, [pc, #4]	; 1ab0c <__assert_fail@plt+0x9820>
   1ab04:	str	r0, [r3]
   1ab08:	bx	lr
   1ab0c:	ldrdeq	lr, [r4], -r0
   1ab10:	ldr	r3, [pc, #4]	; 1ab1c <__assert_fail@plt+0x9830>
   1ab14:	strb	r0, [r3, #4]
   1ab18:	bx	lr
   1ab1c:	ldrdeq	lr, [r4], -r0
   1ab20:	ldr	r3, [pc, #192]	; 1abe8 <__assert_fail@plt+0x98fc>
   1ab24:	push	{r4, r5, r6, lr}
   1ab28:	sub	sp, sp, #8
   1ab2c:	ldr	r0, [r3]
   1ab30:	bl	396a8 <__assert_fail@plt+0x283bc>
   1ab34:	cmp	r0, #0
   1ab38:	beq	1ab5c <__assert_fail@plt+0x9870>
   1ab3c:	ldr	r4, [pc, #168]	; 1abec <__assert_fail@plt+0x9900>
   1ab40:	ldrb	r3, [r4, #4]
   1ab44:	cmp	r3, #0
   1ab48:	beq	1ab78 <__assert_fail@plt+0x988c>
   1ab4c:	bl	111c0 <__errno_location@plt>
   1ab50:	ldr	r3, [r0]
   1ab54:	cmp	r3, #32
   1ab58:	bne	1ab78 <__assert_fail@plt+0x988c>
   1ab5c:	ldr	r3, [pc, #140]	; 1abf0 <__assert_fail@plt+0x9904>
   1ab60:	ldr	r0, [r3]
   1ab64:	bl	396a8 <__assert_fail@plt+0x283bc>
   1ab68:	cmp	r0, #0
   1ab6c:	bne	1abc0 <__assert_fail@plt+0x98d4>
   1ab70:	add	sp, sp, #8
   1ab74:	pop	{r4, r5, r6, pc}
   1ab78:	mov	r2, #5
   1ab7c:	ldr	r1, [pc, #112]	; 1abf4 <__assert_fail@plt+0x9908>
   1ab80:	mov	r0, #0
   1ab84:	bl	110a0 <dcgettext@plt>
   1ab88:	ldr	r4, [r4]
   1ab8c:	cmp	r4, #0
   1ab90:	mov	r5, r0
   1ab94:	beq	1abcc <__assert_fail@plt+0x98e0>
   1ab98:	bl	111c0 <__errno_location@plt>
   1ab9c:	ldr	r6, [r0]
   1aba0:	mov	r0, r4
   1aba4:	bl	381e8 <__assert_fail@plt+0x26efc>
   1aba8:	mov	r1, r6
   1abac:	str	r5, [sp]
   1abb0:	ldr	r2, [pc, #64]	; 1abf8 <__assert_fail@plt+0x990c>
   1abb4:	mov	r3, r0
   1abb8:	mov	r0, #0
   1abbc:	bl	11124 <error@plt>
   1abc0:	ldr	r3, [pc, #52]	; 1abfc <__assert_fail@plt+0x9910>
   1abc4:	ldr	r0, [r3]
   1abc8:	bl	1104c <_exit@plt>
   1abcc:	bl	111c0 <__errno_location@plt>
   1abd0:	mov	r3, r5
   1abd4:	ldr	r2, [pc, #36]	; 1ac00 <__assert_fail@plt+0x9914>
   1abd8:	ldr	r1, [r0]
   1abdc:	mov	r0, r4
   1abe0:	bl	11124 <error@plt>
   1abe4:	b	1abc0 <__assert_fail@plt+0x98d4>
   1abe8:	andeq	lr, r4, r4, lsr #3
   1abec:	ldrdeq	lr, [r4], -r0
   1abf0:	muleq	r4, r8, r1
   1abf4:	andeq	sp, r3, r8, ror r7
   1abf8:	andeq	sp, r3, r4, lsl #15
   1abfc:	andeq	lr, r4, r0, asr #2
   1ac00:	strheq	fp, [r3], -ip
   1ac04:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ac08:	mov	r5, r0
   1ac0c:	sub	sp, sp, #164	; 0xa4
   1ac10:	ldr	r0, [pc, #200]	; 1ace0 <__assert_fail@plt+0x99f4>
   1ac14:	mov	r8, r1
   1ac18:	bl	39620 <__assert_fail@plt+0x28334>
   1ac1c:	subs	r6, r0, #0
   1ac20:	moveq	r0, #1
   1ac24:	beq	1ac94 <__assert_fail@plt+0x99a8>
   1ac28:	add	r0, sp, #4
   1ac2c:	bl	1ace4 <__assert_fail@plt+0x99f8>
   1ac30:	mov	r7, #1
   1ac34:	mov	r9, #32768	; 0x8000
   1ac38:	mov	r4, #0
   1ac3c:	b	1ac58 <__assert_fail@plt+0x996c>
   1ac40:	bl	112b0 <fread_unlocked@plt>
   1ac44:	add	r4, r4, r0
   1ac48:	cmp	r4, #32768	; 0x8000
   1ac4c:	beq	1ac9c <__assert_fail@plt+0x99b0>
   1ac50:	cmp	r0, #0
   1ac54:	beq	1acb0 <__assert_fail@plt+0x99c4>
   1ac58:	ldr	ip, [r5]
   1ac5c:	rsb	r2, r4, #32768	; 0x8000
   1ac60:	tst	ip, #16
   1ac64:	add	r0, r6, r4
   1ac68:	mov	r3, r5
   1ac6c:	mov	r1, r7
   1ac70:	beq	1ac40 <__assert_fail@plt+0x9954>
   1ac74:	cmp	r4, #0
   1ac78:	bne	1accc <__assert_fail@plt+0x99e0>
   1ac7c:	mov	r1, r8
   1ac80:	add	r0, sp, #4
   1ac84:	bl	1b7d0 <__assert_fail@plt+0xa4e4>
   1ac88:	mov	r0, r6
   1ac8c:	bl	35760 <__assert_fail@plt+0x24474>
   1ac90:	mov	r0, #0
   1ac94:	add	sp, sp, #164	; 0xa4
   1ac98:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ac9c:	add	r2, sp, #4
   1aca0:	mov	r1, r9
   1aca4:	mov	r0, r6
   1aca8:	bl	1ad58 <__assert_fail@plt+0x9a6c>
   1acac:	b	1ac38 <__assert_fail@plt+0x994c>
   1acb0:	ldr	r3, [r5]
   1acb4:	tst	r3, #32
   1acb8:	beq	1ac74 <__assert_fail@plt+0x9988>
   1acbc:	mov	r0, r6
   1acc0:	bl	35760 <__assert_fail@plt+0x24474>
   1acc4:	mov	r0, #1
   1acc8:	b	1ac94 <__assert_fail@plt+0x99a8>
   1accc:	mov	r1, r4
   1acd0:	add	r2, sp, #4
   1acd4:	mov	r0, r6
   1acd8:	bl	1b878 <__assert_fail@plt+0xa58c>
   1acdc:	b	1ac7c <__assert_fail@plt+0x9990>
   1ace0:	andeq	r8, r0, r8, asr #32
   1ace4:	push	{lr}		; (str lr, [sp, #-4]!)
   1ace8:	mov	r3, #0
   1acec:	ldr	lr, [pc, #40]	; 1ad1c <__assert_fail@plt+0x9a30>
   1acf0:	ldr	ip, [pc, #40]	; 1ad20 <__assert_fail@plt+0x9a34>
   1acf4:	ldr	r1, [pc, #40]	; 1ad24 <__assert_fail@plt+0x9a38>
   1acf8:	ldr	r2, [pc, #40]	; 1ad28 <__assert_fail@plt+0x9a3c>
   1acfc:	str	lr, [r0]
   1ad00:	str	ip, [r0, #4]
   1ad04:	str	r1, [r0, #8]
   1ad08:	str	r2, [r0, #12]
   1ad0c:	str	r3, [r0, #20]
   1ad10:	str	r3, [r0, #16]
   1ad14:	str	r3, [r0, #24]
   1ad18:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad1c:	strbvs	r2, [r5, -r1, lsl #6]
   1ad20:	svc	0x00cdab89
   1ad24:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1ad28:	eorsne	r5, r2, r6, ror r4
   1ad2c:	ldr	r2, [r0]
   1ad30:	mov	r3, r0
   1ad34:	str	r2, [r1]
   1ad38:	ldr	r2, [r3, #4]
   1ad3c:	mov	r0, r1
   1ad40:	str	r2, [r1, #4]
   1ad44:	ldr	r2, [r3, #8]
   1ad48:	str	r2, [r1, #8]
   1ad4c:	ldr	r3, [r3, #12]
   1ad50:	str	r3, [r1, #12]
   1ad54:	bx	lr
   1ad58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ad5c:	sub	sp, sp, #20
   1ad60:	ldr	r3, [r2, #16]
   1ad64:	mov	lr, r2
   1ad68:	str	r2, [sp, #12]
   1ad6c:	ldr	r2, [r2, #20]
   1ad70:	add	r3, r1, r3
   1ad74:	bic	ip, r1, #3
   1ad78:	add	ip, r0, ip
   1ad7c:	cmp	r1, r3
   1ad80:	movls	r1, r2
   1ad84:	addhi	r1, r2, #1
   1ad88:	str	r3, [lr, #16]
   1ad8c:	ldr	r3, [lr]
   1ad90:	cmp	r0, ip
   1ad94:	str	r1, [lr, #20]
   1ad98:	str	r3, [sp, #4]
   1ad9c:	str	ip, [sp, #8]
   1ada0:	ldr	r3, [lr, #4]
   1ada4:	ldr	r1, [lr, #8]
   1ada8:	ldr	r2, [lr, #12]
   1adac:	bcs	1b6e0 <__assert_fail@plt+0xa3f4>
   1adb0:	mov	r9, r0
   1adb4:	mov	lr, r3
   1adb8:	mov	r4, r1
   1adbc:	mov	r6, r2
   1adc0:	ldr	r3, [sp, #4]
   1adc4:	ldr	r2, [r9]
   1adc8:	add	r3, r3, #-687865856	; 0xd7000000
   1adcc:	add	r3, r3, #6946816	; 0x6a0000
   1add0:	eor	r8, r4, r6
   1add4:	add	r3, r3, #41984	; 0xa400
   1add8:	and	r8, r8, lr
   1addc:	add	r3, r3, #120	; 0x78
   1ade0:	add	r3, r3, r2
   1ade4:	eor	r8, r8, r6
   1ade8:	add	r8, r8, r3
   1adec:	ldr	r5, [pc, #2296]	; 1b6ec <__assert_fail@plt+0xa400>
   1adf0:	add	r8, lr, r8, ror #25
   1adf4:	ldr	r2, [r9, #4]
   1adf8:	eor	r7, lr, r4
   1adfc:	and	r7, r7, r8
   1ae00:	add	r5, r6, r5
   1ae04:	add	r5, r5, r2
   1ae08:	eor	r7, r7, r4
   1ae0c:	add	r7, r7, r5
   1ae10:	ldr	r0, [pc, #2264]	; 1b6f0 <__assert_fail@plt+0xa404>
   1ae14:	add	r7, r8, r7, ror #20
   1ae18:	ldr	r2, [r9, #8]
   1ae1c:	eor	ip, r8, lr
   1ae20:	and	ip, ip, r7
   1ae24:	add	r0, r4, r0
   1ae28:	add	r0, r0, r2
   1ae2c:	eor	ip, ip, lr
   1ae30:	add	ip, ip, r0
   1ae34:	ldr	r2, [pc, #2232]	; 1b6f4 <__assert_fail@plt+0xa408>
   1ae38:	add	ip, r7, ip, ror #15
   1ae3c:	ldr	r0, [r9, #12]
   1ae40:	eor	r1, r8, r7
   1ae44:	and	r1, r1, ip
   1ae48:	add	r2, lr, r2
   1ae4c:	add	r2, r2, r0
   1ae50:	eor	r1, r1, r8
   1ae54:	ldr	r0, [r9, #16]
   1ae58:	add	r1, r1, r2
   1ae5c:	ldr	r3, [pc, #2196]	; 1b6f8 <__assert_fail@plt+0xa40c>
   1ae60:	add	r1, ip, r1, ror #10
   1ae64:	eor	r2, r7, ip
   1ae68:	add	r3, r0, r3
   1ae6c:	ldr	r0, [r9, #20]
   1ae70:	and	r2, r2, r1
   1ae74:	add	r8, r3, r8
   1ae78:	add	r0, r0, #1191182336	; 0x47000000
   1ae7c:	eor	r3, r2, r7
   1ae80:	add	r3, r3, r8
   1ae84:	add	r0, r0, #8847360	; 0x870000
   1ae88:	add	r0, r0, #50688	; 0xc600
   1ae8c:	add	r3, r1, r3, ror #25
   1ae90:	eor	r2, ip, r1
   1ae94:	add	r0, r0, #42	; 0x2a
   1ae98:	and	r2, r2, r3
   1ae9c:	add	r7, r0, r7
   1aea0:	ldr	r0, [r9, #24]
   1aea4:	eor	r5, r2, ip
   1aea8:	add	r5, r5, r7
   1aeac:	add	r0, r0, #-1476395008	; 0xa8000000
   1aeb0:	add	r0, r0, #3162112	; 0x304000
   1aeb4:	add	r5, r3, r5, ror #20
   1aeb8:	eor	r2, r1, r3
   1aebc:	add	r0, r0, #1552	; 0x610
   1aec0:	and	r2, r2, r5
   1aec4:	add	r0, r0, #3
   1aec8:	add	ip, r0, ip
   1aecc:	eor	r0, r2, r1
   1aed0:	ldr	r2, [r9, #28]
   1aed4:	add	r0, r0, ip
   1aed8:	add	r2, r2, #-50331648	; 0xfd000000
   1aedc:	add	r2, r2, #4587520	; 0x460000
   1aee0:	add	r0, r5, r0, ror #15
   1aee4:	eor	ip, r3, r5
   1aee8:	add	r2, r2, #38144	; 0x9500
   1aeec:	and	ip, ip, r0
   1aef0:	add	r2, r2, #1
   1aef4:	add	r1, r2, r1
   1aef8:	eor	r2, ip, r3
   1aefc:	ldr	ip, [r9, #32]
   1af00:	add	r2, r2, r1
   1af04:	add	ip, ip, #1761607680	; 0x69000000
   1af08:	add	ip, ip, #8388608	; 0x800000
   1af0c:	add	r2, r0, r2, ror #10
   1af10:	eor	r1, r5, r0
   1af14:	add	ip, ip, #38912	; 0x9800
   1af18:	and	r1, r1, r2
   1af1c:	add	ip, ip, #216	; 0xd8
   1af20:	add	r3, ip, r3
   1af24:	eor	sl, r1, r5
   1af28:	add	sl, sl, r3
   1af2c:	ldr	ip, [r9, #36]	; 0x24
   1af30:	ldr	r1, [pc, #1988]	; 1b6fc <__assert_fail@plt+0xa410>
   1af34:	add	sl, r2, sl, ror #25
   1af38:	eor	r3, r0, r2
   1af3c:	add	r1, ip, r1
   1af40:	and	r3, r3, sl
   1af44:	add	r5, r1, r5
   1af48:	eor	r7, r3, r0
   1af4c:	ldr	r1, [r9, #40]	; 0x28
   1af50:	add	r7, r7, r5
   1af54:	sub	r1, r1, #41984	; 0xa400
   1af58:	add	r7, sl, r7, ror #20
   1af5c:	eor	r3, r2, sl
   1af60:	sub	r1, r1, #79	; 0x4f
   1af64:	and	r3, r3, r7
   1af68:	add	r0, r1, r0
   1af6c:	ldr	r1, [r9, #44]	; 0x2c
   1af70:	eor	r3, r3, r2
   1af74:	add	r0, r3, r0
   1af78:	add	r1, r1, #-1996488704	; 0x89000000
   1af7c:	add	r1, r1, #6029312	; 0x5c0000
   1af80:	add	ip, r7, r0, ror #15
   1af84:	eor	r3, sl, r7
   1af88:	add	r1, r1, #55040	; 0xd700
   1af8c:	and	r3, r3, ip
   1af90:	add	r1, r1, #190	; 0xbe
   1af94:	add	r2, r1, r2
   1af98:	eor	r1, r3, sl
   1af9c:	add	r1, r1, r2
   1afa0:	ldr	r8, [r9, #48]	; 0x30
   1afa4:	ldr	r0, [pc, #1876]	; 1b700 <__assert_fail@plt+0xa414>
   1afa8:	add	r1, ip, r1, ror #10
   1afac:	eor	r2, r7, ip
   1afb0:	add	r0, r8, r0
   1afb4:	and	r2, r2, r1
   1afb8:	add	sl, r0, sl
   1afbc:	eor	r3, r2, r7
   1afc0:	add	r3, r3, sl
   1afc4:	ldr	r5, [r9, #52]	; 0x34
   1afc8:	ldr	r0, [pc, #1844]	; 1b704 <__assert_fail@plt+0xa418>
   1afcc:	add	r3, r1, r3, ror #25
   1afd0:	eor	r2, ip, r1
   1afd4:	add	r0, r5, r0
   1afd8:	and	r2, r2, r3
   1afdc:	add	r7, r0, r7
   1afe0:	eor	r5, r2, ip
   1afe4:	add	r5, r5, r7
   1afe8:	ldr	sl, [r9, #56]	; 0x38
   1afec:	ldr	r7, [pc, #1812]	; 1b708 <__assert_fail@plt+0xa41c>
   1aff0:	add	r5, r3, r5, ror #20
   1aff4:	eor	r2, r1, r3
   1aff8:	add	r7, sl, r7
   1affc:	and	r2, r2, r5
   1b000:	add	ip, r7, ip
   1b004:	eor	r0, r2, r1
   1b008:	add	r0, r0, ip
   1b00c:	ldr	r7, [r9, #60]	; 0x3c
   1b010:	ldr	r2, [pc, #1780]	; 1b70c <__assert_fail@plt+0xa420>
   1b014:	add	r0, r5, r0, ror #15
   1b018:	eor	ip, r3, r5
   1b01c:	add	r2, r7, r2
   1b020:	and	ip, ip, r0
   1b024:	add	r1, r2, r1
   1b028:	eor	r2, ip, r3
   1b02c:	add	r2, r2, r1
   1b030:	ldr	ip, [pc, #1752]	; 1b710 <__assert_fail@plt+0xa424>
   1b034:	ldr	r1, [r9, #4]
   1b038:	add	r2, r0, r2, ror #10
   1b03c:	add	ip, r1, ip
   1b040:	eor	r1, r0, r2
   1b044:	and	r1, r1, r5
   1b048:	add	r3, ip, r3
   1b04c:	eor	fp, r1, r0
   1b050:	add	fp, fp, r3
   1b054:	ldr	ip, [r9, #24]
   1b058:	add	fp, r2, fp, ror #27
   1b05c:	ldr	r1, [pc, #1712]	; 1b714 <__assert_fail@plt+0xa428>
   1b060:	eor	r3, r2, fp
   1b064:	add	r1, ip, r1
   1b068:	and	r3, r3, r0
   1b06c:	eor	r3, r3, r2
   1b070:	add	r5, r1, r5
   1b074:	add	r5, r3, r5
   1b078:	ldr	r1, [r9, #44]	; 0x2c
   1b07c:	add	r5, fp, r5, ror #23
   1b080:	ldr	ip, [pc, #1680]	; 1b718 <__assert_fail@plt+0xa42c>
   1b084:	eor	r3, fp, r5
   1b088:	add	ip, r1, ip
   1b08c:	and	r3, r3, r2
   1b090:	add	r0, ip, r0
   1b094:	eor	ip, r3, fp
   1b098:	add	ip, ip, r0
   1b09c:	ldr	r1, [pc, #1656]	; 1b71c <__assert_fail@plt+0xa430>
   1b0a0:	add	ip, r5, ip, ror #18
   1b0a4:	ldr	r0, [r9]
   1b0a8:	eor	r3, r5, ip
   1b0ac:	add	r1, r0, r1
   1b0b0:	and	r3, r3, fp
   1b0b4:	eor	r3, r3, r5
   1b0b8:	add	r2, r1, r2
   1b0bc:	add	r2, r3, r2
   1b0c0:	ldr	r0, [r9, #20]
   1b0c4:	add	r2, ip, r2, ror #12
   1b0c8:	ldr	r3, [pc, #1616]	; 1b720 <__assert_fail@plt+0xa434>
   1b0cc:	eor	r1, ip, r2
   1b0d0:	add	r3, r0, r3
   1b0d4:	and	r1, r1, r5
   1b0d8:	add	fp, r3, fp
   1b0dc:	eor	r3, r1, ip
   1b0e0:	add	r3, r3, fp
   1b0e4:	ldr	r1, [pc, #1592]	; 1b724 <__assert_fail@plt+0xa438>
   1b0e8:	add	r3, r2, r3, ror #27
   1b0ec:	ldr	fp, [r9, #40]	; 0x28
   1b0f0:	eor	r0, r2, r3
   1b0f4:	add	r1, fp, r1
   1b0f8:	and	r0, r0, ip
   1b0fc:	add	r5, r1, r5
   1b100:	eor	r1, r0, r2
   1b104:	add	r1, r1, r5
   1b108:	ldr	r0, [pc, #1560]	; 1b728 <__assert_fail@plt+0xa43c>
   1b10c:	add	r1, r3, r1, ror #23
   1b110:	eor	r5, r3, r1
   1b114:	add	r0, r7, r0
   1b118:	and	r5, r5, r2
   1b11c:	add	ip, r0, ip
   1b120:	eor	r0, r5, r3
   1b124:	add	r0, r0, ip
   1b128:	ldr	fp, [r9, #16]
   1b12c:	add	r0, r1, r0, ror #18
   1b130:	ldr	r5, [pc, #1524]	; 1b72c <__assert_fail@plt+0xa440>
   1b134:	eor	ip, r1, r0
   1b138:	add	r5, fp, r5
   1b13c:	and	ip, ip, r3
   1b140:	eor	ip, ip, r1
   1b144:	add	r2, r5, r2
   1b148:	add	r2, ip, r2
   1b14c:	ldr	fp, [r9, #36]	; 0x24
   1b150:	add	r2, r0, r2, ror #12
   1b154:	ldr	r5, [pc, #1492]	; 1b730 <__assert_fail@plt+0xa444>
   1b158:	eor	ip, r0, r2
   1b15c:	add	r5, fp, r5
   1b160:	and	ip, ip, r1
   1b164:	add	r3, r5, r3
   1b168:	eor	fp, ip, r0
   1b16c:	add	fp, fp, r3
   1b170:	ldr	ip, [pc, #1468]	; 1b734 <__assert_fail@plt+0xa448>
   1b174:	add	fp, r2, fp, ror #27
   1b178:	eor	r3, r2, fp
   1b17c:	add	ip, sl, ip
   1b180:	and	r3, r3, r0
   1b184:	add	r1, ip, r1
   1b188:	eor	r5, r3, r2
   1b18c:	add	r5, r5, r1
   1b190:	ldr	ip, [pc, #1440]	; 1b738 <__assert_fail@plt+0xa44c>
   1b194:	add	r5, fp, r5, ror #23
   1b198:	ldr	r1, [r9, #12]
   1b19c:	eor	r3, fp, r5
   1b1a0:	add	ip, r1, ip
   1b1a4:	and	r3, r3, r2
   1b1a8:	add	r0, ip, r0
   1b1ac:	eor	ip, r3, fp
   1b1b0:	add	ip, ip, r0
   1b1b4:	ldr	r1, [pc, #1408]	; 1b73c <__assert_fail@plt+0xa450>
   1b1b8:	add	ip, r5, ip, ror #18
   1b1bc:	ldr	r0, [r9, #32]
   1b1c0:	eor	r3, r5, ip
   1b1c4:	add	r1, r0, r1
   1b1c8:	and	r3, r3, fp
   1b1cc:	eor	r3, r3, r5
   1b1d0:	add	r2, r1, r2
   1b1d4:	add	r2, r3, r2
   1b1d8:	ldr	r0, [r9, #52]	; 0x34
   1b1dc:	add	r2, ip, r2, ror #12
   1b1e0:	ldr	r3, [pc, #1368]	; 1b740 <__assert_fail@plt+0xa454>
   1b1e4:	eor	r1, ip, r2
   1b1e8:	add	r3, r0, r3
   1b1ec:	and	r1, r1, r5
   1b1f0:	add	fp, r3, fp
   1b1f4:	eor	r3, r1, ip
   1b1f8:	add	r3, r3, fp
   1b1fc:	ldr	r1, [pc, #1344]	; 1b744 <__assert_fail@plt+0xa458>
   1b200:	add	r3, r2, r3, ror #27
   1b204:	ldr	fp, [r9, #8]
   1b208:	eor	r0, r2, r3
   1b20c:	add	r1, fp, r1
   1b210:	and	r0, r0, ip
   1b214:	add	r5, r1, r5
   1b218:	eor	r1, r0, r2
   1b21c:	add	r1, r1, r5
   1b220:	ldr	fp, [r9, #28]
   1b224:	add	r1, r3, r1, ror #23
   1b228:	ldr	r0, [pc, #1304]	; 1b748 <__assert_fail@plt+0xa45c>
   1b22c:	eor	r5, r3, r1
   1b230:	add	r0, fp, r0
   1b234:	and	r5, r5, r2
   1b238:	add	ip, r0, ip
   1b23c:	eor	r0, r5, r3
   1b240:	add	r0, r0, ip
   1b244:	ldr	r5, [pc, #1280]	; 1b74c <__assert_fail@plt+0xa460>
   1b248:	add	r0, r1, r0, ror #18
   1b24c:	eor	fp, r1, r0
   1b250:	add	r5, r8, r5
   1b254:	and	ip, r3, fp
   1b258:	eor	ip, ip, r1
   1b25c:	add	r2, r5, r2
   1b260:	add	r2, ip, r2
   1b264:	ldr	r5, [pc, #1252]	; 1b750 <__assert_fail@plt+0xa464>
   1b268:	ldr	ip, [r9, #20]
   1b26c:	add	r2, r0, r2, ror #12
   1b270:	add	r5, ip, r5
   1b274:	eor	fp, fp, r2
   1b278:	add	r3, r5, r3
   1b27c:	ldr	ip, [r9, #32]
   1b280:	add	r3, fp, r3
   1b284:	ldr	fp, [pc, #1224]	; 1b754 <__assert_fail@plt+0xa468>
   1b288:	add	r3, r2, r3, ror #28
   1b28c:	add	fp, ip, fp
   1b290:	eor	ip, r0, r2
   1b294:	eor	ip, ip, r3
   1b298:	add	r1, fp, r1
   1b29c:	add	r1, ip, r1
   1b2a0:	ldr	r5, [pc, #1200]	; 1b758 <__assert_fail@plt+0xa46c>
   1b2a4:	ldr	ip, [r9, #44]	; 0x2c
   1b2a8:	add	r1, r3, r1, ror #21
   1b2ac:	add	r5, ip, r5
   1b2b0:	eor	ip, r2, r3
   1b2b4:	eor	ip, ip, r1
   1b2b8:	add	r0, r5, r0
   1b2bc:	add	r0, ip, r0
   1b2c0:	ldr	r5, [pc, #1172]	; 1b75c <__assert_fail@plt+0xa470>
   1b2c4:	add	r0, r1, r0, ror #16
   1b2c8:	add	r5, sl, r5
   1b2cc:	eor	fp, r3, r1
   1b2d0:	eor	fp, fp, r0
   1b2d4:	add	r2, r5, r2
   1b2d8:	ldr	ip, [r9, #4]
   1b2dc:	add	r2, fp, r2
   1b2e0:	ldr	fp, [pc, #1144]	; 1b760 <__assert_fail@plt+0xa474>
   1b2e4:	add	r2, r0, r2, ror #9
   1b2e8:	add	fp, ip, fp
   1b2ec:	eor	ip, r1, r0
   1b2f0:	add	r3, fp, r3
   1b2f4:	eor	fp, ip, r2
   1b2f8:	ldr	r5, [r9, #16]
   1b2fc:	add	fp, fp, r3
   1b300:	ldr	ip, [pc, #1116]	; 1b764 <__assert_fail@plt+0xa478>
   1b304:	add	fp, r2, fp, ror #28
   1b308:	add	ip, r5, ip
   1b30c:	eor	r3, r0, r2
   1b310:	eor	r3, r3, fp
   1b314:	add	r1, ip, r1
   1b318:	ldr	r5, [r9, #28]
   1b31c:	add	r1, r3, r1
   1b320:	ldr	ip, [pc, #1088]	; 1b768 <__assert_fail@plt+0xa47c>
   1b324:	add	r1, fp, r1, ror #21
   1b328:	add	ip, r5, ip
   1b32c:	eor	r3, r2, fp
   1b330:	eor	r3, r3, r1
   1b334:	add	r0, ip, r0
   1b338:	add	r0, r3, r0
   1b33c:	ldr	ip, [r9, #40]	; 0x28
   1b340:	ldr	r5, [pc, #1060]	; 1b76c <__assert_fail@plt+0xa480>
   1b344:	add	r0, r1, r0, ror #16
   1b348:	eor	r3, fp, r1
   1b34c:	add	r5, ip, r5
   1b350:	add	r2, r5, r2
   1b354:	eor	r5, r3, r0
   1b358:	ldr	ip, [r9, #52]	; 0x34
   1b35c:	add	r5, r5, r2
   1b360:	ldr	r2, [pc, #1032]	; 1b770 <__assert_fail@plt+0xa484>
   1b364:	add	r5, r0, r5, ror #9
   1b368:	add	r2, ip, r2
   1b36c:	eor	ip, r1, r0
   1b370:	add	fp, r2, fp
   1b374:	eor	r2, ip, r5
   1b378:	add	r2, r2, fp
   1b37c:	ldr	ip, [pc, #1008]	; 1b774 <__assert_fail@plt+0xa488>
   1b380:	ldr	fp, [r9]
   1b384:	add	r2, r5, r2, ror #28
   1b388:	eor	r3, r0, r5
   1b38c:	add	ip, fp, ip
   1b390:	add	r1, ip, r1
   1b394:	eor	fp, r3, r2
   1b398:	add	fp, fp, r1
   1b39c:	ldr	ip, [pc, #980]	; 1b778 <__assert_fail@plt+0xa48c>
   1b3a0:	ldr	r1, [r9, #12]
   1b3a4:	add	fp, r2, fp, ror #21
   1b3a8:	eor	r3, r5, r2
   1b3ac:	add	ip, r1, ip
   1b3b0:	add	r0, ip, r0
   1b3b4:	eor	ip, r3, fp
   1b3b8:	ldr	r1, [r9, #24]
   1b3bc:	add	ip, ip, r0
   1b3c0:	ldr	r3, [pc, #948]	; 1b77c <__assert_fail@plt+0xa490>
   1b3c4:	add	ip, fp, ip, ror #16
   1b3c8:	add	r3, r1, r3
   1b3cc:	eor	r1, r2, fp
   1b3d0:	add	r5, r3, r5
   1b3d4:	eor	r3, r1, ip
   1b3d8:	add	r3, r3, r5
   1b3dc:	ldr	r1, [r9, #36]	; 0x24
   1b3e0:	ldr	r0, [pc, #920]	; 1b780 <__assert_fail@plt+0xa494>
   1b3e4:	add	r3, ip, r3, ror #9
   1b3e8:	add	r0, r1, r0
   1b3ec:	eor	r1, fp, ip
   1b3f0:	add	r2, r0, r2
   1b3f4:	eor	r5, r1, r3
   1b3f8:	add	r5, r5, r2
   1b3fc:	ldr	r0, [pc, #896]	; 1b784 <__assert_fail@plt+0xa498>
   1b400:	add	r5, r3, r5, ror #28
   1b404:	eor	r2, ip, r3
   1b408:	add	r0, r8, r0
   1b40c:	add	fp, r0, fp
   1b410:	eor	r0, r2, r5
   1b414:	add	r0, r0, fp
   1b418:	ldr	r1, [pc, #872]	; 1b788 <__assert_fail@plt+0xa49c>
   1b41c:	add	r0, r5, r0, ror #21
   1b420:	eor	r2, r3, r5
   1b424:	add	r1, r7, r1
   1b428:	add	ip, r1, ip
   1b42c:	eor	r1, r2, r0
   1b430:	add	r1, r1, ip
   1b434:	ldr	r2, [r9, #8]
   1b438:	ldr	ip, [pc, #844]	; 1b78c <__assert_fail@plt+0xa4a0>
   1b43c:	add	r1, r0, r1, ror #16
   1b440:	add	ip, r2, ip
   1b444:	eor	r2, r5, r0
   1b448:	add	r3, ip, r3
   1b44c:	eor	ip, r2, r1
   1b450:	add	ip, ip, r3
   1b454:	ldr	fp, [r9]
   1b458:	ldr	r2, [pc, #816]	; 1b790 <__assert_fail@plt+0xa4a4>
   1b45c:	add	ip, r1, ip, ror #9
   1b460:	mvn	r3, r0
   1b464:	add	r2, fp, r2
   1b468:	orr	r3, r3, ip
   1b46c:	add	r5, r2, r5
   1b470:	eor	r2, r3, r1
   1b474:	add	r2, r2, r5
   1b478:	ldr	fp, [pc, #788]	; 1b794 <__assert_fail@plt+0xa4a8>
   1b47c:	ldr	r5, [r9, #28]
   1b480:	add	r2, ip, r2, ror #26
   1b484:	mvn	r3, r1
   1b488:	add	fp, r5, fp
   1b48c:	orr	r3, r3, r2
   1b490:	eor	r3, r3, ip
   1b494:	add	r0, fp, r0
   1b498:	add	r0, r3, r0
   1b49c:	ldr	fp, [pc, #756]	; 1b798 <__assert_fail@plt+0xa4ac>
   1b4a0:	add	r0, r2, r0, ror #22
   1b4a4:	mvn	r5, ip
   1b4a8:	add	fp, sl, fp
   1b4ac:	orr	r5, r5, r0
   1b4b0:	eor	r5, r5, r2
   1b4b4:	add	r1, fp, r1
   1b4b8:	add	r1, r5, r1
   1b4bc:	ldr	r3, [pc, #728]	; 1b79c <__assert_fail@plt+0xa4b0>
   1b4c0:	ldr	r5, [r9, #20]
   1b4c4:	add	r1, r0, r1, ror #17
   1b4c8:	mvn	sl, r2
   1b4cc:	add	r3, r5, r3
   1b4d0:	orr	sl, sl, r1
   1b4d4:	add	ip, r3, ip
   1b4d8:	eor	sl, sl, r0
   1b4dc:	add	ip, sl, ip
   1b4e0:	ldr	fp, [pc, #696]	; 1b7a0 <__assert_fail@plt+0xa4b4>
   1b4e4:	add	ip, r1, ip, ror #11
   1b4e8:	mvn	r5, r0
   1b4ec:	add	fp, r8, fp
   1b4f0:	orr	r5, r5, ip
   1b4f4:	eor	r5, r5, r1
   1b4f8:	add	r2, fp, r2
   1b4fc:	add	r2, r5, r2
   1b500:	ldr	r8, [pc, #668]	; 1b7a4 <__assert_fail@plt+0xa4b8>
   1b504:	ldr	r5, [r9, #12]
   1b508:	add	r2, ip, r2, ror #26
   1b50c:	mvn	r3, r1
   1b510:	add	r8, r5, r8
   1b514:	orr	r3, r3, r2
   1b518:	eor	r3, r3, ip
   1b51c:	add	r0, r8, r0
   1b520:	add	r0, r3, r0
   1b524:	ldr	r8, [r9, #40]	; 0x28
   1b528:	ldr	fp, [pc, #632]	; 1b7a8 <__assert_fail@plt+0xa4bc>
   1b52c:	add	r0, r2, r0, ror #22
   1b530:	mvn	r5, ip
   1b534:	add	fp, r8, fp
   1b538:	orr	r5, r5, r0
   1b53c:	eor	r5, r5, r2
   1b540:	add	r1, fp, r1
   1b544:	add	r1, r5, r1
   1b548:	ldr	r8, [r9, #4]
   1b54c:	ldr	r3, [pc, #600]	; 1b7ac <__assert_fail@plt+0xa4c0>
   1b550:	add	r1, r0, r1, ror #17
   1b554:	mvn	r5, r2
   1b558:	add	r3, r8, r3
   1b55c:	orr	r5, r5, r1
   1b560:	eor	r5, r5, r0
   1b564:	add	ip, r3, ip
   1b568:	add	ip, r5, ip
   1b56c:	ldr	fp, [pc, #572]	; 1b7b0 <__assert_fail@plt+0xa4c4>
   1b570:	ldr	r5, [r9, #32]
   1b574:	add	ip, r1, ip, ror #11
   1b578:	mvn	r3, r0
   1b57c:	add	fp, r5, fp
   1b580:	orr	r3, r3, ip
   1b584:	eor	r3, r3, r1
   1b588:	add	r2, fp, r2
   1b58c:	add	r2, r3, r2
   1b590:	ldr	r8, [pc, #540]	; 1b7b4 <__assert_fail@plt+0xa4c8>
   1b594:	add	r2, ip, r2, ror #26
   1b598:	mvn	r5, r1
   1b59c:	add	r8, r7, r8
   1b5a0:	orr	r5, r5, r2
   1b5a4:	eor	r5, r5, ip
   1b5a8:	add	r0, r8, r0
   1b5ac:	add	r0, r5, r0
   1b5b0:	ldr	fp, [pc, #512]	; 1b7b8 <__assert_fail@plt+0xa4cc>
   1b5b4:	ldr	r5, [r9, #24]
   1b5b8:	add	r0, r2, r0, ror #22
   1b5bc:	mvn	r3, ip
   1b5c0:	add	fp, r5, fp
   1b5c4:	orr	r3, r3, r0
   1b5c8:	eor	r3, r3, r2
   1b5cc:	add	r1, fp, r1
   1b5d0:	add	r1, r3, r1
   1b5d4:	ldr	r8, [r9, #52]	; 0x34
   1b5d8:	ldr	r7, [pc, #476]	; 1b7bc <__assert_fail@plt+0xa4d0>
   1b5dc:	add	r1, r0, r1, ror #17
   1b5e0:	mvn	r5, r2
   1b5e4:	add	r7, r8, r7
   1b5e8:	orr	r5, r5, r1
   1b5ec:	eor	r5, r5, r0
   1b5f0:	add	ip, r7, ip
   1b5f4:	add	ip, r5, ip
   1b5f8:	ldr	fp, [pc, #448]	; 1b7c0 <__assert_fail@plt+0xa4d4>
   1b5fc:	ldr	r5, [r9, #16]
   1b600:	add	ip, r1, ip, ror #11
   1b604:	mvn	r3, r0
   1b608:	add	fp, r5, fp
   1b60c:	orr	r3, r3, ip
   1b610:	eor	r3, r3, r1
   1b614:	add	r2, fp, r2
   1b618:	add	r2, r3, r2
   1b61c:	ldr	r5, [r9, #44]	; 0x2c
   1b620:	ldr	r8, [pc, #412]	; 1b7c4 <__assert_fail@plt+0xa4d8>
   1b624:	add	r2, ip, r2, ror #26
   1b628:	mvn	r3, r1
   1b62c:	add	r8, r5, r8
   1b630:	orr	r3, r3, r2
   1b634:	add	r8, r8, r0
   1b638:	eor	r0, r3, ip
   1b63c:	add	r0, r0, r8
   1b640:	ldr	r5, [r9, #8]
   1b644:	ldr	fp, [pc, #380]	; 1b7c8 <__assert_fail@plt+0xa4dc>
   1b648:	add	r0, r2, r0, ror #22
   1b64c:	mvn	r3, ip
   1b650:	add	fp, r5, fp
   1b654:	orr	r3, r3, r0
   1b658:	add	fp, fp, r1
   1b65c:	eor	r1, r3, r2
   1b660:	add	r1, r1, fp
   1b664:	ldr	r5, [r9, #36]	; 0x24
   1b668:	ldr	r7, [pc, #348]	; 1b7cc <__assert_fail@plt+0xa4e0>
   1b66c:	add	r1, r0, r1, ror #17
   1b670:	mvn	r3, r2
   1b674:	add	r7, r5, r7
   1b678:	orr	r3, r3, r1
   1b67c:	eor	r3, r3, r0
   1b680:	add	ip, r7, ip
   1b684:	add	ip, r3, ip
   1b688:	ldr	r5, [sp, #8]
   1b68c:	ldr	r3, [sp, #4]
   1b690:	add	r9, r9, #64	; 0x40
   1b694:	add	ip, r1, ip, ror #11
   1b698:	add	r3, r3, r2
   1b69c:	cmp	r5, r9
   1b6a0:	str	r3, [sp, #4]
   1b6a4:	add	r6, r6, r0
   1b6a8:	add	r4, r4, r1
   1b6ac:	add	lr, lr, ip
   1b6b0:	bhi	1adc0 <__assert_fail@plt+0x9ad4>
   1b6b4:	mov	ip, lr
   1b6b8:	mov	r1, r4
   1b6bc:	mov	lr, r6
   1b6c0:	ldr	r3, [sp, #12]
   1b6c4:	ldr	r2, [sp, #4]
   1b6c8:	str	ip, [r3, #4]
   1b6cc:	str	r2, [r3]
   1b6d0:	str	r1, [r3, #8]
   1b6d4:	str	lr, [r3, #12]
   1b6d8:	add	sp, sp, #20
   1b6dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6e0:	mov	ip, r3
   1b6e4:	mov	lr, r2
   1b6e8:	b	1b6c0 <__assert_fail@plt+0xa3d4>
   1b6ec:	stmia	r7, {r1, r2, r4, r6, r8, r9, sl, ip, sp, pc}^
   1b6f0:	strtcs	r7, [r0], #-219	; 0xffffff25
   1b6f4:			; <UNDEFINED> instruction: 0xc1bdceee
   1b6f8:			; <UNDEFINED> instruction: 0xf57c0faf
   1b6fc:	blhi	11595c0 <optarg@@GLIBC_2.4+0x110b418>
   1b700:	blvs	fe41fb90 <optarg@@GLIBC_2.4+0xfe3d19e8>
   1b704:	ldc2	1, cr7, [r8, #588]	; 0x24c
   1b708:	ldrbtge	r4, [r9], -lr, lsl #7
   1b70c:	ldmibmi	r4!, {r0, r5, fp}
   1b710:			; <UNDEFINED> instruction: 0xf61e2562
   1b714:	subgt	fp, r0, r0, asr #6
   1b718:			; <UNDEFINED> instruction: 0x265e5a51
   1b71c:	ldmib	r6!, {r1, r3, r5, r7, r8, r9, sl, lr, pc}
   1b720:			; <UNDEFINED> instruction: 0xd62f105d
   1b724:	subeq	r1, r4, #1392508928	; 0x53000000
   1b728:	stmiale	r1!, {r0, r7, r9, sl, sp, lr, pc}
   1b72c:	ldrb	pc, [r3, r8, asr #23]	; <UNPREDICTABLE>
   1b730:	mvncs	ip, r6, ror #27
   1b734:	teqgt	r7, #56098816	; 0x3580000
   1b738:			; <UNDEFINED> instruction: 0xf4d50d87
   1b73c:	ldrbmi	r1, [sl, #-1261]	; 0xfffffb13
   1b740:	stmibge	r3!, {r0, r2, r8, fp, sp, lr, pc}^
   1b744:	stc2l	3, cr10, [pc], #992	; 1bb2c <__assert_fail@plt+0xa840>
   1b748:			; <UNDEFINED> instruction: 0x676f02d9
   1b74c:	stchi	12, cr4, [sl, #-552]!	; 0xfffffdd8
   1b750:			; <UNDEFINED> instruction: 0xfffa3942
   1b754:	ldrbhi	pc, [r1, -r1, lsl #13]!	; <UNPREDICTABLE>
   1b758:	ldfvss	f6, [sp, #136]	; 0x88
   1b75c:	vcmla.f16	d19, d5, d12, #270
   1b760:	ldrtge	lr, [lr], #2628	; 0xa44
   1b764:	blmi	ff7cf610 <optarg@@GLIBC_2.4+0xff781468>
   1b768:			; <UNDEFINED> instruction: 0xf6bb4b60
   1b76c:	mrclt	12, 5, fp, cr15, cr0, {3}
   1b770:	ldmcs	fp, {r1, r2, r6, r7, r9, sl, fp, ip, sp, lr}
   1b774:	b	fe865764 <optarg@@GLIBC_2.4+0xfe8175bc>
   1b778:	strbtle	r3, [pc], #133	; 1b780 <__assert_fail@plt+0xa494>
   1b77c:	streq	r1, [r8], #3333	; 0xd05
   1b780:	ldmible	r4, {r0, r3, r4, r5, ip, lr, pc}^
   1b784:	ldrb	r9, [fp], r5, ror #19
   1b788:	svcne	0x00a27cf8
   1b78c:	strtgt	r5, [ip], #1637	; 0x665
   1b790:	vld1.16	{d2-d5}, [r9], r4
   1b794:	msrmi	CPSR_fx, #604	; 0x25c
   1b798:	blge	fe52463c <optarg@@GLIBC_2.4+0xfe4d6494>
   1b79c:	ldc2	0, cr10, [r3], {57}	; 0x39
   1b7a0:	ldrbvs	r5, [fp, #-2499]	; 0xfffff63d
   1b7a4:	svchi	0x000ccc92
   1b7a8:			; <UNDEFINED> instruction: 0xffeff47d
   1b7ac:	strhi	r5, [r4, #3537]	; 0xdd1
   1b7b0:	svcvs	0x00a87e4f
   1b7b4:	cdp2	6, 2, cr14, cr12, cr0, {7}
   1b7b8:	movwge	r4, #4884	; 0x1314
   1b7bc:	adfmi<illegal precision>p	f1, f0, f1
   1b7c0:			; <UNDEFINED> instruction: 0xf7537e82
   1b7c4:	lfmlt	f7, 1, [sl, #-212]!	; 0xffffff2c
   1b7c8:	bcs	ff6102bc <optarg@@GLIBC_2.4+0xff5c2114>
   1b7cc:	bl	fe1d0618 <optarg@@GLIBC_2.4+0xfe182470>
   1b7d0:	push	{r4, r5, r6, r7, r8, lr}
   1b7d4:	mov	r4, r0
   1b7d8:	ldr	r0, [r0, #24]
   1b7dc:	ldr	r3, [r4, #16]
   1b7e0:	cmp	r0, #55	; 0x37
   1b7e4:	add	r3, r0, r3
   1b7e8:	mov	r5, r1
   1b7ec:	movhi	r6, #128	; 0x80
   1b7f0:	movls	r6, #64	; 0x40
   1b7f4:	movhi	r2, #120	; 0x78
   1b7f8:	movls	r2, #56	; 0x38
   1b7fc:	movhi	r1, #31
   1b800:	movls	r1, #15
   1b804:	movhi	lr, #30
   1b808:	movls	lr, #14
   1b80c:	cmp	r0, r3
   1b810:	add	lr, r4, lr, lsl #2
   1b814:	ldrhi	ip, [r4, #20]
   1b818:	ldrls	r7, [r4, #20]
   1b81c:	addhi	r7, ip, #1
   1b820:	add	r1, r4, r1, lsl #2
   1b824:	lsr	ip, r3, #29
   1b828:	strhi	r7, [r4, #20]
   1b82c:	str	r3, [r4, #16]
   1b830:	orr	ip, ip, r7, lsl #3
   1b834:	lsl	r3, r3, #3
   1b838:	add	r7, r4, #28
   1b83c:	str	r3, [lr, #28]
   1b840:	sub	r2, r2, r0
   1b844:	str	ip, [r1, #28]
   1b848:	add	r0, r7, r0
   1b84c:	ldr	r1, [pc, #32]	; 1b874 <__assert_fail@plt+0xa588>
   1b850:	bl	11058 <memcpy@plt>
   1b854:	mov	r1, r6
   1b858:	mov	r0, r7
   1b85c:	mov	r2, r4
   1b860:	bl	1ad58 <__assert_fail@plt+0x9a6c>
   1b864:	mov	r1, r5
   1b868:	mov	r0, r4
   1b86c:	pop	{r4, r5, r6, r7, r8, lr}
   1b870:	b	1ad2c <__assert_fail@plt+0x9a40>
   1b874:	andeq	sp, r3, ip, lsl #15
   1b878:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b87c:	mov	r6, r2
   1b880:	ldr	r4, [r2, #24]
   1b884:	mov	r8, r0
   1b888:	cmp	r4, #0
   1b88c:	mov	r5, r1
   1b890:	bne	1b980 <__assert_fail@plt+0xa694>
   1b894:	cmp	r5, #63	; 0x3f
   1b898:	bls	1b970 <__assert_fail@plt+0xa684>
   1b89c:	tst	r8, #3
   1b8a0:	beq	1b954 <__assert_fail@plt+0xa668>
   1b8a4:	cmp	r5, #64	; 0x40
   1b8a8:	add	r7, r6, #28
   1b8ac:	beq	1b92c <__assert_fail@plt+0xa640>
   1b8b0:	mov	sl, r5
   1b8b4:	mov	r4, r8
   1b8b8:	mov	r9, #64	; 0x40
   1b8bc:	add	r2, r4, #64	; 0x40
   1b8c0:	mov	r3, r7
   1b8c4:	ldr	lr, [r4]
   1b8c8:	ldr	ip, [r4, #4]
   1b8cc:	ldr	r0, [r4, #8]
   1b8d0:	ldr	r1, [r4, #12]
   1b8d4:	add	r4, r4, #16
   1b8d8:	cmp	r4, r2
   1b8dc:	str	lr, [r3]
   1b8e0:	str	ip, [r3, #4]
   1b8e4:	str	r0, [r3, #8]
   1b8e8:	str	r1, [r3, #12]
   1b8ec:	add	r3, r3, #16
   1b8f0:	bne	1b8c4 <__assert_fail@plt+0xa5d8>
   1b8f4:	sub	sl, sl, #64	; 0x40
   1b8f8:	mov	r2, r6
   1b8fc:	mov	r1, r9
   1b900:	mov	r0, r7
   1b904:	bl	1ad58 <__assert_fail@plt+0x9a6c>
   1b908:	cmp	sl, #64	; 0x40
   1b90c:	bhi	1b8bc <__assert_fail@plt+0xa5d0>
   1b910:	sub	r3, r5, #65	; 0x41
   1b914:	bic	r2, r3, #63	; 0x3f
   1b918:	mov	r3, r2
   1b91c:	sub	r5, r5, #64	; 0x40
   1b920:	add	r2, r2, #64	; 0x40
   1b924:	sub	r5, r5, r3
   1b928:	add	r8, r8, r2
   1b92c:	ldr	r4, [r6, #24]
   1b930:	mov	r1, r8
   1b934:	add	r0, r7, r4
   1b938:	mov	r2, r5
   1b93c:	add	r4, r4, r5
   1b940:	bl	11058 <memcpy@plt>
   1b944:	cmp	r4, #63	; 0x3f
   1b948:	bhi	1b9c0 <__assert_fail@plt+0xa6d4>
   1b94c:	str	r4, [r6, #24]
   1b950:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b954:	bic	r4, r5, #63	; 0x3f
   1b958:	mov	r0, r8
   1b95c:	mov	r1, r4
   1b960:	mov	r2, r6
   1b964:	bl	1ad58 <__assert_fail@plt+0x9a6c>
   1b968:	and	r5, r5, #63	; 0x3f
   1b96c:	add	r8, r8, r4
   1b970:	cmp	r5, #0
   1b974:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b978:	add	r7, r6, #28
   1b97c:	b	1b92c <__assert_fail@plt+0xa640>
   1b980:	rsb	r7, r4, #128	; 0x80
   1b984:	cmp	r7, r1
   1b988:	movcs	r7, r1
   1b98c:	add	r9, r2, #28
   1b990:	mov	r1, r8
   1b994:	mov	r2, r7
   1b998:	add	r0, r9, r4
   1b99c:	bl	11058 <memcpy@plt>
   1b9a0:	ldr	r1, [r6, #24]
   1b9a4:	add	r1, r7, r1
   1b9a8:	cmp	r1, #64	; 0x40
   1b9ac:	str	r1, [r6, #24]
   1b9b0:	bhi	1b9ec <__assert_fail@plt+0xa700>
   1b9b4:	add	r8, r8, r7
   1b9b8:	sub	r5, r5, r7
   1b9bc:	b	1b894 <__assert_fail@plt+0xa5a8>
   1b9c0:	sub	r4, r4, #64	; 0x40
   1b9c4:	mov	r2, r6
   1b9c8:	mov	r1, #64	; 0x40
   1b9cc:	mov	r0, r7
   1b9d0:	bl	1ad58 <__assert_fail@plt+0x9a6c>
   1b9d4:	mov	r0, r7
   1b9d8:	mov	r2, r4
   1b9dc:	add	r1, r6, #92	; 0x5c
   1b9e0:	bl	11058 <memcpy@plt>
   1b9e4:	str	r4, [r6, #24]
   1b9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b9ec:	mov	r2, r6
   1b9f0:	mov	r0, r9
   1b9f4:	bic	r1, r1, #63	; 0x3f
   1b9f8:	bl	1ad58 <__assert_fail@plt+0x9a6c>
   1b9fc:	ldr	r2, [r6, #24]
   1ba00:	add	r1, r4, r7
   1ba04:	and	r2, r2, #63	; 0x3f
   1ba08:	bic	r1, r1, #63	; 0x3f
   1ba0c:	add	r1, r9, r1
   1ba10:	mov	r0, r9
   1ba14:	str	r2, [r6, #24]
   1ba18:	bl	11058 <memcpy@plt>
   1ba1c:	b	1b9b4 <__assert_fail@plt+0xa6c8>
   1ba20:	push	{r4, r5, lr}
   1ba24:	sub	sp, sp, #164	; 0xa4
   1ba28:	ldr	r3, [pc, #72]	; 1ba78 <__assert_fail@plt+0xa78c>
   1ba2c:	ldr	lr, [pc, #72]	; 1ba7c <__assert_fail@plt+0xa790>
   1ba30:	ldr	ip, [pc, #72]	; 1ba80 <__assert_fail@plt+0xa794>
   1ba34:	ldr	r5, [pc, #72]	; 1ba84 <__assert_fail@plt+0xa798>
   1ba38:	mov	r4, r2
   1ba3c:	str	r3, [sp, #8]
   1ba40:	add	r2, sp, #4
   1ba44:	mov	r3, #0
   1ba48:	str	lr, [sp, #12]
   1ba4c:	str	ip, [sp, #16]
   1ba50:	str	r3, [sp, #24]
   1ba54:	str	r3, [sp, #20]
   1ba58:	str	r3, [sp, #28]
   1ba5c:	str	r5, [sp, #4]
   1ba60:	bl	1b878 <__assert_fail@plt+0xa58c>
   1ba64:	mov	r1, r4
   1ba68:	add	r0, sp, #4
   1ba6c:	bl	1b7d0 <__assert_fail@plt+0xa4e4>
   1ba70:	add	sp, sp, #164	; 0xa4
   1ba74:	pop	{r4, r5, pc}
   1ba78:	svc	0x00cdab89
   1ba7c:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1ba80:	eorsne	r5, r2, r6, ror r4
   1ba84:	strbvs	r2, [r5, -r1, lsl #6]
   1ba88:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ba8c:	mov	r5, r0
   1ba90:	sub	sp, sp, #164	; 0xa4
   1ba94:	ldr	r0, [pc, #200]	; 1bb64 <__assert_fail@plt+0xa878>
   1ba98:	mov	r8, r1
   1ba9c:	bl	39620 <__assert_fail@plt+0x28334>
   1baa0:	subs	r6, r0, #0
   1baa4:	moveq	r0, #1
   1baa8:	beq	1bb18 <__assert_fail@plt+0xa82c>
   1baac:	mov	r0, sp
   1bab0:	bl	1bb68 <__assert_fail@plt+0xa87c>
   1bab4:	mov	r7, #1
   1bab8:	mov	r9, #32768	; 0x8000
   1babc:	mov	r4, #0
   1bac0:	b	1badc <__assert_fail@plt+0xa7f0>
   1bac4:	bl	112b0 <fread_unlocked@plt>
   1bac8:	add	r4, r4, r0
   1bacc:	cmp	r4, #32768	; 0x8000
   1bad0:	beq	1bb20 <__assert_fail@plt+0xa834>
   1bad4:	cmp	r0, #0
   1bad8:	beq	1bb34 <__assert_fail@plt+0xa848>
   1badc:	ldr	ip, [r5]
   1bae0:	rsb	r2, r4, #32768	; 0x8000
   1bae4:	tst	ip, #16
   1bae8:	add	r0, r6, r4
   1baec:	mov	r3, r5
   1baf0:	mov	r1, r7
   1baf4:	beq	1bac4 <__assert_fail@plt+0xa7d8>
   1baf8:	cmp	r4, #0
   1bafc:	bne	1bb50 <__assert_fail@plt+0xa864>
   1bb00:	mov	r1, r8
   1bb04:	mov	r0, sp
   1bb08:	bl	1d20c <__assert_fail@plt+0xbf20>
   1bb0c:	mov	r0, r6
   1bb10:	bl	35760 <__assert_fail@plt+0x24474>
   1bb14:	mov	r0, #0
   1bb18:	add	sp, sp, #164	; 0xa4
   1bb1c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1bb20:	mov	r2, sp
   1bb24:	mov	r1, r9
   1bb28:	mov	r0, r6
   1bb2c:	bl	1bc00 <__assert_fail@plt+0xa914>
   1bb30:	b	1babc <__assert_fail@plt+0xa7d0>
   1bb34:	ldr	r3, [r5]
   1bb38:	tst	r3, #32
   1bb3c:	beq	1baf8 <__assert_fail@plt+0xa80c>
   1bb40:	mov	r0, r6
   1bb44:	bl	35760 <__assert_fail@plt+0x24474>
   1bb48:	mov	r0, #1
   1bb4c:	b	1bb18 <__assert_fail@plt+0xa82c>
   1bb50:	mov	r1, r4
   1bb54:	mov	r2, sp
   1bb58:	mov	r0, r6
   1bb5c:	bl	1d2bc <__assert_fail@plt+0xbfd0>
   1bb60:	b	1bb00 <__assert_fail@plt+0xa814>
   1bb64:	andeq	r8, r0, r8, asr #32
   1bb68:	push	{r4, lr}
   1bb6c:	mov	r3, #0
   1bb70:	ldr	r4, [pc, #44]	; 1bba4 <__assert_fail@plt+0xa8b8>
   1bb74:	ldr	lr, [pc, #44]	; 1bba8 <__assert_fail@plt+0xa8bc>
   1bb78:	ldr	ip, [pc, #44]	; 1bbac <__assert_fail@plt+0xa8c0>
   1bb7c:	ldr	r1, [pc, #44]	; 1bbb0 <__assert_fail@plt+0xa8c4>
   1bb80:	ldr	r2, [pc, #44]	; 1bbb4 <__assert_fail@plt+0xa8c8>
   1bb84:	stm	r0, {r4, lr}
   1bb88:	str	ip, [r0, #8]
   1bb8c:	str	r1, [r0, #12]
   1bb90:	str	r2, [r0, #16]
   1bb94:	str	r3, [r0, #24]
   1bb98:	str	r3, [r0, #20]
   1bb9c:	str	r3, [r0, #28]
   1bba0:	pop	{r4, pc}
   1bba4:	strbvs	r2, [r5, -r1, lsl #6]
   1bba8:	svc	0x00cdab89
   1bbac:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1bbb0:	eorsne	r5, r2, r6, ror r4
   1bbb4:	bicsgt	lr, r2, #240, 2	; 0x3c
   1bbb8:	ldr	r2, [r0]
   1bbbc:	mov	r3, r0
   1bbc0:	rev	r2, r2
   1bbc4:	str	r2, [r1]
   1bbc8:	ldr	r2, [r3, #4]
   1bbcc:	mov	r0, r1
   1bbd0:	rev	r2, r2
   1bbd4:	str	r2, [r1, #4]
   1bbd8:	ldr	r2, [r3, #8]
   1bbdc:	rev	r2, r2
   1bbe0:	str	r2, [r1, #8]
   1bbe4:	ldr	r2, [r3, #12]
   1bbe8:	rev	r2, r2
   1bbec:	str	r2, [r1, #12]
   1bbf0:	ldr	r3, [r3, #16]
   1bbf4:	rev	r3, r3
   1bbf8:	str	r3, [r1, #16]
   1bbfc:	bx	lr
   1bc00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc04:	sub	sp, sp, #164	; 0xa4
   1bc08:	ldr	r3, [r2, #20]
   1bc0c:	mov	lr, r2
   1bc10:	str	r2, [sp, #92]	; 0x5c
   1bc14:	bic	ip, r1, #3
   1bc18:	ldr	r2, [r2, #24]
   1bc1c:	add	r3, r1, r3
   1bc20:	add	ip, r0, ip
   1bc24:	cmp	r1, r3
   1bc28:	addhi	r2, r2, #1
   1bc2c:	cmp	r0, ip
   1bc30:	str	ip, [sp, #88]	; 0x58
   1bc34:	str	r2, [lr, #24]
   1bc38:	str	r3, [lr, #20]
   1bc3c:	ldr	r6, [lr]
   1bc40:	ldmib	lr, {r2, r3, r4, ip}
   1bc44:	bcs	1d204 <__assert_fail@plt+0xbf18>
   1bc48:	str	r0, [sp, #56]	; 0x38
   1bc4c:	mov	r7, r3
   1bc50:	mov	r0, r6
   1bc54:	str	ip, [sp, #84]	; 0x54
   1bc58:	str	r4, [sp, #80]	; 0x50
   1bc5c:	str	r3, [sp, #76]	; 0x4c
   1bc60:	str	r2, [sp, #72]	; 0x48
   1bc64:	str	r6, [sp, #68]	; 0x44
   1bc68:	ldr	r3, [sp, #56]	; 0x38
   1bc6c:	add	lr, sp, #96	; 0x60
   1bc70:	sub	r1, r3, #4
   1bc74:	add	r5, r3, #60	; 0x3c
   1bc78:	ldr	r3, [r1, #4]!
   1bc7c:	rev	r3, r3
   1bc80:	cmp	r1, r5
   1bc84:	str	r3, [lr], #4
   1bc88:	bne	1bc78 <__assert_fail@plt+0xa98c>
   1bc8c:	ldr	r9, [sp, #96]	; 0x60
   1bc90:	ldr	r3, [pc, #4088]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bc94:	eor	lr, r7, r4
   1bc98:	add	r3, r9, r3
   1bc9c:	add	ip, r3, ip
   1bca0:	ldr	r3, [sp, #100]	; 0x64
   1bca4:	ror	r5, r2, #2
   1bca8:	add	r3, r3, #1509949440	; 0x5a000000
   1bcac:	and	lr, lr, r2
   1bcb0:	add	r3, r3, #8519680	; 0x820000
   1bcb4:	eor	r1, r5, r7
   1bcb8:	add	ip, ip, r0, ror #27
   1bcbc:	eor	lr, lr, r4
   1bcc0:	add	r3, r3, #30976	; 0x7900
   1bcc4:	ldr	r8, [sp, #104]	; 0x68
   1bcc8:	add	lr, lr, ip
   1bccc:	and	r1, r1, r0
   1bcd0:	add	r3, r3, #153	; 0x99
   1bcd4:	ror	r0, r0, #2
   1bcd8:	ldr	ip, [pc, #4016]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bcdc:	add	r4, r3, r4
   1bce0:	eor	r1, r1, r7
   1bce4:	eor	r3, r5, r0
   1bce8:	add	ip, r8, ip
   1bcec:	add	r1, r1, r4
   1bcf0:	and	r3, r3, lr
   1bcf4:	add	r1, r1, lr, ror #27
   1bcf8:	add	r7, ip, r7
   1bcfc:	ror	lr, lr, #2
   1bd00:	eor	r3, r3, r5
   1bd04:	ldr	ip, [sp, #108]	; 0x6c
   1bd08:	eor	r2, r0, lr
   1bd0c:	add	r3, r3, r7
   1bd10:	ror	r4, r1, #2
   1bd14:	add	r3, r3, r1, ror #27
   1bd18:	and	r2, r2, r1
   1bd1c:	add	ip, ip, #1509949440	; 0x5a000000
   1bd20:	ldr	r1, [sp, #112]	; 0x70
   1bd24:	add	ip, ip, #8519680	; 0x820000
   1bd28:	add	ip, ip, #30976	; 0x7900
   1bd2c:	add	r1, r1, #1509949440	; 0x5a000000
   1bd30:	add	ip, ip, #153	; 0x99
   1bd34:	add	r1, r1, #8519680	; 0x820000
   1bd38:	add	r5, ip, r5
   1bd3c:	add	r1, r1, #30976	; 0x7900
   1bd40:	eor	ip, r2, r0
   1bd44:	eor	r2, lr, r4
   1bd48:	ldr	sl, [sp, #116]	; 0x74
   1bd4c:	add	ip, ip, r5
   1bd50:	add	r1, r1, #153	; 0x99
   1bd54:	and	r2, r2, r3
   1bd58:	ldr	r5, [pc, #3888]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bd5c:	add	ip, ip, r3, ror #27
   1bd60:	eor	r2, r2, lr
   1bd64:	ror	r3, r3, #2
   1bd68:	add	r0, r1, r0
   1bd6c:	add	r0, r2, r0
   1bd70:	add	r5, sl, r5
   1bd74:	eor	r2, r4, r3
   1bd78:	add	r1, r0, ip, ror #27
   1bd7c:	ldr	fp, [sp, #120]	; 0x78
   1bd80:	add	lr, r5, lr
   1bd84:	and	r2, r2, ip
   1bd88:	ldr	r5, [pc, #3840]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bd8c:	ror	ip, ip, #2
   1bd90:	eor	r0, r3, ip
   1bd94:	eor	r2, r2, r4
   1bd98:	add	r5, fp, r5
   1bd9c:	add	r2, r2, lr
   1bda0:	and	r0, r0, r1
   1bda4:	ror	lr, r1, #2
   1bda8:	add	r2, r2, r1, ror #27
   1bdac:	add	r4, r5, r4
   1bdb0:	eor	r1, r0, r3
   1bdb4:	add	r1, r1, r4
   1bdb8:	ldr	r4, [sp, #124]	; 0x7c
   1bdbc:	eor	r0, ip, lr
   1bdc0:	add	r4, r4, #1509949440	; 0x5a000000
   1bdc4:	add	r4, r4, #8519680	; 0x820000
   1bdc8:	add	r4, r4, #30976	; 0x7900
   1bdcc:	add	r4, r4, #153	; 0x99
   1bdd0:	add	r3, r4, r3
   1bdd4:	ldr	r4, [sp, #128]	; 0x80
   1bdd8:	and	r0, r0, r2
   1bddc:	add	r4, r4, #1509949440	; 0x5a000000
   1bde0:	add	r1, r1, r2, ror #27
   1bde4:	eor	r0, r0, ip
   1bde8:	ror	r2, r2, #2
   1bdec:	add	r4, r4, #8519680	; 0x820000
   1bdf0:	add	r3, r0, r3
   1bdf4:	add	r4, r4, #30976	; 0x7900
   1bdf8:	eor	r0, lr, r2
   1bdfc:	and	r0, r0, r1
   1be00:	add	r4, r4, #153	; 0x99
   1be04:	add	r4, r4, ip
   1be08:	eor	r0, r0, lr
   1be0c:	add	r0, r0, r4
   1be10:	ldr	r4, [sp, #132]	; 0x84
   1be14:	add	r3, r3, r1, ror #27
   1be18:	add	r4, r4, #1509949440	; 0x5a000000
   1be1c:	ror	r1, r1, #2
   1be20:	add	r4, r4, #8519680	; 0x820000
   1be24:	eor	ip, r2, r1
   1be28:	add	r4, r4, #30976	; 0x7900
   1be2c:	and	ip, ip, r3
   1be30:	add	r4, r4, #153	; 0x99
   1be34:	add	r4, r4, lr
   1be38:	eor	ip, ip, r2
   1be3c:	ror	r5, r3, #2
   1be40:	add	r0, r0, r3, ror #27
   1be44:	add	ip, ip, r4
   1be48:	ldr	r3, [sp, #136]	; 0x88
   1be4c:	ldr	r4, [pc, #3644]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1be50:	eor	lr, r1, r5
   1be54:	add	r4, r3, r4
   1be58:	and	lr, lr, r0
   1be5c:	add	ip, ip, r0, ror #27
   1be60:	eor	lr, lr, r1
   1be64:	add	r2, r4, r2
   1be68:	add	r2, lr, r2
   1be6c:	add	lr, r2, ip, ror #27
   1be70:	ror	r0, r0, #2
   1be74:	ldr	r3, [sp, #140]	; 0x8c
   1be78:	ldr	r2, [pc, #3600]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1be7c:	eor	r4, r5, r0
   1be80:	add	r2, r3, r2
   1be84:	and	r4, r4, ip
   1be88:	ror	r3, ip, #2
   1be8c:	add	r1, r2, r1
   1be90:	eor	ip, r0, r3
   1be94:	ldr	r2, [sp, #144]	; 0x90
   1be98:	eor	r4, r4, r5
   1be9c:	ldr	r6, [pc, #3564]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bea0:	add	r4, r4, r1
   1bea4:	and	ip, ip, lr
   1bea8:	ror	r1, lr, #2
   1beac:	add	r4, r4, lr, ror #27
   1beb0:	add	r6, r2, r6
   1beb4:	eor	lr, ip, r0
   1beb8:	ldr	r7, [pc, #3536]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bebc:	ldr	ip, [sp, #148]	; 0x94
   1bec0:	add	r5, r6, r5
   1bec4:	eor	r2, r3, r1
   1bec8:	and	r2, r2, r4
   1becc:	add	lr, lr, r5
   1bed0:	add	r7, ip, r7
   1bed4:	ldr	ip, [sp, #128]	; 0x80
   1bed8:	add	lr, lr, r4, ror #27
   1bedc:	add	r7, r7, r0
   1bee0:	eor	r0, r2, r3
   1bee4:	ror	r2, r4, #2
   1bee8:	eor	r4, r9, r8
   1beec:	eor	r4, r4, ip
   1bef0:	ldr	ip, [sp, #152]	; 0x98
   1bef4:	add	r0, r0, r7
   1bef8:	add	ip, ip, #1509949440	; 0x5a000000
   1befc:	add	ip, ip, #8519680	; 0x820000
   1bf00:	eor	r7, r1, r2
   1bf04:	add	ip, ip, #30976	; 0x7900
   1bf08:	ldr	r5, [sp, #148]	; 0x94
   1bf0c:	and	r7, r7, lr
   1bf10:	add	ip, ip, #153	; 0x99
   1bf14:	add	r0, r0, lr, ror #27
   1bf18:	add	ip, ip, r3
   1bf1c:	ror	lr, lr, #2
   1bf20:	eor	r7, r7, r1
   1bf24:	ldr	r6, [sp, #108]	; 0x6c
   1bf28:	eor	r4, r4, r5
   1bf2c:	ldr	r3, [sp, #100]	; 0x64
   1bf30:	eor	r5, r2, lr
   1bf34:	add	r7, r7, ip
   1bf38:	ldr	ip, [sp, #156]	; 0x9c
   1bf3c:	ror	r9, r0, #2
   1bf40:	add	r7, r7, r0, ror #27
   1bf44:	and	r5, r5, r0
   1bf48:	ldr	r0, [sp, #112]	; 0x70
   1bf4c:	eor	r3, r3, r6
   1bf50:	ror	r4, r4, #31
   1bf54:	ldr	r6, [sp, #132]	; 0x84
   1bf58:	add	ip, ip, #1509949440	; 0x5a000000
   1bf5c:	eor	r0, r8, r0
   1bf60:	add	ip, ip, #8519680	; 0x820000
   1bf64:	mov	r8, r4
   1bf68:	add	r4, r4, #1509949440	; 0x5a000000
   1bf6c:	eor	r3, r3, r6
   1bf70:	add	ip, ip, #30976	; 0x7900
   1bf74:	ldr	r6, [sp, #152]	; 0x98
   1bf78:	add	r4, r4, #8519680	; 0x820000
   1bf7c:	add	ip, ip, #153	; 0x99
   1bf80:	add	r4, r4, #30976	; 0x7900
   1bf84:	add	r1, ip, r1
   1bf88:	eor	r5, r5, r2
   1bf8c:	eor	r3, r3, r6
   1bf90:	add	r4, r4, #153	; 0x99
   1bf94:	add	r4, r4, r2
   1bf98:	add	r5, r5, r1
   1bf9c:	ldr	r2, [sp, #108]	; 0x6c
   1bfa0:	ldr	r1, [sp, #136]	; 0x88
   1bfa4:	ror	r3, r3, #31
   1bfa8:	eor	r0, r0, r1
   1bfac:	eor	r1, r2, sl
   1bfb0:	mov	r2, r3
   1bfb4:	ldr	r3, [sp, #156]	; 0x9c
   1bfb8:	eor	ip, lr, r9
   1bfbc:	eor	r0, r0, r3
   1bfc0:	ldr	r3, [sp, #140]	; 0x8c
   1bfc4:	ldr	r6, [pc, #3268]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1bfc8:	eor	r1, r1, r3
   1bfcc:	ldr	r3, [sp, #112]	; 0x70
   1bfd0:	and	ip, ip, r7
   1bfd4:	add	r5, r5, r7, ror #27
   1bfd8:	add	r6, r2, r6
   1bfdc:	ror	r7, r7, #2
   1bfe0:	eor	ip, ip, lr
   1bfe4:	str	r2, [sp, #4]
   1bfe8:	eor	r2, r3, fp
   1bfec:	ror	r3, r0, #31
   1bff0:	mov	r0, r3
   1bff4:	add	ip, ip, r4
   1bff8:	ldr	r3, [sp, #144]	; 0x90
   1bffc:	eor	r4, r9, r7
   1c000:	and	r4, r4, r5
   1c004:	eor	r1, r1, r8
   1c008:	add	lr, r6, lr
   1c00c:	str	r8, [sp, #12]
   1c010:	eor	r4, r4, r9
   1c014:	eor	r2, r2, r3
   1c018:	str	r0, [sp, #8]
   1c01c:	ldr	r3, [sp, #124]	; 0x7c
   1c020:	add	r4, r4, lr
   1c024:	ldr	lr, [pc, #3172]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1c028:	add	ip, ip, r5, ror #27
   1c02c:	eor	sl, sl, r3
   1c030:	ror	r5, r5, #2
   1c034:	ror	r3, r1, #31
   1c038:	eor	r8, r7, r5
   1c03c:	add	lr, r0, lr
   1c040:	mov	r0, r3
   1c044:	ldr	r3, [sp, #148]	; 0x94
   1c048:	and	r8, r8, ip
   1c04c:	eor	r8, r8, r7
   1c050:	add	lr, lr, r9
   1c054:	eor	sl, sl, r3
   1c058:	ldr	r3, [sp, #128]	; 0x80
   1c05c:	ror	r6, ip, #2
   1c060:	add	lr, r8, lr
   1c064:	ldr	r8, [pc, #3108]	; 1cc90 <__assert_fail@plt+0xb9a4>
   1c068:	add	r4, r4, ip, ror #27
   1c06c:	ldr	r1, [sp, #4]
   1c070:	eor	ip, r5, r6
   1c074:	eor	fp, fp, r3
   1c078:	ldr	r3, [sp, #8]
   1c07c:	add	r8, r0, r8
   1c080:	and	ip, ip, r4
   1c084:	add	r7, r8, r7
   1c088:	eor	r2, r2, r1
   1c08c:	eor	sl, sl, r3
   1c090:	eor	ip, ip, r5
   1c094:	ldr	r3, [sp, #152]	; 0x98
   1c098:	add	ip, ip, r7
   1c09c:	ldr	r7, [pc, #3056]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c0a0:	ror	r1, r2, #31
   1c0a4:	eor	fp, fp, r3
   1c0a8:	ldr	r2, [sp, #132]	; 0x84
   1c0ac:	ldr	r3, [sp, #124]	; 0x7c
   1c0b0:	add	r7, r1, r7
   1c0b4:	eor	r9, r3, r2
   1c0b8:	add	r5, r7, r5
   1c0bc:	ldr	r3, [sp, #156]	; 0x9c
   1c0c0:	ldr	r7, [pc, #3020]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c0c4:	ror	sl, sl, #31
   1c0c8:	add	lr, lr, r4, ror #27
   1c0cc:	ldr	r2, [sp, #136]	; 0x88
   1c0d0:	ror	r4, r4, #2
   1c0d4:	eor	r9, r9, r3
   1c0d8:	add	r7, sl, r7
   1c0dc:	ldr	r3, [sp, #128]	; 0x80
   1c0e0:	eor	r8, r6, r4
   1c0e4:	add	r7, r7, r6
   1c0e8:	ldr	r6, [sp, #12]
   1c0ec:	add	ip, ip, lr, ror #27
   1c0f0:	str	r0, [sp, #16]
   1c0f4:	eor	fp, fp, r0
   1c0f8:	eor	r8, r8, lr
   1c0fc:	mov	r0, sl
   1c100:	ror	lr, lr, #2
   1c104:	eor	sl, r3, r2
   1c108:	add	r8, r8, r5
   1c10c:	eor	sl, sl, r6
   1c110:	eor	r5, r4, lr
   1c114:	ldr	r6, [pc, #2936]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c118:	add	r8, r8, ip, ror #27
   1c11c:	ror	fp, fp, #31
   1c120:	eor	r5, r5, ip
   1c124:	ror	ip, ip, #2
   1c128:	mov	r2, fp
   1c12c:	add	r6, fp, r6
   1c130:	ldr	r3, [sp, #132]	; 0x84
   1c134:	add	r7, r5, r7
   1c138:	ldr	fp, [sp, #140]	; 0x8c
   1c13c:	eor	r5, lr, ip
   1c140:	add	r4, r6, r4
   1c144:	eor	r6, r5, r8
   1c148:	ldr	r5, [sp, #4]
   1c14c:	eor	r9, r9, r1
   1c150:	eor	fp, r3, fp
   1c154:	eor	fp, fp, r5
   1c158:	ldr	r5, [pc, #2868]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c15c:	add	r7, r7, r8, ror #27
   1c160:	ror	r9, r9, #31
   1c164:	ror	r8, r8, #2
   1c168:	add	r5, r9, r5
   1c16c:	add	r6, r6, r4
   1c170:	eor	r4, ip, r8
   1c174:	add	lr, r5, lr
   1c178:	eor	sl, sl, r0
   1c17c:	eor	r5, r4, r7
   1c180:	str	r9, [sp, #24]
   1c184:	ldr	r3, [sp, #136]	; 0x88
   1c188:	ldr	r9, [sp, #144]	; 0x90
   1c18c:	add	r5, r5, lr
   1c190:	ldr	lr, [pc, #2812]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c194:	ror	sl, sl, #31
   1c198:	eor	fp, fp, r2
   1c19c:	str	r1, [sp, #20]
   1c1a0:	add	lr, sl, lr
   1c1a4:	ldr	r1, [sp, #148]	; 0x94
   1c1a8:	eor	r9, r3, r9
   1c1ac:	mov	r3, sl
   1c1b0:	ldr	sl, [sp, #140]	; 0x8c
   1c1b4:	ldr	r4, [sp, #8]
   1c1b8:	ror	fp, fp, #31
   1c1bc:	eor	sl, sl, r1
   1c1c0:	mov	r1, fp
   1c1c4:	ldr	fp, [sp, #24]
   1c1c8:	eor	r9, r9, r4
   1c1cc:	eor	r9, r9, fp
   1c1d0:	ldr	fp, [sp, #16]
   1c1d4:	add	r6, r6, r7, ror #27
   1c1d8:	eor	sl, sl, fp
   1c1dc:	ror	r7, r7, #2
   1c1e0:	ldr	fp, [pc, #2732]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c1e4:	eor	r4, r8, r7
   1c1e8:	add	ip, lr, ip
   1c1ec:	str	r1, [sp, #28]
   1c1f0:	eor	lr, r4, r6
   1c1f4:	add	fp, r1, fp
   1c1f8:	ldr	r4, [sp, #152]	; 0x98
   1c1fc:	ldr	r1, [sp, #144]	; 0x90
   1c200:	add	r5, r5, r6, ror #27
   1c204:	eor	r4, r1, r4
   1c208:	ror	r6, r6, #2
   1c20c:	ldr	r1, [sp, #20]
   1c210:	eor	sl, sl, r3
   1c214:	add	r8, fp, r8
   1c218:	add	lr, lr, ip
   1c21c:	ldr	fp, [sp, #28]
   1c220:	eor	ip, r7, r6
   1c224:	ror	r9, r9, #31
   1c228:	eor	ip, ip, r5
   1c22c:	eor	r4, r4, r1
   1c230:	ror	sl, sl, #31
   1c234:	ldr	r1, [sp, #148]	; 0x94
   1c238:	add	ip, ip, r8
   1c23c:	str	r9, [sp, #32]
   1c240:	mov	r8, r9
   1c244:	eor	r4, r4, fp
   1c248:	ldr	r9, [pc, #2628]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c24c:	mov	fp, sl
   1c250:	ldr	sl, [sp, #156]	; 0x9c
   1c254:	add	lr, lr, r5, ror #27
   1c258:	add	r9, r8, r9
   1c25c:	ror	r5, r5, #2
   1c260:	eor	sl, r1, sl
   1c264:	ror	r4, r4, #31
   1c268:	str	r4, [sp]
   1c26c:	str	r0, [sp, #36]	; 0x24
   1c270:	eor	r8, r6, r5
   1c274:	add	r7, r9, r7
   1c278:	ldr	r1, [sp, #152]	; 0x98
   1c27c:	ldr	r4, [sp, #12]
   1c280:	ldr	r9, [sp, #32]
   1c284:	eor	sl, sl, r0
   1c288:	mov	r0, fp
   1c28c:	ldr	fp, [pc, #2560]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c290:	add	ip, ip, lr, ror #27
   1c294:	eor	r8, r8, lr
   1c298:	ror	lr, lr, #2
   1c29c:	add	fp, r0, fp
   1c2a0:	add	r8, r8, r7
   1c2a4:	eor	r4, r1, r4
   1c2a8:	eor	r7, r5, lr
   1c2ac:	eor	sl, sl, r9
   1c2b0:	add	r6, fp, r6
   1c2b4:	eor	r7, r7, ip
   1c2b8:	eor	r4, r4, r2
   1c2bc:	add	r7, r7, r6
   1c2c0:	eor	r4, r4, r0
   1c2c4:	ldr	r6, [sp]
   1c2c8:	ror	sl, sl, #31
   1c2cc:	ldr	r9, [pc, #2496]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c2d0:	str	r0, [sp, #48]	; 0x30
   1c2d4:	ldr	r1, [sp, #156]	; 0x9c
   1c2d8:	mov	r0, sl
   1c2dc:	ldr	sl, [sp, #4]
   1c2e0:	add	r9, r6, r9
   1c2e4:	ldr	fp, [sp, #24]
   1c2e8:	ror	r4, r4, #31
   1c2ec:	add	r5, r9, r5
   1c2f0:	eor	sl, r1, sl
   1c2f4:	mov	r9, r4
   1c2f8:	ldr	r4, [sp]
   1c2fc:	eor	sl, sl, fp
   1c300:	eor	sl, sl, r4
   1c304:	ldr	r1, [sp, #8]
   1c308:	ldr	r4, [sp, #12]
   1c30c:	ldr	fp, [pc, #2432]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c310:	eor	r4, r4, r1
   1c314:	add	r8, r8, ip, ror #27
   1c318:	add	fp, r0, fp
   1c31c:	ror	ip, ip, #2
   1c320:	str	r3, [sp, #12]
   1c324:	eor	r4, r4, r3
   1c328:	ror	r3, sl, #31
   1c32c:	eor	r6, lr, ip
   1c330:	mov	sl, r3
   1c334:	add	lr, fp, lr
   1c338:	ldr	r3, [sp, #4]
   1c33c:	ldr	fp, [sp, #16]
   1c340:	add	r7, r7, r8, ror #27
   1c344:	eor	r6, r6, r8
   1c348:	ror	r8, r8, #2
   1c34c:	mov	r1, r9
   1c350:	add	r6, r6, r5
   1c354:	eor	r3, r3, fp
   1c358:	eor	r5, ip, r8
   1c35c:	ldr	fp, [sp, #28]
   1c360:	ldr	r9, [pc, #2348]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c364:	add	r6, r6, r7, ror #27
   1c368:	eor	r5, r5, r7
   1c36c:	eor	r4, r4, r0
   1c370:	ror	r7, r7, #2
   1c374:	add	r9, r1, r9
   1c378:	add	r5, r5, lr
   1c37c:	eor	r3, r3, fp
   1c380:	eor	lr, r8, r7
   1c384:	mov	fp, sl
   1c388:	ldr	sl, [pc, #2308]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c38c:	add	r5, r5, r6, ror #27
   1c390:	add	ip, r9, ip
   1c394:	eor	lr, lr, r6
   1c398:	ror	r4, r4, #31
   1c39c:	ror	r6, r6, #2
   1c3a0:	mov	r9, r4
   1c3a4:	add	sl, fp, sl
   1c3a8:	eor	r3, r3, r1
   1c3ac:	add	lr, lr, ip
   1c3b0:	str	r1, [sp, #60]	; 0x3c
   1c3b4:	eor	ip, r7, r6
   1c3b8:	ldr	r1, [sp, #20]
   1c3bc:	ldr	r4, [sp, #8]
   1c3c0:	eor	ip, ip, r5
   1c3c4:	add	r8, sl, r8
   1c3c8:	eor	r4, r4, r1
   1c3cc:	str	r9, [sp, #4]
   1c3d0:	add	r8, ip, r8
   1c3d4:	mov	ip, r9
   1c3d8:	ldr	r9, [pc, #2228]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c3dc:	str	r0, [sp, #52]	; 0x34
   1c3e0:	mov	r0, r4
   1c3e4:	ldr	r4, [sp, #32]
   1c3e8:	add	r9, ip, r9
   1c3ec:	ror	ip, r3, #31
   1c3f0:	ldr	sl, [sp, #36]	; 0x24
   1c3f4:	mov	r3, ip
   1c3f8:	eor	r0, r0, r4
   1c3fc:	ldr	ip, [sp, #16]
   1c400:	add	lr, lr, r5, ror #27
   1c404:	eor	r0, r0, fp
   1c408:	ror	r5, r5, #2
   1c40c:	eor	r4, r6, r5
   1c410:	eor	ip, ip, sl
   1c414:	eor	r4, r4, lr
   1c418:	mov	r1, ip
   1c41c:	add	r7, r9, r7
   1c420:	ldr	ip, [sp, #48]	; 0x30
   1c424:	ror	r0, r0, #31
   1c428:	add	r7, r4, r7
   1c42c:	mov	r4, r0
   1c430:	ldr	r0, [sp, #4]
   1c434:	eor	r1, r1, ip
   1c438:	eor	r1, r1, r0
   1c43c:	ldr	r0, [sp, #20]
   1c440:	ldr	ip, [pc, #2124]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c444:	add	r8, r8, lr, ror #27
   1c448:	eor	r0, r0, r2
   1c44c:	ror	lr, lr, #2
   1c450:	mov	r9, r3
   1c454:	add	ip, r3, ip
   1c458:	str	fp, [sp, #64]	; 0x40
   1c45c:	eor	r3, r5, lr
   1c460:	mov	fp, r2
   1c464:	mov	r2, r0
   1c468:	ldr	r0, [sp]
   1c46c:	eor	r3, r3, r8
   1c470:	add	r6, ip, r6
   1c474:	eor	r2, r2, r0
   1c478:	add	r6, r3, r6
   1c47c:	str	r4, [sp, #36]	; 0x24
   1c480:	mov	r3, r4
   1c484:	ldr	r4, [pc, #2056]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c488:	add	r7, r7, r8, ror #27
   1c48c:	eor	r2, r2, r9
   1c490:	ror	r8, r8, #2
   1c494:	str	r9, [sp, #8]
   1c498:	add	r4, r3, r4
   1c49c:	ldr	r9, [sp, #24]
   1c4a0:	eor	r0, lr, r8
   1c4a4:	ror	r1, r1, #31
   1c4a8:	mov	ip, r1
   1c4ac:	eor	r0, r0, r7
   1c4b0:	ldr	r3, [sp, #52]	; 0x34
   1c4b4:	add	r5, r4, r5
   1c4b8:	ror	r2, r2, #31
   1c4bc:	mov	r4, ip
   1c4c0:	eor	r1, sl, r9
   1c4c4:	add	r5, r0, r5
   1c4c8:	ldr	ip, [pc, #1988]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c4cc:	mov	r0, r2
   1c4d0:	ldr	r2, [sp, #36]	; 0x24
   1c4d4:	add	r6, r6, r7, ror #27
   1c4d8:	ldr	sl, [sp, #12]
   1c4dc:	ror	r7, r7, #2
   1c4e0:	eor	r1, r1, r3
   1c4e4:	add	ip, r4, ip
   1c4e8:	eor	r3, r8, r7
   1c4ec:	eor	r1, r1, r2
   1c4f0:	ldr	r2, [sp, #60]	; 0x3c
   1c4f4:	eor	r3, r3, r6
   1c4f8:	eor	fp, fp, sl
   1c4fc:	add	lr, ip, lr
   1c500:	str	r0, [sp, #44]	; 0x2c
   1c504:	eor	fp, fp, r2
   1c508:	add	lr, r3, lr
   1c50c:	mov	r3, r0
   1c510:	ldr	r0, [pc, #1916]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c514:	add	r5, r5, r6, ror #27
   1c518:	eor	fp, fp, r4
   1c51c:	ror	r6, r6, #2
   1c520:	ldr	ip, [sp, #28]
   1c524:	add	r0, r3, r0
   1c528:	eor	r2, r7, r6
   1c52c:	ror	r1, r1, #31
   1c530:	mov	r3, r1
   1c534:	eor	r2, r2, r5
   1c538:	ldr	r1, [sp, #64]	; 0x40
   1c53c:	add	r8, r0, r8
   1c540:	ror	fp, fp, #31
   1c544:	eor	r9, r9, ip
   1c548:	add	r8, r2, r8
   1c54c:	mov	r2, fp
   1c550:	ldr	fp, [sp, #44]	; 0x2c
   1c554:	eor	r9, r9, r1
   1c558:	eor	r9, r9, fp
   1c55c:	ldr	r1, [pc, #1840]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c560:	str	r4, [sp, #40]	; 0x28
   1c564:	ldr	r4, [sp, #32]
   1c568:	str	r3, [sp, #12]
   1c56c:	add	r1, r3, r1
   1c570:	ldr	fp, [sp, #4]
   1c574:	ror	r9, r9, #31
   1c578:	add	lr, lr, r5, ror #27
   1c57c:	add	r7, r1, r7
   1c580:	ror	r5, r5, #2
   1c584:	mov	r1, r9
   1c588:	eor	sl, sl, r4
   1c58c:	ldr	r9, [sp, #12]
   1c590:	eor	r3, r6, r5
   1c594:	eor	sl, sl, fp
   1c598:	ldr	r0, [pc, #1780]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c59c:	add	r8, r8, lr, ror #27
   1c5a0:	eor	r3, r3, lr
   1c5a4:	eor	sl, sl, r9
   1c5a8:	ror	lr, lr, #2
   1c5ac:	ldr	r9, [sp, #48]	; 0x30
   1c5b0:	str	r2, [sp, #16]
   1c5b4:	add	r0, r2, r0
   1c5b8:	eor	r2, r5, lr
   1c5bc:	eor	r2, r2, r8
   1c5c0:	eor	fp, ip, r9
   1c5c4:	add	r6, r0, r6
   1c5c8:	ldr	ip, [sp, #8]
   1c5cc:	add	r7, r3, r7
   1c5d0:	add	r6, r2, r6
   1c5d4:	ror	sl, sl, #31
   1c5d8:	mov	r2, r1
   1c5dc:	ldr	r1, [pc, #1712]	; 1cc94 <__assert_fail@plt+0xb9a8>
   1c5e0:	add	r7, r7, r8, ror #27
   1c5e4:	eor	fp, fp, ip
   1c5e8:	ror	r8, r8, #2
   1c5ec:	mov	ip, sl
   1c5f0:	ldr	sl, [sp, #16]
   1c5f4:	add	r1, r2, r1
   1c5f8:	eor	r3, lr, r8
   1c5fc:	add	r6, r6, r7, ror #27
   1c600:	eor	r3, r3, r7
   1c604:	eor	fp, fp, sl
   1c608:	add	r5, r1, r5
   1c60c:	add	r5, r3, r5
   1c610:	add	r1, r5, r6, ror #27
   1c614:	ldr	r0, [sp]
   1c618:	ror	r5, fp, #31
   1c61c:	mov	fp, r5
   1c620:	ldr	r5, [sp, #36]	; 0x24
   1c624:	eor	r4, r4, r0
   1c628:	eor	r4, r4, r5
   1c62c:	ldr	r3, [pc, #1636]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c630:	ror	r7, r7, #2
   1c634:	eor	r4, r4, r2
   1c638:	str	r2, [sp, #48]	; 0x30
   1c63c:	mov	r2, r9
   1c640:	ldr	r9, [sp, #52]	; 0x34
   1c644:	add	r3, ip, r3
   1c648:	orr	r0, r6, r7
   1c64c:	str	ip, [sp, #20]
   1c650:	and	r0, r0, r8
   1c654:	ror	ip, r6, #2
   1c658:	eor	sl, r2, r9
   1c65c:	add	lr, r3, lr
   1c660:	and	r6, r6, r7
   1c664:	ldr	r2, [pc, #1580]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c668:	orr	r6, r0, r6
   1c66c:	add	lr, lr, r1, ror #27
   1c670:	add	lr, r6, lr
   1c674:	str	fp, [sp, #24]
   1c678:	add	r2, fp, r2
   1c67c:	ror	r6, r4, #31
   1c680:	ldr	fp, [sp, #40]	; 0x28
   1c684:	mov	r5, r6
   1c688:	ldr	r6, [sp, #20]
   1c68c:	orr	r3, r1, ip
   1c690:	eor	sl, sl, fp
   1c694:	and	r0, r1, ip
   1c698:	and	r3, r3, r7
   1c69c:	eor	sl, sl, r6
   1c6a0:	orr	r3, r3, r0
   1c6a4:	add	r8, r2, r8
   1c6a8:	ldr	r0, [sp]
   1c6ac:	ldr	fp, [sp, #60]	; 0x3c
   1c6b0:	add	r8, r3, r8
   1c6b4:	ror	r6, sl, #31
   1c6b8:	add	r3, r5, #-1895825408	; 0x8f000000
   1c6bc:	ror	r1, r1, #2
   1c6c0:	str	r6, [sp]
   1c6c4:	add	r3, r3, #1802240	; 0x1b8000
   1c6c8:	ldr	r6, [sp, #44]	; 0x2c
   1c6cc:	add	r2, r8, lr, ror #27
   1c6d0:	eor	r4, r0, fp
   1c6d4:	ldr	r8, [sp, #24]
   1c6d8:	orr	r0, lr, r1
   1c6dc:	add	r3, r3, #15552	; 0x3cc0
   1c6e0:	and	r0, r0, ip
   1c6e4:	str	r5, [sp, #28]
   1c6e8:	add	r3, r3, #28
   1c6ec:	ror	r5, lr, #2
   1c6f0:	eor	r4, r4, r6
   1c6f4:	and	lr, lr, r1
   1c6f8:	eor	r4, r4, r8
   1c6fc:	orr	lr, r0, lr
   1c700:	ldr	r8, [sp, #64]	; 0x40
   1c704:	add	r7, r3, r7
   1c708:	ldr	r0, [sp]
   1c70c:	orr	r3, r2, r5
   1c710:	add	r7, r7, r2, ror #27
   1c714:	add	r7, lr, r7
   1c718:	and	r6, r2, r5
   1c71c:	eor	sl, r9, r8
   1c720:	ror	lr, r4, #31
   1c724:	ldr	r9, [sp, #12]
   1c728:	and	r3, r3, r1
   1c72c:	add	r0, r0, #-1895825408	; 0x8f000000
   1c730:	orr	r3, r3, r6
   1c734:	add	r0, r0, #1802240	; 0x1b8000
   1c738:	mov	r6, lr
   1c73c:	ldr	lr, [sp, #28]
   1c740:	eor	sl, sl, r9
   1c744:	add	r0, r0, #15552	; 0x3cc0
   1c748:	add	r0, r0, #28
   1c74c:	eor	sl, sl, lr
   1c750:	ldr	r9, [sp, #4]
   1c754:	ror	r2, r2, #2
   1c758:	add	ip, r0, ip
   1c75c:	add	r0, r3, ip
   1c760:	ror	lr, sl, #31
   1c764:	orr	ip, r7, r2
   1c768:	ldr	sl, [sp, #16]
   1c76c:	mov	r4, fp
   1c770:	add	r0, r0, r7, ror #27
   1c774:	mov	fp, r6
   1c778:	str	lr, [sp, #4]
   1c77c:	and	ip, ip, r5
   1c780:	ldr	lr, [sp]
   1c784:	eor	r4, r4, r9
   1c788:	add	r3, r6, #-1895825408	; 0x8f000000
   1c78c:	ror	r6, r7, #2
   1c790:	and	r7, r7, r2
   1c794:	orr	r7, ip, r7
   1c798:	eor	r4, r4, sl
   1c79c:	ldr	ip, [sp, #4]
   1c7a0:	eor	r4, r4, lr
   1c7a4:	add	r3, r3, #1802240	; 0x1b8000
   1c7a8:	ldr	lr, [sp, #8]
   1c7ac:	add	r3, r3, #15552	; 0x3cc0
   1c7b0:	add	ip, ip, #-1895825408	; 0x8f000000
   1c7b4:	eor	sl, r8, lr
   1c7b8:	add	r3, r3, #28
   1c7bc:	ldr	r8, [sp, #48]	; 0x30
   1c7c0:	add	ip, ip, #1802240	; 0x1b8000
   1c7c4:	add	r1, r3, r1
   1c7c8:	add	ip, ip, #15552	; 0x3cc0
   1c7cc:	orr	r3, r0, r6
   1c7d0:	and	lr, r0, r6
   1c7d4:	add	ip, ip, #28
   1c7d8:	and	r3, r3, r2
   1c7dc:	eor	sl, sl, r8
   1c7e0:	add	r5, ip, r5
   1c7e4:	eor	sl, sl, fp
   1c7e8:	orr	r3, r3, lr
   1c7ec:	add	lr, r3, r5
   1c7f0:	add	r1, r1, r0, ror #27
   1c7f4:	ror	r4, r4, #31
   1c7f8:	ldr	r3, [pc, #1176]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c7fc:	add	r1, r7, r1
   1c800:	mov	r8, r4
   1c804:	ldr	r7, [sp, #36]	; 0x24
   1c808:	str	fp, [sp, #52]	; 0x34
   1c80c:	ror	fp, r0, #2
   1c810:	ror	r0, sl, #31
   1c814:	mov	sl, r0
   1c818:	add	r3, r8, r3
   1c81c:	ldr	r0, [sp, #20]
   1c820:	eor	r4, r9, r7
   1c824:	add	r2, r3, r2
   1c828:	ldr	r3, [sp, #4]
   1c82c:	eor	r4, r4, r0
   1c830:	eor	r4, r4, r3
   1c834:	ldr	r0, [sp, #40]	; 0x28
   1c838:	ldr	r3, [sp, #8]
   1c83c:	str	r8, [sp, #32]
   1c840:	eor	r3, r3, r0
   1c844:	ldr	r0, [pc, #1100]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c848:	ldr	r8, [sp, #24]
   1c84c:	ror	r4, r4, #31
   1c850:	str	sl, [sp, #36]	; 0x24
   1c854:	add	r0, sl, r0
   1c858:	mov	sl, r4
   1c85c:	ldr	r4, [sp, #32]
   1c860:	add	lr, lr, r1, ror #27
   1c864:	ror	r9, r1, #2
   1c868:	orr	r5, r1, fp
   1c86c:	eor	r3, r3, r8
   1c870:	and	r5, r5, r6
   1c874:	orr	ip, lr, r9
   1c878:	and	r1, r1, fp
   1c87c:	eor	r3, r3, r4
   1c880:	orr	r1, r5, r1
   1c884:	add	r2, r2, lr, ror #27
   1c888:	and	r5, lr, r9
   1c88c:	and	ip, ip, fp
   1c890:	add	r2, r1, r2
   1c894:	orr	ip, ip, r5
   1c898:	ror	r3, r3, #31
   1c89c:	mov	r5, r7
   1c8a0:	ldr	r1, [pc, #1008]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c8a4:	ldr	r7, [sp, #44]	; 0x2c
   1c8a8:	str	r3, [sp, #44]	; 0x2c
   1c8ac:	ldr	r3, [sp, #28]
   1c8b0:	ror	lr, lr, #2
   1c8b4:	add	r6, r0, r6
   1c8b8:	add	r1, sl, r1
   1c8bc:	eor	r0, r5, r7
   1c8c0:	eor	r8, r0, r3
   1c8c4:	orr	r5, r2, lr
   1c8c8:	add	r0, r1, fp
   1c8cc:	add	ip, ip, r6
   1c8d0:	ldr	fp, [sp, #40]	; 0x28
   1c8d4:	ldr	r1, [sp, #12]
   1c8d8:	add	ip, ip, r2, ror #27
   1c8dc:	ror	r4, r2, #2
   1c8e0:	and	r5, r5, r9
   1c8e4:	ldr	r6, [sp, #36]	; 0x24
   1c8e8:	and	r2, r2, lr
   1c8ec:	orr	r2, r5, r2
   1c8f0:	eor	r1, fp, r1
   1c8f4:	ldr	r5, [pc, #924]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c8f8:	ldr	fp, [sp, #44]	; 0x2c
   1c8fc:	eor	r8, r8, r6
   1c900:	add	r5, fp, r5
   1c904:	add	r0, r0, ip, ror #27
   1c908:	ldr	fp, [sp]
   1c90c:	add	r0, r2, r0
   1c910:	ror	r2, r8, #31
   1c914:	orr	r3, ip, r4
   1c918:	str	r2, [sp, #8]
   1c91c:	eor	r1, r1, fp
   1c920:	ldr	r2, [sp, #16]
   1c924:	and	r6, ip, r4
   1c928:	eor	r1, r1, sl
   1c92c:	and	r3, r3, lr
   1c930:	add	r9, r5, r9
   1c934:	eor	r8, r7, r2
   1c938:	orr	r3, r3, r6
   1c93c:	ldr	r2, [sp, #8]
   1c940:	ldr	r7, [pc, #848]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1c944:	add	r3, r3, r9
   1c948:	ror	r9, r1, #31
   1c94c:	ror	ip, ip, #2
   1c950:	add	r7, r2, r7
   1c954:	mov	r2, r9
   1c958:	ldr	r9, [sp, #52]	; 0x34
   1c95c:	add	r3, r3, r0, ror #27
   1c960:	ror	r6, r0, #2
   1c964:	orr	r5, r0, ip
   1c968:	and	r5, r5, r4
   1c96c:	ldr	r1, [sp, #12]
   1c970:	eor	r8, r8, r9
   1c974:	add	lr, r7, lr
   1c978:	orr	r9, r3, r6
   1c97c:	ldr	r7, [sp, #48]	; 0x30
   1c980:	and	r0, r0, ip
   1c984:	add	lr, lr, r3, ror #27
   1c988:	str	r2, [sp, #12]
   1c98c:	orr	r0, r5, r0
   1c990:	add	r5, r2, #-1895825408	; 0x8f000000
   1c994:	and	r2, r9, ip
   1c998:	ldr	r9, [sp, #4]
   1c99c:	add	r0, r0, lr
   1c9a0:	eor	r1, r1, r7
   1c9a4:	ldr	lr, [sp, #8]
   1c9a8:	add	r5, r5, #1802240	; 0x1b8000
   1c9ac:	eor	r1, r1, r9
   1c9b0:	add	r5, r5, #15552	; 0x3cc0
   1c9b4:	ldr	fp, [sp, #44]	; 0x2c
   1c9b8:	and	r7, r3, r6
   1c9bc:	add	r5, r5, #28
   1c9c0:	eor	r1, r1, lr
   1c9c4:	add	r4, r5, r4
   1c9c8:	orr	r2, r2, r7
   1c9cc:	ldr	lr, [sp, #16]
   1c9d0:	eor	r8, r8, fp
   1c9d4:	add	r2, r2, r4
   1c9d8:	ror	r1, r1, #31
   1c9dc:	ldr	r4, [sp, #20]
   1c9e0:	mov	r9, r1
   1c9e4:	ldr	r1, [sp, #32]
   1c9e8:	ror	r5, r8, #31
   1c9ec:	ldr	r7, [sp, #12]
   1c9f0:	eor	r8, lr, r4
   1c9f4:	eor	r8, r8, r1
   1c9f8:	eor	r8, r8, r7
   1c9fc:	ldr	r1, [sp, #24]
   1ca00:	ldr	r7, [sp, #48]	; 0x30
   1ca04:	ldr	lr, [pc, #652]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1ca08:	ror	r3, r3, #2
   1ca0c:	eor	r1, r7, r1
   1ca10:	add	r7, r9, #-1895825408	; 0x8f000000
   1ca14:	add	r2, r2, r0, ror #27
   1ca18:	ror	r4, r0, #2
   1ca1c:	str	r5, [sp, #16]
   1ca20:	add	lr, r5, lr
   1ca24:	add	r7, r7, #1802240	; 0x1b8000
   1ca28:	orr	r5, r0, r3
   1ca2c:	add	ip, lr, ip
   1ca30:	and	r0, r0, r3
   1ca34:	orr	lr, r2, r4
   1ca38:	and	r5, r5, r6
   1ca3c:	add	r7, r7, #15552	; 0x3cc0
   1ca40:	add	ip, ip, r2, ror #27
   1ca44:	str	r9, [sp, #40]	; 0x28
   1ca48:	orr	r5, r5, r0
   1ca4c:	and	r9, r2, r4
   1ca50:	ldr	r0, [sp, #36]	; 0x24
   1ca54:	add	r7, r7, #28
   1ca58:	and	lr, lr, r3
   1ca5c:	add	r5, r5, ip
   1ca60:	orr	lr, lr, r9
   1ca64:	ldr	ip, [sp, #16]
   1ca68:	add	r6, r7, r6
   1ca6c:	eor	r1, r1, r0
   1ca70:	add	r6, lr, r6
   1ca74:	ldr	r0, [sp, #20]
   1ca78:	ldr	lr, [sp, #28]
   1ca7c:	eor	r1, r1, ip
   1ca80:	ror	r2, r2, #2
   1ca84:	eor	ip, r0, lr
   1ca88:	ldr	lr, [pc, #520]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1ca8c:	ror	r8, r8, #31
   1ca90:	orr	r0, r5, r2
   1ca94:	ror	r7, r1, #31
   1ca98:	add	r6, r6, r5, ror #27
   1ca9c:	str	r7, [sp, #20]
   1caa0:	mov	r9, r8
   1caa4:	add	lr, r8, lr
   1caa8:	and	r0, r0, r4
   1caac:	ror	r8, r5, #2
   1cab0:	and	r5, r5, r2
   1cab4:	ldr	r7, [sp, #40]	; 0x28
   1cab8:	orr	r0, r0, r5
   1cabc:	ldr	r5, [sp, #20]
   1cac0:	eor	ip, ip, sl
   1cac4:	ldr	r1, [sp, #24]
   1cac8:	eor	ip, ip, r7
   1cacc:	add	r5, r5, #-1895825408	; 0x8f000000
   1cad0:	ldr	r7, [sp]
   1cad4:	add	r5, r5, #1802240	; 0x1b8000
   1cad8:	add	lr, lr, r3
   1cadc:	eor	r1, r1, r7
   1cae0:	orr	r3, r6, r8
   1cae4:	add	r5, r5, #15552	; 0x3cc0
   1cae8:	and	r7, r6, r8
   1caec:	eor	r1, r1, fp
   1caf0:	add	r5, r5, #28
   1caf4:	and	r3, r3, r2
   1caf8:	add	lr, lr, r6, ror #27
   1cafc:	orr	r3, r3, r7
   1cb00:	add	r4, r5, r4
   1cb04:	str	r9, [sp, #44]	; 0x2c
   1cb08:	eor	r9, r1, r9
   1cb0c:	add	r0, r0, lr
   1cb10:	add	r5, r3, r4
   1cb14:	ldr	lr, [sp, #28]
   1cb18:	ror	ip, ip, #31
   1cb1c:	ldr	r3, [sp, #52]	; 0x34
   1cb20:	mov	r7, ip
   1cb24:	ldr	r4, [sp, #8]
   1cb28:	ror	ip, r6, #2
   1cb2c:	ror	r6, r9, #31
   1cb30:	mov	r9, r6
   1cb34:	eor	r3, lr, r3
   1cb38:	ldr	r6, [sp, #20]
   1cb3c:	add	lr, r7, #-1895825408	; 0x8f000000
   1cb40:	eor	r3, r3, r4
   1cb44:	eor	r3, r3, r6
   1cb48:	add	lr, lr, #1802240	; 0x1b8000
   1cb4c:	ldm	sp, {r4, r6}
   1cb50:	add	lr, lr, #15552	; 0x3cc0
   1cb54:	add	r5, r5, r0, ror #27
   1cb58:	orr	r1, r0, ip
   1cb5c:	str	r7, [sp, #24]
   1cb60:	add	lr, lr, #28
   1cb64:	ror	r7, r0, #2
   1cb68:	add	r2, lr, r2
   1cb6c:	and	r0, r0, ip
   1cb70:	orr	lr, r5, r7
   1cb74:	and	r1, r1, r8
   1cb78:	eor	r4, r4, r6
   1cb7c:	ldr	r6, [pc, #276]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1cb80:	str	r9, [sp]
   1cb84:	orr	r1, r1, r0
   1cb88:	and	r0, lr, ip
   1cb8c:	ldr	lr, [sp, #12]
   1cb90:	add	r2, r2, r5, ror #27
   1cb94:	add	r6, r9, r6
   1cb98:	ror	r3, r3, #31
   1cb9c:	and	r9, r5, r7
   1cba0:	add	r1, r1, r2
   1cba4:	orr	r0, r0, r9
   1cba8:	eor	r4, r4, lr
   1cbac:	ldr	r9, [sp, #52]	; 0x34
   1cbb0:	mov	lr, r3
   1cbb4:	ldr	r2, [sp, #32]
   1cbb8:	ldr	r3, [sp, #24]
   1cbbc:	add	r8, r6, r8
   1cbc0:	eor	r4, r4, r3
   1cbc4:	eor	r2, r9, r2
   1cbc8:	add	r9, r0, r8
   1cbcc:	ldr	r8, [sp, #16]
   1cbd0:	ror	r4, r4, #31
   1cbd4:	eor	r2, r2, r8
   1cbd8:	ldr	r6, [pc, #184]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1cbdc:	ror	r8, r1, #2
   1cbe0:	str	r8, [sp, #28]
   1cbe4:	mov	r8, r4
   1cbe8:	ldr	r4, [sp]
   1cbec:	add	r6, lr, r6
   1cbf0:	ldr	r0, [sp, #4]
   1cbf4:	eor	r2, r2, r4
   1cbf8:	add	r6, r6, ip
   1cbfc:	ldr	r4, [sp, #36]	; 0x24
   1cc00:	ldr	ip, [sp, #28]
   1cc04:	add	r9, r9, r1, ror #27
   1cc08:	ror	r5, r5, #2
   1cc0c:	str	lr, [sp, #24]
   1cc10:	eor	r0, r0, r4
   1cc14:	orr	lr, r1, r5
   1cc18:	orr	r4, r9, ip
   1cc1c:	ldr	ip, [sp, #40]	; 0x28
   1cc20:	and	r1, r1, r5
   1cc24:	and	lr, lr, r7
   1cc28:	eor	r0, r0, ip
   1cc2c:	orr	lr, lr, r1
   1cc30:	ldr	ip, [pc, #96]	; 1cc98 <__assert_fail@plt+0xb9ac>
   1cc34:	ldr	r1, [sp, #28]
   1cc38:	str	r8, [sp, #4]
   1cc3c:	add	ip, r8, ip
   1cc40:	and	r8, r9, r1
   1cc44:	ldr	r1, [sp, #24]
   1cc48:	add	r6, r6, r9, ror #27
   1cc4c:	eor	r0, r0, r1
   1cc50:	ldr	r1, [sp, #32]
   1cc54:	add	lr, lr, r6
   1cc58:	and	r4, r4, r5
   1cc5c:	ror	r6, r9, #2
   1cc60:	ldr	r9, [sp, #44]	; 0x2c
   1cc64:	orr	r4, r4, r8
   1cc68:	eor	r1, r1, sl
   1cc6c:	add	ip, ip, r7
   1cc70:	eor	r1, r1, r9
   1cc74:	add	ip, r4, ip
   1cc78:	ldr	r9, [sp, #28]
   1cc7c:	ldr	r4, [pc, #24]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1cc80:	ror	r2, r2, #31
   1cc84:	eor	r8, r9, r6
   1cc88:	add	r4, r2, r4
   1cc8c:	b	1cca0 <__assert_fail@plt+0xb9b4>
   1cc90:	bpl	fe0bb2fc <optarg@@GLIBC_2.4+0xfe06d154>
   1cc94:	vfnmsvs.f64	d30, d25, d17
   1cc98:	svchi	0x001bbcdc
   1cc9c:	bgt	18cd3fc <optarg@@GLIBC_2.4+0x187f254>
   1cca0:	ldr	r9, [sp, #4]
   1cca4:	ldr	r7, [sp, #36]	; 0x24
   1cca8:	add	r5, r4, r5
   1ccac:	ldr	r4, [sp, #20]
   1ccb0:	eor	r1, r1, r9
   1ccb4:	eor	r9, r7, fp
   1ccb8:	eor	r7, r8, lr
   1ccbc:	ldr	r8, [sp, #8]
   1ccc0:	eor	r9, r9, r4
   1ccc4:	ldr	r4, [pc, #-48]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1ccc8:	ror	r0, r0, #31
   1cccc:	eor	r9, r9, r2
   1ccd0:	eor	r8, sl, r8
   1ccd4:	ldr	sl, [sp, #28]
   1ccd8:	add	r4, r0, r4
   1ccdc:	add	r4, r4, sl
   1cce0:	ror	sl, r9, #31
   1cce4:	ldr	r9, [sp, #12]
   1cce8:	add	ip, ip, lr, ror #27
   1ccec:	str	sl, [sp, #28]
   1ccf0:	ror	lr, lr, #2
   1ccf4:	mov	sl, fp
   1ccf8:	add	r7, r7, r5
   1ccfc:	eor	sl, sl, r9
   1cd00:	eor	r5, r6, lr
   1cd04:	ldr	r9, [pc, #-112]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1cd08:	ror	r1, r1, #31
   1cd0c:	add	r7, r7, ip, ror #27
   1cd10:	eor	r5, r5, ip
   1cd14:	ror	ip, ip, #2
   1cd18:	add	r5, r5, r4
   1cd1c:	add	r9, r1, r9
   1cd20:	eor	r4, lr, ip
   1cd24:	add	r5, r5, r7, ror #27
   1cd28:	add	r9, r9, r6
   1cd2c:	eor	r4, r4, r7
   1cd30:	ror	r6, r7, #2
   1cd34:	ldr	r7, [sp]
   1cd38:	eor	r8, r8, r3
   1cd3c:	eor	sl, sl, r7
   1cd40:	eor	r7, ip, r6
   1cd44:	mov	fp, r7
   1cd48:	ldr	r7, [sp, #28]
   1cd4c:	eor	r8, r8, r0
   1cd50:	add	r7, r7, #-905969664	; 0xca000000
   1cd54:	ror	r8, r8, #31
   1cd58:	add	r7, r7, #6422528	; 0x620000
   1cd5c:	str	r8, [sp, #96]	; 0x60
   1cd60:	add	r4, r4, r9
   1cd64:	ldr	r8, [sp, #16]
   1cd68:	eor	sl, sl, r1
   1cd6c:	ldr	r9, [sp, #8]
   1cd70:	add	r7, r7, #49408	; 0xc100
   1cd74:	add	r7, r7, #214	; 0xd6
   1cd78:	eor	r9, r9, r8
   1cd7c:	add	lr, r7, lr
   1cd80:	ror	sl, sl, #31
   1cd84:	ldr	r7, [sp, #24]
   1cd88:	add	r4, r4, r5, ror #27
   1cd8c:	mov	r8, r9
   1cd90:	ror	r9, r5, #2
   1cd94:	eor	r5, r5, fp
   1cd98:	ldr	fp, [sp, #96]	; 0x60
   1cd9c:	str	sl, [sp, #100]	; 0x64
   1cda0:	ldr	sl, [sp, #28]
   1cda4:	eor	r8, r8, r7
   1cda8:	add	lr, r5, lr
   1cdac:	eor	r8, r8, sl
   1cdb0:	ldr	r5, [sp, #12]
   1cdb4:	ldr	sl, [sp, #40]	; 0x28
   1cdb8:	add	fp, fp, #-905969664	; 0xca000000
   1cdbc:	add	fp, fp, #6422528	; 0x620000
   1cdc0:	eor	r5, r5, sl
   1cdc4:	ror	r8, r8, #31
   1cdc8:	ldr	sl, [sp, #4]
   1cdcc:	add	fp, fp, #49408	; 0xc100
   1cdd0:	str	r8, [sp, #104]	; 0x68
   1cdd4:	add	fp, fp, #214	; 0xd6
   1cdd8:	ldr	r8, [sp, #96]	; 0x60
   1cddc:	add	ip, fp, ip
   1cde0:	eor	r5, r5, sl
   1cde4:	ldr	fp, [sp, #100]	; 0x64
   1cde8:	eor	r5, r5, r8
   1cdec:	ldr	sl, [sp, #44]	; 0x2c
   1cdf0:	ldr	r8, [sp, #16]
   1cdf4:	add	fp, fp, #-905969664	; 0xca000000
   1cdf8:	eor	r7, r6, r9
   1cdfc:	ror	r5, r5, #31
   1ce00:	add	fp, fp, #6422528	; 0x620000
   1ce04:	add	lr, lr, r4, ror #27
   1ce08:	str	r5, [sp, #108]	; 0x6c
   1ce0c:	eor	r7, r7, r4
   1ce10:	ldr	r5, [sp, #100]	; 0x64
   1ce14:	ror	r4, r4, #2
   1ce18:	eor	r8, r8, sl
   1ce1c:	add	fp, fp, #49408	; 0xc100
   1ce20:	add	ip, r7, ip
   1ce24:	eor	r8, r8, r2
   1ce28:	eor	r7, r9, r4
   1ce2c:	add	fp, fp, #214	; 0xd6
   1ce30:	add	fp, fp, r6
   1ce34:	eor	r7, r7, lr
   1ce38:	eor	r8, r8, r5
   1ce3c:	add	r7, r7, fp
   1ce40:	ldr	r5, [sp, #40]	; 0x28
   1ce44:	ldr	fp, [sp, #20]
   1ce48:	ror	r8, r8, #31
   1ce4c:	str	r8, [sp, #112]	; 0x70
   1ce50:	ldr	r6, [sp, #104]	; 0x68
   1ce54:	ldr	r8, [sp, #104]	; 0x68
   1ce58:	eor	r5, r5, fp
   1ce5c:	ldr	sl, [pc, #-456]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1ce60:	eor	r5, r5, r0
   1ce64:	add	sl, r6, sl
   1ce68:	eor	r5, r5, r8
   1ce6c:	add	sl, sl, r9
   1ce70:	ldr	r8, [sp, #44]	; 0x2c
   1ce74:	ldr	r9, [sp, #108]	; 0x6c
   1ce78:	ror	r5, r5, #31
   1ce7c:	str	r5, [sp, #116]	; 0x74
   1ce80:	eor	r8, r8, r3
   1ce84:	ldr	r5, [sp, #108]	; 0x6c
   1ce88:	add	r9, r9, #-905969664	; 0xca000000
   1ce8c:	eor	r8, r8, r1
   1ce90:	add	r9, r9, #6422528	; 0x620000
   1ce94:	eor	r8, r8, r5
   1ce98:	add	r9, r9, #49408	; 0xc100
   1ce9c:	ldr	r5, [sp]
   1cea0:	add	ip, ip, lr, ror #27
   1cea4:	add	r9, r9, #214	; 0xd6
   1cea8:	ror	lr, lr, #2
   1ceac:	eor	r6, r4, lr
   1ceb0:	eor	r5, fp, r5
   1ceb4:	add	r4, r9, r4
   1ceb8:	ldr	fp, [sp, #28]
   1cebc:	ldr	r9, [sp, #112]	; 0x70
   1cec0:	ror	r8, r8, #31
   1cec4:	str	r8, [sp, #120]	; 0x78
   1cec8:	ldr	r8, [sp, #112]	; 0x70
   1cecc:	add	r7, r7, ip, ror #27
   1ced0:	eor	r6, r6, ip
   1ced4:	eor	r5, r5, fp
   1ced8:	ror	ip, ip, #2
   1cedc:	add	r9, r9, #-905969664	; 0xca000000
   1cee0:	eor	r5, r5, r8
   1cee4:	add	r6, r6, sl
   1cee8:	ldr	r8, [sp, #24]
   1ceec:	eor	sl, lr, ip
   1cef0:	add	r9, r9, #6422528	; 0x620000
   1cef4:	add	r6, r6, r7, ror #27
   1cef8:	eor	sl, sl, r7
   1cefc:	add	r9, r9, #49408	; 0xc100
   1cf00:	ror	r7, r7, #2
   1cf04:	add	r9, r9, #214	; 0xd6
   1cf08:	add	r4, sl, r4
   1cf0c:	eor	r8, r3, r8
   1cf10:	eor	sl, ip, r7
   1cf14:	ldr	r3, [sp, #96]	; 0x60
   1cf18:	eor	sl, sl, r6
   1cf1c:	add	lr, r9, lr
   1cf20:	ldr	fp, [pc, #-652]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1cf24:	ldr	r9, [sp, #116]	; 0x74
   1cf28:	add	r4, r4, r6, ror #27
   1cf2c:	add	lr, sl, lr
   1cf30:	ror	r6, r6, #2
   1cf34:	eor	r8, r8, r3
   1cf38:	ldr	sl, [pc, #-676]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1cf3c:	ldr	r3, [sp, #120]	; 0x78
   1cf40:	add	fp, r9, fp
   1cf44:	eor	r9, r7, r6
   1cf48:	eor	r9, r9, r4
   1cf4c:	add	sl, r3, sl
   1cf50:	add	ip, fp, ip
   1cf54:	ror	r3, r5, #31
   1cf58:	add	ip, r9, ip
   1cf5c:	str	r3, [sp, #124]	; 0x7c
   1cf60:	ldr	r3, [sp, #116]	; 0x74
   1cf64:	ldm	sp, {r5, r9}
   1cf68:	eor	r8, r8, r3
   1cf6c:	ldr	r3, [sp, #100]	; 0x64
   1cf70:	eor	r5, r5, r9
   1cf74:	eor	r9, r5, r3
   1cf78:	ldr	r3, [sp, #124]	; 0x7c
   1cf7c:	ldr	r5, [pc, #-744]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1cf80:	add	lr, lr, r4, ror #27
   1cf84:	add	r5, r3, r5
   1cf88:	ror	r4, r4, #2
   1cf8c:	ror	r3, r8, #31
   1cf90:	str	r3, [sp, #128]	; 0x80
   1cf94:	eor	fp, r6, r4
   1cf98:	ldr	r3, [sp, #120]	; 0x78
   1cf9c:	add	ip, ip, lr, ror #27
   1cfa0:	eor	fp, fp, lr
   1cfa4:	add	r7, sl, r7
   1cfa8:	ror	sl, lr, #2
   1cfac:	eor	r8, r9, r3
   1cfb0:	eor	lr, r4, sl
   1cfb4:	add	r7, fp, r7
   1cfb8:	ldr	r3, [sp, #24]
   1cfbc:	add	fp, r7, ip, ror #27
   1cfc0:	ror	r9, ip, #2
   1cfc4:	eor	lr, lr, ip
   1cfc8:	ldr	ip, [sp, #104]	; 0x68
   1cfcc:	eor	r3, r3, r2
   1cfd0:	eor	r3, r3, ip
   1cfd4:	ldr	ip, [sp, #128]	; 0x80
   1cfd8:	add	r6, r5, r6
   1cfdc:	add	ip, ip, #-905969664	; 0xca000000
   1cfe0:	add	ip, ip, #6422528	; 0x620000
   1cfe4:	add	ip, ip, #49408	; 0xc100
   1cfe8:	add	ip, ip, #214	; 0xd6
   1cfec:	add	r6, lr, r6
   1cff0:	ldr	lr, [sp, #4]
   1cff4:	ror	r7, r8, #31
   1cff8:	add	r4, ip, r4
   1cffc:	ldr	ip, [sp, #108]	; 0x6c
   1d000:	str	r7, [sp, #132]	; 0x84
   1d004:	eor	r8, lr, r0
   1d008:	eor	r8, r8, ip
   1d00c:	ldr	lr, [pc, #-888]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d010:	ldr	ip, [sp, #132]	; 0x84
   1d014:	ldr	r7, [sp, #124]	; 0x7c
   1d018:	add	lr, ip, lr
   1d01c:	ldr	ip, [sp, #128]	; 0x80
   1d020:	eor	r3, r3, r7
   1d024:	eor	r8, r8, ip
   1d028:	ldr	ip, [sp, #112]	; 0x70
   1d02c:	eor	r2, r2, r1
   1d030:	eor	r5, sl, r9
   1d034:	eor	r2, r2, ip
   1d038:	ldr	ip, [pc, #-932]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d03c:	ror	r7, fp, #2
   1d040:	add	r6, r6, fp, ror #27
   1d044:	ror	r3, r3, #31
   1d048:	eor	r5, r5, fp
   1d04c:	ldr	fp, [sp, #132]	; 0x84
   1d050:	add	lr, lr, sl
   1d054:	add	ip, r3, ip
   1d058:	ldr	sl, [sp, #28]
   1d05c:	add	ip, ip, r9
   1d060:	add	r5, r5, r4
   1d064:	eor	r2, r2, fp
   1d068:	eor	r4, r9, r7
   1d06c:	ldr	fp, [pc, #-984]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d070:	ldr	r9, [sp, #116]	; 0x74
   1d074:	ror	r8, r8, #31
   1d078:	eor	r0, r0, sl
   1d07c:	add	r5, r5, r6, ror #27
   1d080:	eor	r4, r4, r6
   1d084:	eor	r0, r0, r9
   1d088:	ror	r6, r6, #2
   1d08c:	ldr	r9, [sp, #96]	; 0x60
   1d090:	add	fp, r8, fp
   1d094:	add	fp, fp, r7
   1d098:	add	r4, r4, lr
   1d09c:	eor	lr, r7, r6
   1d0a0:	ldr	r7, [sp, #120]	; 0x78
   1d0a4:	add	r4, r4, r5, ror #27
   1d0a8:	eor	lr, lr, r5
   1d0ac:	eor	r1, r1, r9
   1d0b0:	ror	r5, r5, #2
   1d0b4:	add	lr, lr, ip
   1d0b8:	eor	r1, r1, r7
   1d0bc:	eor	ip, r6, r5
   1d0c0:	ldr	r7, [sp, #100]	; 0x64
   1d0c4:	eor	ip, ip, r4
   1d0c8:	eor	r9, sl, r7
   1d0cc:	add	ip, ip, fp
   1d0d0:	ldr	sl, [pc, #-1084]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d0d4:	ldr	fp, [sp, #124]	; 0x7c
   1d0d8:	ror	r2, r2, #31
   1d0dc:	add	lr, lr, r4, ror #27
   1d0e0:	eor	r0, r0, r3
   1d0e4:	ror	r4, r4, #2
   1d0e8:	add	sl, r2, sl
   1d0ec:	eor	r7, r5, r4
   1d0f0:	eor	r9, r9, fp
   1d0f4:	ldr	fp, [pc, #-1120]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d0f8:	add	ip, ip, lr, ror #27
   1d0fc:	ror	r0, r0, #31
   1d100:	add	r6, sl, r6
   1d104:	eor	r7, r7, lr
   1d108:	eor	r1, r1, r8
   1d10c:	ror	lr, lr, #2
   1d110:	add	fp, r0, fp
   1d114:	eor	sl, r4, lr
   1d118:	add	r7, r7, r6
   1d11c:	ldr	r6, [pc, #-1160]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d120:	add	r7, r7, ip, ror #27
   1d124:	eor	sl, sl, ip
   1d128:	eor	r9, r9, r2
   1d12c:	ror	ip, ip, #2
   1d130:	ror	r1, r1, #31
   1d134:	add	r5, fp, r5
   1d138:	add	r6, r1, r6
   1d13c:	eor	fp, lr, ip
   1d140:	add	r5, r5, sl
   1d144:	ldr	sl, [pc, #-1200]	; 1cc9c <__assert_fail@plt+0xb9b0>
   1d148:	add	r5, r5, r7, ror #27
   1d14c:	ror	r9, r9, #31
   1d150:	add	r4, r6, r4
   1d154:	eor	fp, fp, r7
   1d158:	ror	r6, r7, #2
   1d15c:	ldr	r7, [sp, #68]	; 0x44
   1d160:	add	sl, r9, sl
   1d164:	add	r7, sl, r7
   1d168:	eor	sl, ip, r6
   1d16c:	eor	sl, sl, r5
   1d170:	add	lr, r7, lr
   1d174:	ldr	r7, [sp, #56]	; 0x38
   1d178:	add	lr, lr, sl
   1d17c:	ldr	sl, [sp, #88]	; 0x58
   1d180:	add	r7, r7, #64	; 0x40
   1d184:	str	r7, [sp, #56]	; 0x38
   1d188:	cmp	sl, r7
   1d18c:	ldr	r7, [sp, #76]	; 0x4c
   1d190:	add	r4, r4, fp
   1d194:	add	r4, r4, r5, ror #27
   1d198:	add	r5, r7, r5, ror #2
   1d19c:	ldr	r7, [sp, #84]	; 0x54
   1d1a0:	add	lr, lr, r4, ror #27
   1d1a4:	add	ip, r7, ip
   1d1a8:	ldr	r7, [sp, #72]	; 0x48
   1d1ac:	str	r5, [sp, #76]	; 0x4c
   1d1b0:	add	r4, r7, r4
   1d1b4:	str	ip, [sp, #84]	; 0x54
   1d1b8:	str	lr, [sp, #68]	; 0x44
   1d1bc:	str	r4, [sp, #72]	; 0x48
   1d1c0:	ldr	r7, [sp, #80]	; 0x50
   1d1c4:	str	r3, [sp, #136]	; 0x88
   1d1c8:	ldr	r3, [sp, #92]	; 0x5c
   1d1cc:	add	r6, r7, r6
   1d1d0:	str	r2, [sp, #144]	; 0x90
   1d1d4:	str	r0, [sp, #148]	; 0x94
   1d1d8:	mov	r2, r4
   1d1dc:	stmib	r3, {r4, r5, r6, ip}
   1d1e0:	mov	r0, lr
   1d1e4:	str	r6, [sp, #80]	; 0x50
   1d1e8:	str	r8, [sp, #140]	; 0x8c
   1d1ec:	str	r1, [sp, #152]	; 0x98
   1d1f0:	str	r9, [sp, #156]	; 0x9c
   1d1f4:	str	lr, [r3]
   1d1f8:	mov	r7, r5
   1d1fc:	mov	r4, r6
   1d200:	bhi	1bc68 <__assert_fail@plt+0xa97c>
   1d204:	add	sp, sp, #164	; 0xa4
   1d208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d20c:	push	{r4, r5, r6, r7, r8, lr}
   1d210:	mov	r4, r0
   1d214:	ldr	r0, [r0, #28]
   1d218:	ldr	r3, [r4, #20]
   1d21c:	cmp	r0, #55	; 0x37
   1d220:	add	r3, r0, r3
   1d224:	movhi	r6, #128	; 0x80
   1d228:	movls	r6, #64	; 0x40
   1d22c:	movhi	r2, #120	; 0x78
   1d230:	movls	r2, #56	; 0x38
   1d234:	movhi	ip, #31
   1d238:	movls	ip, #15
   1d23c:	movhi	lr, #30
   1d240:	movls	lr, #14
   1d244:	cmp	r0, r3
   1d248:	mov	r5, r1
   1d24c:	ldrhi	r1, [r4, #24]
   1d250:	ldrls	r7, [r4, #24]
   1d254:	addhi	r7, r1, #1
   1d258:	lsr	r1, r3, #29
   1d25c:	str	r3, [r4, #20]
   1d260:	add	lr, lr, #8
   1d264:	add	ip, ip, #8
   1d268:	orr	r1, r1, r7, lsl #3
   1d26c:	lsl	r3, r3, #3
   1d270:	strhi	r7, [r4, #24]
   1d274:	rev	r3, r3
   1d278:	add	r7, r4, #32
   1d27c:	rev	r1, r1
   1d280:	str	r1, [r4, lr, lsl #2]
   1d284:	sub	r2, r2, r0
   1d288:	str	r3, [r4, ip, lsl #2]
   1d28c:	add	r0, r7, r0
   1d290:	ldr	r1, [pc, #32]	; 1d2b8 <__assert_fail@plt+0xbfcc>
   1d294:	bl	11058 <memcpy@plt>
   1d298:	mov	r1, r6
   1d29c:	mov	r0, r7
   1d2a0:	mov	r2, r4
   1d2a4:	bl	1bc00 <__assert_fail@plt+0xa914>
   1d2a8:	mov	r1, r5
   1d2ac:	mov	r0, r4
   1d2b0:	pop	{r4, r5, r6, r7, r8, lr}
   1d2b4:	b	1bbb8 <__assert_fail@plt+0xa8cc>
   1d2b8:	andeq	sp, r3, ip, asr #15
   1d2bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d2c0:	mov	r6, r2
   1d2c4:	ldr	r4, [r2, #28]
   1d2c8:	mov	r8, r0
   1d2cc:	cmp	r4, #0
   1d2d0:	mov	r5, r1
   1d2d4:	bne	1d3c4 <__assert_fail@plt+0xc0d8>
   1d2d8:	cmp	r5, #63	; 0x3f
   1d2dc:	bls	1d3b4 <__assert_fail@plt+0xc0c8>
   1d2e0:	tst	r8, #3
   1d2e4:	beq	1d398 <__assert_fail@plt+0xc0ac>
   1d2e8:	cmp	r5, #64	; 0x40
   1d2ec:	add	r7, r6, #32
   1d2f0:	beq	1d370 <__assert_fail@plt+0xc084>
   1d2f4:	mov	sl, r5
   1d2f8:	mov	r4, r8
   1d2fc:	mov	r9, #64	; 0x40
   1d300:	add	r2, r4, #64	; 0x40
   1d304:	mov	r3, r7
   1d308:	ldr	lr, [r4]
   1d30c:	ldr	ip, [r4, #4]
   1d310:	ldr	r0, [r4, #8]
   1d314:	ldr	r1, [r4, #12]
   1d318:	add	r4, r4, #16
   1d31c:	cmp	r4, r2
   1d320:	str	lr, [r3]
   1d324:	str	ip, [r3, #4]
   1d328:	str	r0, [r3, #8]
   1d32c:	str	r1, [r3, #12]
   1d330:	add	r3, r3, #16
   1d334:	bne	1d308 <__assert_fail@plt+0xc01c>
   1d338:	sub	sl, sl, #64	; 0x40
   1d33c:	mov	r2, r6
   1d340:	mov	r1, r9
   1d344:	mov	r0, r7
   1d348:	bl	1bc00 <__assert_fail@plt+0xa914>
   1d34c:	cmp	sl, #64	; 0x40
   1d350:	bhi	1d300 <__assert_fail@plt+0xc014>
   1d354:	sub	r3, r5, #65	; 0x41
   1d358:	bic	r2, r3, #63	; 0x3f
   1d35c:	mov	r3, r2
   1d360:	sub	r5, r5, #64	; 0x40
   1d364:	add	r2, r2, #64	; 0x40
   1d368:	sub	r5, r5, r3
   1d36c:	add	r8, r8, r2
   1d370:	ldr	r4, [r6, #28]
   1d374:	mov	r1, r8
   1d378:	add	r0, r7, r4
   1d37c:	mov	r2, r5
   1d380:	add	r4, r4, r5
   1d384:	bl	11058 <memcpy@plt>
   1d388:	cmp	r4, #63	; 0x3f
   1d38c:	bhi	1d404 <__assert_fail@plt+0xc118>
   1d390:	str	r4, [r6, #28]
   1d394:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d398:	bic	r4, r5, #63	; 0x3f
   1d39c:	mov	r0, r8
   1d3a0:	mov	r1, r4
   1d3a4:	mov	r2, r6
   1d3a8:	bl	1bc00 <__assert_fail@plt+0xa914>
   1d3ac:	and	r5, r5, #63	; 0x3f
   1d3b0:	add	r8, r8, r4
   1d3b4:	cmp	r5, #0
   1d3b8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d3bc:	add	r7, r6, #32
   1d3c0:	b	1d370 <__assert_fail@plt+0xc084>
   1d3c4:	rsb	r7, r4, #128	; 0x80
   1d3c8:	cmp	r7, r1
   1d3cc:	movcs	r7, r1
   1d3d0:	add	r9, r2, #32
   1d3d4:	mov	r1, r8
   1d3d8:	mov	r2, r7
   1d3dc:	add	r0, r9, r4
   1d3e0:	bl	11058 <memcpy@plt>
   1d3e4:	ldr	r1, [r6, #28]
   1d3e8:	add	r1, r7, r1
   1d3ec:	cmp	r1, #64	; 0x40
   1d3f0:	str	r1, [r6, #28]
   1d3f4:	bhi	1d430 <__assert_fail@plt+0xc144>
   1d3f8:	add	r8, r8, r7
   1d3fc:	sub	r5, r5, r7
   1d400:	b	1d2d8 <__assert_fail@plt+0xbfec>
   1d404:	sub	r4, r4, #64	; 0x40
   1d408:	mov	r2, r6
   1d40c:	mov	r1, #64	; 0x40
   1d410:	mov	r0, r7
   1d414:	bl	1bc00 <__assert_fail@plt+0xa914>
   1d418:	mov	r0, r7
   1d41c:	mov	r2, r4
   1d420:	add	r1, r6, #96	; 0x60
   1d424:	bl	11058 <memcpy@plt>
   1d428:	str	r4, [r6, #28]
   1d42c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d430:	mov	r2, r6
   1d434:	mov	r0, r9
   1d438:	bic	r1, r1, #63	; 0x3f
   1d43c:	bl	1bc00 <__assert_fail@plt+0xa914>
   1d440:	ldr	r2, [r6, #28]
   1d444:	add	r1, r4, r7
   1d448:	and	r2, r2, #63	; 0x3f
   1d44c:	bic	r1, r1, #63	; 0x3f
   1d450:	add	r1, r9, r1
   1d454:	mov	r0, r9
   1d458:	str	r2, [r6, #28]
   1d45c:	bl	11058 <memcpy@plt>
   1d460:	b	1d3f8 <__assert_fail@plt+0xc10c>
   1d464:	push	{r4, r5, r6, lr}
   1d468:	sub	sp, sp, #160	; 0xa0
   1d46c:	ldr	r3, [pc, #80]	; 1d4c4 <__assert_fail@plt+0xc1d8>
   1d470:	ldr	lr, [pc, #80]	; 1d4c8 <__assert_fail@plt+0xc1dc>
   1d474:	ldr	ip, [pc, #80]	; 1d4cc <__assert_fail@plt+0xc1e0>
   1d478:	ldr	r6, [pc, #80]	; 1d4d0 <__assert_fail@plt+0xc1e4>
   1d47c:	ldr	r5, [pc, #80]	; 1d4d4 <__assert_fail@plt+0xc1e8>
   1d480:	mov	r4, r2
   1d484:	str	r3, [sp, #8]
   1d488:	mov	r2, sp
   1d48c:	mov	r3, #0
   1d490:	str	lr, [sp, #12]
   1d494:	str	ip, [sp, #16]
   1d498:	str	r3, [sp, #24]
   1d49c:	str	r3, [sp, #20]
   1d4a0:	str	r3, [sp, #28]
   1d4a4:	str	r6, [sp]
   1d4a8:	str	r5, [sp, #4]
   1d4ac:	bl	1d2bc <__assert_fail@plt+0xbfd0>
   1d4b0:	mov	r1, r4
   1d4b4:	mov	r0, sp
   1d4b8:	bl	1d20c <__assert_fail@plt+0xbf20>
   1d4bc:	add	sp, sp, #160	; 0xa0
   1d4c0:	pop	{r4, r5, r6, pc}
   1d4c4:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1d4c8:	eorsne	r5, r2, r6, ror r4
   1d4cc:	bicsgt	lr, r2, #240, 2	; 0x3c
   1d4d0:	strbvs	r2, [r5, -r1, lsl #6]
   1d4d4:	svc	0x00cdab89
   1d4d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d4dc:	mov	r5, r0
   1d4e0:	sub	sp, sp, #176	; 0xb0
   1d4e4:	ldr	r0, [pc, #208]	; 1d5bc <__assert_fail@plt+0xc2d0>
   1d4e8:	mov	r9, r1
   1d4ec:	mov	r4, r2
   1d4f0:	mov	r8, r3
   1d4f4:	bl	39620 <__assert_fail@plt+0x28334>
   1d4f8:	subs	r6, r0, #0
   1d4fc:	moveq	r0, #1
   1d500:	beq	1d570 <__assert_fail@plt+0xc284>
   1d504:	add	r0, sp, #4
   1d508:	blx	r4
   1d50c:	mov	r7, #1
   1d510:	mov	sl, #32768	; 0x8000
   1d514:	mov	r4, #0
   1d518:	b	1d534 <__assert_fail@plt+0xc248>
   1d51c:	bl	112b0 <fread_unlocked@plt>
   1d520:	add	r4, r4, r0
   1d524:	cmp	r4, #32768	; 0x8000
   1d528:	beq	1d578 <__assert_fail@plt+0xc28c>
   1d52c:	cmp	r0, #0
   1d530:	beq	1d58c <__assert_fail@plt+0xc2a0>
   1d534:	ldr	ip, [r5]
   1d538:	rsb	r2, r4, #32768	; 0x8000
   1d53c:	tst	ip, #16
   1d540:	add	r0, r6, r4
   1d544:	mov	r3, r5
   1d548:	mov	r1, r7
   1d54c:	beq	1d51c <__assert_fail@plt+0xc230>
   1d550:	cmp	r4, #0
   1d554:	bne	1d5a8 <__assert_fail@plt+0xc2bc>
   1d558:	mov	r1, r9
   1d55c:	add	r0, sp, #4
   1d560:	blx	r8
   1d564:	mov	r0, r6
   1d568:	bl	35760 <__assert_fail@plt+0x24474>
   1d56c:	mov	r0, #0
   1d570:	add	sp, sp, #176	; 0xb0
   1d574:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d578:	add	r2, sp, #4
   1d57c:	mov	r1, sl
   1d580:	mov	r0, r6
   1d584:	bl	1d730 <__assert_fail@plt+0xc444>
   1d588:	b	1d514 <__assert_fail@plt+0xc228>
   1d58c:	ldr	r3, [r5]
   1d590:	tst	r3, #32
   1d594:	beq	1d550 <__assert_fail@plt+0xc264>
   1d598:	mov	r0, r6
   1d59c:	bl	35760 <__assert_fail@plt+0x24474>
   1d5a0:	mov	r0, #1
   1d5a4:	b	1d570 <__assert_fail@plt+0xc284>
   1d5a8:	mov	r1, r4
   1d5ac:	add	r2, sp, #4
   1d5b0:	mov	r0, r6
   1d5b4:	bl	1fafc <__assert_fail@plt+0xe810>
   1d5b8:	b	1d558 <__assert_fail@plt+0xc26c>
   1d5bc:	andeq	r8, r0, r8, asr #32
   1d5c0:	ldr	r3, [pc, #4]	; 1d5cc <__assert_fail@plt+0xc2e0>
   1d5c4:	ldr	r2, [pc, #4]	; 1d5d0 <__assert_fail@plt+0xc2e4>
   1d5c8:	b	1d4d8 <__assert_fail@plt+0xc1ec>
   1d5cc:			; <UNDEFINED> instruction: 0x0001fabc
   1d5d0:	andeq	sp, r1, r8, ror #11
   1d5d4:	ldr	r3, [pc, #4]	; 1d5e0 <__assert_fail@plt+0xc2f4>
   1d5d8:	ldr	r2, [pc, #4]	; 1d5e4 <__assert_fail@plt+0xc2f8>
   1d5dc:	b	1d4d8 <__assert_fail@plt+0xc1ec>
   1d5e0:	ldrdeq	pc, [r1], -ip
   1d5e4:	andeq	sp, r1, r0, ror #12
   1d5e8:	ldr	r2, [pc, #80]	; 1d640 <__assert_fail@plt+0xc354>
   1d5ec:	ldr	r3, [pc, #80]	; 1d644 <__assert_fail@plt+0xc358>
   1d5f0:	push	{r4, r5, lr}
   1d5f4:	ldr	ip, [pc, #76]	; 1d648 <__assert_fail@plt+0xc35c>
   1d5f8:	ldr	r5, [pc, #76]	; 1d64c <__assert_fail@plt+0xc360>
   1d5fc:	ldr	r4, [pc, #76]	; 1d650 <__assert_fail@plt+0xc364>
   1d600:	ldr	lr, [pc, #76]	; 1d654 <__assert_fail@plt+0xc368>
   1d604:	ldr	r1, [pc, #76]	; 1d658 <__assert_fail@plt+0xc36c>
   1d608:	str	r2, [r0]
   1d60c:	ldr	r2, [pc, #72]	; 1d65c <__assert_fail@plt+0xc370>
   1d610:	str	r3, [r0, #4]
   1d614:	mov	r3, #0
   1d618:	str	r5, [r0, #8]
   1d61c:	str	r4, [r0, #12]
   1d620:	str	lr, [r0, #16]
   1d624:	str	ip, [r0, #20]
   1d628:	str	r1, [r0, #24]
   1d62c:	str	r2, [r0, #28]
   1d630:	str	r3, [r0, #36]	; 0x24
   1d634:	str	r3, [r0, #32]
   1d638:	str	r3, [r0, #40]	; 0x28
   1d63c:	pop	{r4, r5, pc}
   1d640:	bvs	296fe4 <optarg@@GLIBC_2.4+0x248e3c>
   1d644:	bllt	1a09060 <optarg@@GLIBC_2.4+0x19baeb8>
   1d648:	blls	177880 <optarg@@GLIBC_2.4+0x1296d8>
   1d64c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1d650:	strbge	pc, [pc, #-1338]	; 1d11e <__assert_fail@plt+0xbe32>	; <UNPREDICTABLE>
   1d654:	tstpl	lr, pc, ror r2
   1d658:	svcne	0x0083d9ab
   1d65c:	blpl	ff850ac8 <optarg@@GLIBC_2.4+0xff802920>
   1d660:	ldr	r2, [pc, #80]	; 1d6b8 <__assert_fail@plt+0xc3cc>
   1d664:	ldr	r3, [pc, #80]	; 1d6bc <__assert_fail@plt+0xc3d0>
   1d668:	push	{r4, r5, lr}
   1d66c:	ldr	ip, [pc, #76]	; 1d6c0 <__assert_fail@plt+0xc3d4>
   1d670:	ldr	r5, [pc, #76]	; 1d6c4 <__assert_fail@plt+0xc3d8>
   1d674:	ldr	r4, [pc, #76]	; 1d6c8 <__assert_fail@plt+0xc3dc>
   1d678:	ldr	lr, [pc, #76]	; 1d6cc <__assert_fail@plt+0xc3e0>
   1d67c:	ldr	r1, [pc, #76]	; 1d6d0 <__assert_fail@plt+0xc3e4>
   1d680:	str	r2, [r0]
   1d684:	ldr	r2, [pc, #72]	; 1d6d4 <__assert_fail@plt+0xc3e8>
   1d688:	str	r3, [r0, #4]
   1d68c:	mov	r3, #0
   1d690:	str	r5, [r0, #8]
   1d694:	str	r4, [r0, #12]
   1d698:	str	lr, [r0, #16]
   1d69c:	str	ip, [r0, #20]
   1d6a0:	str	r1, [r0, #24]
   1d6a4:	str	r2, [r0, #28]
   1d6a8:	str	r3, [r0, #36]	; 0x24
   1d6ac:	str	r3, [r0, #32]
   1d6b0:	str	r3, [r0, #40]	; 0x28
   1d6b4:	pop	{r4, r5, pc}
   1d6b8:	ldrdgt	r9, [r5, -r8]
   1d6bc:	ldrbtcc	sp, [ip], -r7, lsl #10
   1d6c0:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1d6c4:	rsbscc	sp, r0, r7, lsl sp
   1d6c8:			; <UNDEFINED> instruction: 0xf70e5939
   1d6cc:			; <UNDEFINED> instruction: 0xffc00b31
   1d6d0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1d6d4:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1d6d8:	push	{lr}		; (str lr, [sp, #-4]!)
   1d6dc:	sub	r2, r0, #4
   1d6e0:	add	lr, r0, #28
   1d6e4:	mov	ip, r1
   1d6e8:	ldr	r3, [r2, #4]!
   1d6ec:	rev	r3, r3
   1d6f0:	cmp	r2, lr
   1d6f4:	str	r3, [ip], #4
   1d6f8:	bne	1d6e8 <__assert_fail@plt+0xc3fc>
   1d6fc:	mov	r0, r1
   1d700:	pop	{pc}		; (ldr pc, [sp], #4)
   1d704:	push	{lr}		; (str lr, [sp, #-4]!)
   1d708:	sub	r2, r0, #4
   1d70c:	add	lr, r0, #24
   1d710:	mov	ip, r1
   1d714:	ldr	r3, [r2, #4]!
   1d718:	rev	r3, r3
   1d71c:	cmp	r2, lr
   1d720:	str	r3, [ip], #4
   1d724:	bne	1d714 <__assert_fail@plt+0xc428>
   1d728:	mov	r0, r1
   1d72c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d730:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d734:	sub	sp, sp, #188	; 0xbc
   1d738:	ldr	r3, [r2, #32]
   1d73c:	mov	lr, r2
   1d740:	str	r2, [sp, #116]	; 0x74
   1d744:	bic	ip, r1, #3
   1d748:	ldr	r2, [r2, #36]	; 0x24
   1d74c:	add	r3, r1, r3
   1d750:	add	ip, r0, ip
   1d754:	cmp	r1, r3
   1d758:	addhi	r2, r2, #1
   1d75c:	cmp	r0, ip
   1d760:	str	r2, [lr, #36]	; 0x24
   1d764:	str	r3, [lr, #32]
   1d768:	str	ip, [sp, #112]	; 0x70
   1d76c:	ldr	r9, [lr]
   1d770:	ldmib	lr, {r8, sl}
   1d774:	ldr	r6, [lr, #12]
   1d778:	ldr	fp, [lr, #16]
   1d77c:	ldr	r2, [lr, #20]
   1d780:	ldr	r7, [lr, #24]
   1d784:	ldr	r3, [lr, #28]
   1d788:	bcs	1fa10 <__assert_fail@plt+0xe724>
   1d78c:	str	r0, [sp, #76]	; 0x4c
   1d790:	mov	r5, r8
   1d794:	mov	ip, r6
   1d798:	mov	r1, r2
   1d79c:	mov	r0, r3
   1d7a0:	str	r3, [sp, #108]	; 0x6c
   1d7a4:	str	r7, [sp, #104]	; 0x68
   1d7a8:	str	r2, [sp, #100]	; 0x64
   1d7ac:	str	fp, [sp, #96]	; 0x60
   1d7b0:	str	r6, [sp, #92]	; 0x5c
   1d7b4:	str	sl, [sp, #88]	; 0x58
   1d7b8:	str	r8, [sp, #84]	; 0x54
   1d7bc:	str	r9, [sp, #80]	; 0x50
   1d7c0:	ldr	r3, [sp, #76]	; 0x4c
   1d7c4:	add	lr, sp, #120	; 0x78
   1d7c8:	sub	r2, r3, #4
   1d7cc:	add	r4, r3, #60	; 0x3c
   1d7d0:	ldr	r3, [r2, #4]!
   1d7d4:	rev	r3, r3
   1d7d8:	cmp	r4, r2
   1d7dc:	str	r3, [lr], #4
   1d7e0:	bne	1d7d0 <__assert_fail@plt+0xc4e4>
   1d7e4:	ldr	r2, [sp, #120]	; 0x78
   1d7e8:	ldr	r4, [pc, #4088]	; 1e7e8 <__assert_fail@plt+0xd4fc>
   1d7ec:	ror	r3, fp, #11
   1d7f0:	add	r4, r2, r4
   1d7f4:	eor	r3, r3, fp, ror #6
   1d7f8:	eor	lr, r1, r7
   1d7fc:	orr	r6, r9, r5
   1d800:	eor	r3, r3, fp, ror #25
   1d804:	ror	r2, r9, #13
   1d808:	add	r0, r4, r0
   1d80c:	and	r6, r6, sl
   1d810:	and	r4, r9, r5
   1d814:	and	lr, lr, fp
   1d818:	eor	r2, r2, r9, ror #2
   1d81c:	add	r0, r3, r0
   1d820:	ldr	r3, [sp, #124]	; 0x7c
   1d824:	eor	lr, lr, r7
   1d828:	orr	r4, r6, r4
   1d82c:	eor	r2, r2, r9, ror #22
   1d830:	add	r0, r0, lr
   1d834:	add	r2, r2, r4
   1d838:	add	r3, r3, #1895825408	; 0x71000000
   1d83c:	add	ip, r0, ip
   1d840:	add	r3, r3, #3620864	; 0x374000
   1d844:	add	r0, r2, r0
   1d848:	eor	r4, fp, r1
   1d84c:	add	r3, r3, #1168	; 0x490
   1d850:	orr	r8, r0, r9
   1d854:	and	r4, r4, ip
   1d858:	ror	lr, ip, #11
   1d85c:	ror	r2, r0, #13
   1d860:	add	r3, r3, #1
   1d864:	eor	r4, r4, r1
   1d868:	and	r8, r8, r5
   1d86c:	add	r3, r3, r7
   1d870:	eor	lr, lr, ip, ror #6
   1d874:	and	r7, r0, r9
   1d878:	eor	r2, r2, r0, ror #2
   1d87c:	eor	lr, lr, ip, ror #25
   1d880:	eor	r2, r2, r0, ror #22
   1d884:	add	r3, r4, r3
   1d888:	orr	r7, r8, r7
   1d88c:	add	r3, r3, lr
   1d890:	add	r7, r2, r7
   1d894:	add	r6, r3, sl
   1d898:	ldr	r2, [sp, #128]	; 0x80
   1d89c:	add	r3, r7, r3
   1d8a0:	ldr	r7, [pc, #3908]	; 1e7ec <__assert_fail@plt+0xd500>
   1d8a4:	eor	lr, ip, fp
   1d8a8:	add	r7, r2, r7
   1d8ac:	orr	r8, r0, r3
   1d8b0:	and	lr, lr, r6
   1d8b4:	ror	r4, r6, #11
   1d8b8:	ror	r2, r3, #13
   1d8bc:	eor	lr, lr, fp
   1d8c0:	and	r8, r8, r9
   1d8c4:	add	r1, r7, r1
   1d8c8:	eor	r4, r4, r6, ror #6
   1d8cc:	and	r7, r0, r3
   1d8d0:	eor	r2, r2, r3, ror #2
   1d8d4:	eor	r4, r4, r6, ror #25
   1d8d8:	orr	r7, r8, r7
   1d8dc:	eor	r2, r2, r3, ror #22
   1d8e0:	add	r1, lr, r1
   1d8e4:	add	r1, r1, r4
   1d8e8:	add	lr, r2, r7
   1d8ec:	add	r5, r1, r5
   1d8f0:	add	lr, lr, r1
   1d8f4:	ldr	r2, [sp, #132]	; 0x84
   1d8f8:	ldr	r8, [pc, #3824]	; 1e7f0 <__assert_fail@plt+0xd504>
   1d8fc:	eor	r7, ip, r6
   1d900:	add	r8, r2, r8
   1d904:	orr	r1, r3, lr
   1d908:	and	r7, r7, r5
   1d90c:	ror	r4, r5, #11
   1d910:	ror	r2, lr, #13
   1d914:	eor	r7, r7, ip
   1d918:	add	fp, r8, fp
   1d91c:	eor	r4, r4, r5, ror #6
   1d920:	and	r8, r3, lr
   1d924:	and	r1, r1, r0
   1d928:	eor	r2, r2, lr, ror #2
   1d92c:	eor	r4, r4, r5, ror #25
   1d930:	eor	r2, r2, lr, ror #22
   1d934:	add	fp, r7, fp
   1d938:	orr	r1, r1, r8
   1d93c:	add	fp, fp, r4
   1d940:	add	r1, r2, r1
   1d944:	add	r1, r1, fp
   1d948:	add	r2, fp, r9
   1d94c:	ldr	r7, [sp, #136]	; 0x88
   1d950:	ldr	sl, [pc, #3740]	; 1e7f4 <__assert_fail@plt+0xd508>
   1d954:	eor	r4, r6, r5
   1d958:	add	sl, r7, sl
   1d95c:	orr	r8, lr, r1
   1d960:	and	r4, r4, r2
   1d964:	ror	r9, r2, #11
   1d968:	ror	r7, r1, #13
   1d96c:	eor	r4, r4, r6
   1d970:	add	ip, sl, ip
   1d974:	eor	r9, r9, r2, ror #6
   1d978:	and	sl, lr, r1
   1d97c:	and	r8, r8, r3
   1d980:	eor	r7, r7, r1, ror #2
   1d984:	eor	r9, r9, r2, ror #25
   1d988:	orr	r8, r8, sl
   1d98c:	add	ip, r4, ip
   1d990:	eor	r7, r7, r1, ror #22
   1d994:	add	ip, ip, r9
   1d998:	add	r7, r7, r8
   1d99c:	add	r4, r0, ip
   1d9a0:	ldr	sl, [pc, #3664]	; 1e7f8 <__assert_fail@plt+0xd50c>
   1d9a4:	add	ip, r7, ip
   1d9a8:	ldr	r7, [sp, #140]	; 0x8c
   1d9ac:	eor	r0, r5, r2
   1d9b0:	add	sl, r7, sl
   1d9b4:	orr	r8, r1, ip
   1d9b8:	and	r0, r0, r4
   1d9bc:	ror	r9, r4, #11
   1d9c0:	ror	r7, ip, #13
   1d9c4:	eor	r0, r0, r5
   1d9c8:	add	r6, sl, r6
   1d9cc:	eor	r9, r9, r4, ror #6
   1d9d0:	and	sl, r1, ip
   1d9d4:	and	r8, r8, lr
   1d9d8:	eor	r7, r7, ip, ror #2
   1d9dc:	eor	r9, r9, r4, ror #25
   1d9e0:	orr	r8, r8, sl
   1d9e4:	eor	r7, r7, ip, ror #22
   1d9e8:	add	r6, r0, r6
   1d9ec:	add	r6, r6, r9
   1d9f0:	add	r0, r7, r8
   1d9f4:	add	r0, r0, r6
   1d9f8:	add	r3, r3, r6
   1d9fc:	ldr	r7, [sp, #144]	; 0x90
   1da00:	ldr	sl, [pc, #3572]	; 1e7fc <__assert_fail@plt+0xd510>
   1da04:	eor	r6, r2, r4
   1da08:	add	sl, r7, sl
   1da0c:	orr	r8, ip, r0
   1da10:	and	r6, r6, r3
   1da14:	ror	r9, r3, #11
   1da18:	ror	r7, r0, #13
   1da1c:	eor	r6, r6, r2
   1da20:	add	r5, sl, r5
   1da24:	eor	r9, r9, r3, ror #6
   1da28:	and	sl, ip, r0
   1da2c:	and	r8, r8, r1
   1da30:	eor	r7, r7, r0, ror #2
   1da34:	eor	r9, r9, r3, ror #25
   1da38:	orr	r8, r8, sl
   1da3c:	eor	r7, r7, r0, ror #22
   1da40:	add	r5, r6, r5
   1da44:	add	r5, r5, r9
   1da48:	add	r6, r7, r8
   1da4c:	add	r6, r6, r5
   1da50:	add	lr, lr, r5
   1da54:	ldr	r7, [sp, #148]	; 0x94
   1da58:	ldr	r9, [pc, #3488]	; 1e800 <__assert_fail@plt+0xd514>
   1da5c:	eor	r5, r4, r3
   1da60:	add	r9, r7, r9
   1da64:	orr	r8, r0, r6
   1da68:	and	r5, r5, lr
   1da6c:	ror	sl, lr, #11
   1da70:	ror	r7, r6, #13
   1da74:	and	fp, r0, r6
   1da78:	eor	r5, r5, r4
   1da7c:	add	r2, r9, r2
   1da80:	eor	sl, sl, lr, ror #6
   1da84:	and	r8, r8, ip
   1da88:	eor	r7, r7, r6, ror #2
   1da8c:	eor	sl, sl, lr, ror #25
   1da90:	orr	r8, r8, fp
   1da94:	add	r2, r5, r2
   1da98:	eor	r7, r7, r6, ror #22
   1da9c:	add	r2, r2, sl
   1daa0:	add	r7, r7, r8
   1daa4:	add	r9, r7, r2
   1daa8:	add	r1, r1, r2
   1daac:	ldr	r5, [sp, #152]	; 0x98
   1dab0:	ldr	sl, [pc, #3404]	; 1e804 <__assert_fail@plt+0xd518>
   1dab4:	eor	r2, r3, lr
   1dab8:	add	sl, r5, sl
   1dabc:	orr	r7, r6, r9
   1dac0:	and	r2, r2, r1
   1dac4:	ror	r8, r1, #11
   1dac8:	ror	r5, r9, #13
   1dacc:	and	fp, r6, r9
   1dad0:	eor	r2, r2, r3
   1dad4:	add	r4, sl, r4
   1dad8:	eor	r8, r8, r1, ror #6
   1dadc:	and	r7, r7, r0
   1dae0:	eor	r5, r5, r9, ror #2
   1dae4:	eor	r8, r8, r1, ror #25
   1dae8:	orr	r7, r7, fp
   1daec:	add	r4, r2, r4
   1daf0:	eor	r5, r5, r9, ror #22
   1daf4:	add	r4, r4, r8
   1daf8:	add	r5, r5, r7
   1dafc:	add	sl, r5, r4
   1db00:	add	ip, ip, r4
   1db04:	ldr	r8, [pc, #3324]	; 1e808 <__assert_fail@plt+0xd51c>
   1db08:	ldr	r4, [sp, #156]	; 0x9c
   1db0c:	eor	r2, lr, r1
   1db10:	add	r8, r4, r8
   1db14:	orr	r5, r9, sl
   1db18:	and	r2, r2, ip
   1db1c:	ror	r7, ip, #11
   1db20:	ror	r4, sl, #13
   1db24:	eor	r2, r2, lr
   1db28:	add	r3, r8, r3
   1db2c:	eor	r7, r7, ip, ror #6
   1db30:	and	r8, r9, sl
   1db34:	and	r5, r5, r6
   1db38:	eor	r4, r4, sl, ror #2
   1db3c:	eor	r7, r7, ip, ror #25
   1db40:	orr	r5, r5, r8
   1db44:	add	r3, r2, r3
   1db48:	eor	r4, r4, sl, ror #22
   1db4c:	add	r3, r3, r7
   1db50:	add	r4, r4, r5
   1db54:	add	fp, r4, r3
   1db58:	add	r0, r0, r3
   1db5c:	ldr	r2, [sp, #160]	; 0xa0
   1db60:	ldr	r7, [pc, #3236]	; 1e80c <__assert_fail@plt+0xd520>
   1db64:	eor	r3, r1, ip
   1db68:	add	r7, r2, r7
   1db6c:	orr	r4, sl, fp
   1db70:	and	r3, r3, r0
   1db74:	ror	r5, r0, #11
   1db78:	ror	r2, fp, #13
   1db7c:	eor	r3, r3, r1
   1db80:	add	lr, r7, lr
   1db84:	eor	r5, r5, r0, ror #6
   1db88:	and	r7, sl, fp
   1db8c:	and	r4, r4, r9
   1db90:	eor	r2, r2, fp, ror #2
   1db94:	eor	r5, r5, r0, ror #25
   1db98:	orr	r4, r4, r7
   1db9c:	add	lr, r3, lr
   1dba0:	eor	r2, r2, fp, ror #22
   1dba4:	add	lr, lr, r5
   1dba8:	add	r2, r2, r4
   1dbac:	add	r6, r6, lr
   1dbb0:	ldr	r7, [pc, #3160]	; 1e810 <__assert_fail@plt+0xd524>
   1dbb4:	add	lr, r2, lr
   1dbb8:	ldr	r2, [sp, #164]	; 0xa4
   1dbbc:	eor	r3, ip, r0
   1dbc0:	add	r7, r2, r7
   1dbc4:	orr	r4, fp, lr
   1dbc8:	and	r3, r3, r6
   1dbcc:	ror	r5, r6, #11
   1dbd0:	ror	r2, lr, #13
   1dbd4:	eor	r3, r3, ip
   1dbd8:	add	r1, r7, r1
   1dbdc:	eor	r5, r5, r6, ror #6
   1dbe0:	and	r7, fp, lr
   1dbe4:	and	r4, r4, sl
   1dbe8:	eor	r2, r2, lr, ror #2
   1dbec:	eor	r5, r5, r6, ror #25
   1dbf0:	orr	r4, r4, r7
   1dbf4:	add	r1, r3, r1
   1dbf8:	eor	r2, r2, lr, ror #22
   1dbfc:	add	r2, r2, r4
   1dc00:	add	r1, r1, r5
   1dc04:	add	r5, r9, r1
   1dc08:	ldr	r8, [pc, #3076]	; 1e814 <__assert_fail@plt+0xd528>
   1dc0c:	add	r1, r2, r1
   1dc10:	ldr	r2, [sp, #168]	; 0xa8
   1dc14:	eor	r3, r0, r6
   1dc18:	add	r8, r2, r8
   1dc1c:	orr	r4, lr, r1
   1dc20:	and	r3, r3, r5
   1dc24:	ror	r7, r5, #11
   1dc28:	ror	r2, r1, #13
   1dc2c:	eor	r3, r3, r0
   1dc30:	add	ip, r8, ip
   1dc34:	eor	r7, r7, r5, ror #6
   1dc38:	and	r8, lr, r1
   1dc3c:	and	r4, r4, fp
   1dc40:	eor	r2, r2, r1, ror #2
   1dc44:	eor	r7, r7, r5, ror #25
   1dc48:	eor	r2, r2, r1, ror #22
   1dc4c:	add	ip, r3, ip
   1dc50:	orr	r4, r4, r8
   1dc54:	add	ip, ip, r7
   1dc58:	add	r4, r2, r4
   1dc5c:	ldr	r9, [pc, #2996]	; 1e818 <__assert_fail@plt+0xd52c>
   1dc60:	add	r2, sl, ip
   1dc64:	add	ip, r4, ip
   1dc68:	ldr	r4, [sp, #172]	; 0xac
   1dc6c:	eor	r3, r6, r5
   1dc70:	add	r9, r4, r9
   1dc74:	orr	r8, r1, ip
   1dc78:	and	r3, r3, r2
   1dc7c:	ror	r7, r2, #11
   1dc80:	ror	r4, ip, #13
   1dc84:	eor	r3, r3, r6
   1dc88:	add	r0, r9, r0
   1dc8c:	eor	r7, r7, r2, ror #6
   1dc90:	and	r9, r1, ip
   1dc94:	and	r8, r8, lr
   1dc98:	eor	r4, r4, ip, ror #2
   1dc9c:	eor	r7, r7, r2, ror #25
   1dca0:	eor	r4, r4, ip, ror #22
   1dca4:	add	r0, r3, r0
   1dca8:	orr	r8, r8, r9
   1dcac:	add	r0, r0, r7
   1dcb0:	add	r8, r4, r8
   1dcb4:	add	r3, fp, r0
   1dcb8:	ldr	r7, [pc, #2908]	; 1e81c <__assert_fail@plt+0xd530>
   1dcbc:	add	r0, r8, r0
   1dcc0:	ldr	r8, [sp, #176]	; 0xb0
   1dcc4:	eor	r4, r5, r2
   1dcc8:	add	r7, r8, r7
   1dccc:	and	r4, r4, r3
   1dcd0:	orr	r9, ip, r0
   1dcd4:	eor	r4, r4, r5
   1dcd8:	ror	r8, r3, #11
   1dcdc:	add	r6, r7, r6
   1dce0:	ror	r7, r0, #13
   1dce4:	eor	r8, r8, r3, ror #6
   1dce8:	and	r9, r9, r1
   1dcec:	eor	r7, r7, r0, ror #2
   1dcf0:	add	r6, r4, r6
   1dcf4:	and	r4, ip, r0
   1dcf8:	eor	r8, r8, r3, ror #25
   1dcfc:	orr	r9, r9, r4
   1dd00:	eor	r7, r7, r0, ror #22
   1dd04:	add	r6, r6, r8
   1dd08:	add	r7, r7, r9
   1dd0c:	add	r7, r7, r6
   1dd10:	add	lr, lr, r6
   1dd14:	ldr	r9, [pc, #2820]	; 1e820 <__assert_fail@plt+0xd534>
   1dd18:	ldr	r6, [sp, #180]	; 0xb4
   1dd1c:	eor	r4, r2, r3
   1dd20:	add	r9, r6, r9
   1dd24:	and	r4, r4, lr
   1dd28:	ror	r8, lr, #11
   1dd2c:	add	r9, r9, r5
   1dd30:	eor	r4, r4, r2
   1dd34:	eor	r8, r8, lr, ror #6
   1dd38:	orr	r5, r0, r7
   1dd3c:	eor	r8, r8, lr, ror #25
   1dd40:	add	r4, r4, r9
   1dd44:	add	r4, r4, r8
   1dd48:	and	r5, r5, ip
   1dd4c:	ldr	sl, [sp, #156]	; 0x9c
   1dd50:	and	r8, r0, r7
   1dd54:	ldr	r9, [sp, #120]	; 0x78
   1dd58:	orr	r8, r5, r8
   1dd5c:	ldr	r5, [sp, #176]	; 0xb0
   1dd60:	add	r9, r9, sl
   1dd64:	ror	r6, r7, #13
   1dd68:	ldr	sl, [sp, #176]	; 0xb0
   1dd6c:	eor	r6, r6, r7, ror #2
   1dd70:	eor	r6, r6, r7, ror #22
   1dd74:	ror	r5, r5, #19
   1dd78:	eor	r5, r5, sl, ror #17
   1dd7c:	add	r6, r6, r8
   1dd80:	ldr	r8, [sp, #124]	; 0x7c
   1dd84:	eor	r5, r5, sl, lsr #10
   1dd88:	ldr	sl, [sp, #124]	; 0x7c
   1dd8c:	ror	r8, r8, #18
   1dd90:	add	r1, r1, r4
   1dd94:	eor	r8, r8, sl, ror #7
   1dd98:	add	r5, r5, r9
   1dd9c:	eor	r8, r8, sl, lsr #3
   1dda0:	ldr	sl, [pc, #2684]	; 1e824 <__assert_fail@plt+0xd538>
   1dda4:	add	r6, r6, r4
   1dda8:	add	r4, r5, r8
   1ddac:	eor	r8, r3, lr
   1ddb0:	add	sl, r4, sl
   1ddb4:	and	r8, r8, r1
   1ddb8:	ror	r9, r1, #11
   1ddbc:	add	sl, sl, r2
   1ddc0:	eor	r8, r8, r3
   1ddc4:	eor	r9, r9, r1, ror #6
   1ddc8:	eor	r9, r9, r1, ror #25
   1ddcc:	str	r4, [sp, #4]
   1ddd0:	add	r8, r8, sl
   1ddd4:	orr	r4, r7, r6
   1ddd8:	add	r8, r8, r9
   1dddc:	and	r4, r4, r0
   1dde0:	ldr	fp, [sp, #160]	; 0xa0
   1dde4:	and	r9, r7, r6
   1dde8:	ldr	sl, [sp, #124]	; 0x7c
   1ddec:	orr	r9, r4, r9
   1ddf0:	ldr	r4, [sp, #180]	; 0xb4
   1ddf4:	add	sl, sl, fp
   1ddf8:	ror	r2, r6, #13
   1ddfc:	ldr	fp, [sp, #180]	; 0xb4
   1de00:	eor	r2, r2, r6, ror #2
   1de04:	eor	r2, r2, r6, ror #22
   1de08:	ror	r4, r4, #19
   1de0c:	eor	r4, r4, fp, ror #17
   1de10:	add	r2, r2, r9
   1de14:	ldr	r9, [sp, #128]	; 0x80
   1de18:	eor	r4, r4, fp, lsr #10
   1de1c:	ldr	fp, [sp, #128]	; 0x80
   1de20:	ror	r9, r9, #18
   1de24:	add	r4, r4, sl
   1de28:	eor	r9, r9, fp, ror #7
   1de2c:	eor	r9, r9, fp, lsr #3
   1de30:	ldr	fp, [pc, #2544]	; 1e828 <__assert_fail@plt+0xd53c>
   1de34:	add	r2, r2, r8
   1de38:	add	r4, r4, r9
   1de3c:	add	ip, ip, r8
   1de40:	eor	r8, lr, r1
   1de44:	add	fp, r4, fp
   1de48:	and	r8, r8, ip
   1de4c:	add	fp, fp, r3
   1de50:	eor	r8, r8, lr
   1de54:	ldr	r5, [sp, #164]	; 0xa4
   1de58:	add	r8, r8, fp
   1de5c:	ldr	fp, [sp, #128]	; 0x80
   1de60:	ror	sl, ip, #11
   1de64:	eor	sl, sl, ip, ror #6
   1de68:	add	fp, fp, r5
   1de6c:	ldr	r5, [sp, #132]	; 0x84
   1de70:	orr	r9, r6, r2
   1de74:	eor	sl, sl, ip, ror #25
   1de78:	add	r8, r8, sl
   1de7c:	and	r9, r9, r7
   1de80:	and	sl, r6, r2
   1de84:	orr	sl, r9, sl
   1de88:	ror	r9, r5, #18
   1de8c:	ror	r3, r2, #13
   1de90:	eor	r9, r9, r5, ror #7
   1de94:	ldr	r5, [sp, #4]
   1de98:	eor	r3, r3, r2, ror #2
   1de9c:	eor	r3, r3, r2, ror #22
   1dea0:	add	r3, r3, sl
   1dea4:	ror	sl, r5, #19
   1dea8:	ldr	r5, [sp, #132]	; 0x84
   1deac:	add	r3, r3, r8
   1deb0:	add	r0, r0, r8
   1deb4:	eor	r9, r9, r5, lsr #3
   1deb8:	ldr	r5, [sp, #4]
   1debc:	add	fp, r9, fp
   1dec0:	ldr	r9, [pc, #2404]	; 1e82c <__assert_fail@plt+0xd540>
   1dec4:	eor	sl, sl, r5, ror #17
   1dec8:	eor	sl, sl, r5, lsr #10
   1decc:	add	r8, fp, sl
   1ded0:	mov	sl, r8
   1ded4:	eor	r8, r1, ip
   1ded8:	add	r9, sl, r9
   1dedc:	and	r8, r8, r0
   1dee0:	add	lr, r9, lr
   1dee4:	eor	r8, r8, r1
   1dee8:	ldr	r5, [sp, #168]	; 0xa8
   1deec:	add	r8, r8, lr
   1def0:	ldr	lr, [sp, #132]	; 0x84
   1def4:	ror	fp, r0, #11
   1def8:	add	lr, lr, r5
   1defc:	eor	fp, fp, r0, ror #6
   1df00:	ldr	r5, [sp, #136]	; 0x88
   1df04:	str	sl, [sp, #36]	; 0x24
   1df08:	eor	fp, fp, r0, ror #25
   1df0c:	orr	sl, r2, r3
   1df10:	ror	r9, r3, #13
   1df14:	add	r8, r8, fp
   1df18:	and	sl, sl, r6
   1df1c:	and	fp, r2, r3
   1df20:	eor	r9, r9, r3, ror #2
   1df24:	orr	fp, sl, fp
   1df28:	eor	r9, r9, r3, ror #22
   1df2c:	ror	sl, r5, #18
   1df30:	add	r9, r9, fp
   1df34:	eor	sl, sl, r5, ror #7
   1df38:	ror	fp, r4, #19
   1df3c:	eor	sl, sl, r5, lsr #3
   1df40:	eor	fp, fp, r4, ror #17
   1df44:	add	sl, sl, lr
   1df48:	eor	fp, fp, r4, lsr #10
   1df4c:	add	r7, r7, r8
   1df50:	add	r5, r9, r8
   1df54:	ldr	lr, [pc, #2260]	; 1e830 <__assert_fail@plt+0xd544>
   1df58:	add	r8, sl, fp
   1df5c:	mov	fp, r8
   1df60:	eor	r8, ip, r0
   1df64:	add	lr, fp, lr
   1df68:	and	r8, r8, r7
   1df6c:	add	r1, lr, r1
   1df70:	eor	r8, r8, ip
   1df74:	add	r8, r8, r1
   1df78:	ror	r1, r5, #13
   1df7c:	eor	r1, r1, r5, ror #2
   1df80:	mov	r9, r5
   1df84:	str	fp, [sp, #40]	; 0x28
   1df88:	orr	sl, r3, r5
   1df8c:	ror	fp, r7, #11
   1df90:	eor	r1, r1, r5, ror #22
   1df94:	ldr	lr, [sp, #136]	; 0x88
   1df98:	ldr	r5, [sp, #172]	; 0xac
   1df9c:	eor	fp, fp, r7, ror #6
   1dfa0:	eor	fp, fp, r7, ror #25
   1dfa4:	add	lr, lr, r5
   1dfa8:	ldr	r5, [sp, #140]	; 0x8c
   1dfac:	str	r9, [sp, #12]
   1dfb0:	add	r8, r8, fp
   1dfb4:	and	fp, r3, r9
   1dfb8:	ldr	r9, [sp, #36]	; 0x24
   1dfbc:	and	sl, sl, r2
   1dfc0:	orr	fp, sl, fp
   1dfc4:	ror	sl, r5, #18
   1dfc8:	eor	sl, sl, r5, ror #7
   1dfcc:	add	r1, r1, fp
   1dfd0:	ror	fp, r9, #19
   1dfd4:	eor	sl, sl, r5, lsr #3
   1dfd8:	eor	fp, fp, r9, ror #17
   1dfdc:	eor	fp, fp, r9, lsr #10
   1dfe0:	add	sl, sl, lr
   1dfe4:	add	r1, r1, r8
   1dfe8:	add	r6, r6, r8
   1dfec:	add	lr, sl, fp
   1dff0:	ldr	r8, [pc, #2108]	; 1e834 <__assert_fail@plt+0xd548>
   1dff4:	mov	sl, lr
   1dff8:	eor	lr, r0, r7
   1dffc:	str	sl, [sp, #44]	; 0x2c
   1e000:	add	r8, sl, r8
   1e004:	ldr	r5, [sp, #140]	; 0x8c
   1e008:	and	lr, lr, r6
   1e00c:	ror	sl, r6, #11
   1e010:	ldr	fp, [sp, #176]	; 0xb0
   1e014:	ldr	r9, [sp, #12]
   1e018:	add	ip, r8, ip
   1e01c:	eor	lr, lr, r0
   1e020:	eor	sl, sl, r6, ror #6
   1e024:	eor	sl, sl, r6, ror #25
   1e028:	add	fp, r5, fp
   1e02c:	add	lr, lr, ip
   1e030:	ldr	r5, [sp, #144]	; 0x90
   1e034:	add	lr, lr, sl
   1e038:	orr	r8, r9, r1
   1e03c:	and	sl, r9, r1
   1e040:	ror	ip, r1, #13
   1e044:	ldr	r9, [sp, #40]	; 0x28
   1e048:	and	r8, r8, r3
   1e04c:	eor	ip, ip, r1, ror #2
   1e050:	orr	sl, r8, sl
   1e054:	eor	ip, ip, r1, ror #22
   1e058:	ror	r8, r5, #18
   1e05c:	eor	r8, r8, r5, ror #7
   1e060:	add	ip, ip, sl
   1e064:	ror	sl, r9, #19
   1e068:	eor	r8, r8, r5, lsr #3
   1e06c:	eor	sl, sl, r9, ror #17
   1e070:	eor	sl, sl, r9, lsr #10
   1e074:	add	r8, r8, fp
   1e078:	ldr	fp, [pc, #1976]	; 1e838 <__assert_fail@plt+0xd54c>
   1e07c:	add	ip, ip, lr
   1e080:	add	r8, r8, sl
   1e084:	ldr	r5, [sp, #12]
   1e088:	add	r2, r2, lr
   1e08c:	str	r8, [sp, #48]	; 0x30
   1e090:	add	fp, r8, fp
   1e094:	orr	r8, r1, ip
   1e098:	eor	lr, r7, r6
   1e09c:	add	r0, fp, r0
   1e0a0:	and	r8, r8, r5
   1e0a4:	ldr	fp, [sp, #180]	; 0xb4
   1e0a8:	ldr	r5, [sp, #144]	; 0x90
   1e0ac:	and	lr, lr, r2
   1e0b0:	ror	sl, r2, #11
   1e0b4:	eor	lr, lr, r7
   1e0b8:	eor	sl, sl, r2, ror #6
   1e0bc:	add	fp, r5, fp
   1e0c0:	ldr	r5, [sp, #148]	; 0x94
   1e0c4:	ldr	r9, [sp, #44]	; 0x2c
   1e0c8:	eor	sl, sl, r2, ror #25
   1e0cc:	add	lr, lr, r0
   1e0d0:	ror	r0, ip, #13
   1e0d4:	add	lr, lr, sl
   1e0d8:	eor	r0, r0, ip, ror #2
   1e0dc:	and	sl, r1, ip
   1e0e0:	orr	sl, r8, sl
   1e0e4:	eor	r0, r0, ip, ror #22
   1e0e8:	ror	r8, r5, #18
   1e0ec:	eor	r8, r8, r5, ror #7
   1e0f0:	add	r0, r0, sl
   1e0f4:	ror	sl, r9, #19
   1e0f8:	eor	r8, r8, r5, lsr #3
   1e0fc:	eor	sl, sl, r9, ror #17
   1e100:	add	r3, r3, lr
   1e104:	ldr	r5, [sp, #152]	; 0x98
   1e108:	add	fp, r8, fp
   1e10c:	eor	sl, sl, r9, lsr #10
   1e110:	ldr	r8, [pc, #1828]	; 1e83c <__assert_fail@plt+0xd550>
   1e114:	add	r0, r0, lr
   1e118:	add	sl, fp, sl
   1e11c:	eor	lr, r6, r2
   1e120:	add	r8, sl, r8
   1e124:	and	lr, lr, r3
   1e128:	ror	fp, r3, #11
   1e12c:	add	r7, r8, r7
   1e130:	eor	lr, lr, r6
   1e134:	eor	fp, fp, r3, ror #6
   1e138:	ror	r8, r5, #18
   1e13c:	eor	fp, fp, r3, ror #25
   1e140:	str	sl, [sp, #8]
   1e144:	add	lr, lr, r7
   1e148:	orr	sl, ip, r0
   1e14c:	eor	r8, r8, r5, ror #7
   1e150:	add	lr, lr, fp
   1e154:	and	sl, sl, r1
   1e158:	and	fp, ip, r0
   1e15c:	eor	r8, r8, r5, lsr #3
   1e160:	ldr	r5, [sp, #148]	; 0x94
   1e164:	orr	sl, sl, fp
   1e168:	ror	r7, r0, #13
   1e16c:	ldr	fp, [sp, #48]	; 0x30
   1e170:	add	r8, r8, r5
   1e174:	eor	r7, r7, r0, ror #2
   1e178:	ldr	r5, [sp, #12]
   1e17c:	eor	r7, r7, r0, ror #22
   1e180:	add	r9, r5, lr
   1e184:	add	r7, r7, sl
   1e188:	ldr	r5, [sp, #4]
   1e18c:	ror	sl, fp, #19
   1e190:	eor	sl, sl, fp, ror #17
   1e194:	add	r7, r7, lr
   1e198:	eor	sl, sl, fp, lsr #10
   1e19c:	add	lr, r8, r5
   1e1a0:	add	lr, sl, lr
   1e1a4:	ldr	r8, [pc, #1684]	; 1e840 <__assert_fail@plt+0xd554>
   1e1a8:	mov	sl, lr
   1e1ac:	eor	lr, r2, r3
   1e1b0:	add	r8, sl, r8
   1e1b4:	and	lr, lr, r9
   1e1b8:	ror	fp, r9, #11
   1e1bc:	add	r6, r8, r6
   1e1c0:	eor	lr, lr, r2
   1e1c4:	eor	fp, fp, r9, ror #6
   1e1c8:	orr	r8, r0, r7
   1e1cc:	eor	fp, fp, r9, ror #25
   1e1d0:	add	lr, lr, r6
   1e1d4:	ror	r6, r7, #13
   1e1d8:	add	lr, lr, fp
   1e1dc:	and	r8, r8, ip
   1e1e0:	and	fp, r0, r7
   1e1e4:	eor	r6, r6, r7, ror #2
   1e1e8:	orr	r8, r8, fp
   1e1ec:	str	sl, [sp, #12]
   1e1f0:	eor	r6, r6, r7, ror #22
   1e1f4:	ldr	r5, [sp, #156]	; 0x9c
   1e1f8:	add	r6, r6, r8
   1e1fc:	ldr	r8, [sp, #8]
   1e200:	ror	sl, r5, #18
   1e204:	eor	sl, sl, r5, ror #7
   1e208:	ror	fp, r8, #19
   1e20c:	eor	sl, sl, r5, lsr #3
   1e210:	eor	fp, fp, r8, ror #17
   1e214:	ldr	r5, [sp, #152]	; 0x98
   1e218:	add	r8, r1, lr
   1e21c:	ldr	r1, [sp, #8]
   1e220:	add	sl, sl, r5
   1e224:	add	sl, sl, r4
   1e228:	eor	fp, fp, r1, lsr #10
   1e22c:	add	r6, r6, lr
   1e230:	add	r1, fp, sl
   1e234:	ldr	lr, [pc, #1544]	; 1e844 <__assert_fail@plt+0xd558>
   1e238:	mov	fp, r1
   1e23c:	eor	r1, r3, r9
   1e240:	str	fp, [sp, #16]
   1e244:	add	lr, fp, lr
   1e248:	and	r1, r1, r8
   1e24c:	ror	fp, r8, #11
   1e250:	eor	r1, r1, r3
   1e254:	add	r2, lr, r2
   1e258:	eor	fp, fp, r8, ror #6
   1e25c:	orr	sl, r7, r6
   1e260:	eor	fp, fp, r8, ror #25
   1e264:	add	r2, r1, r2
   1e268:	ror	r1, r6, #13
   1e26c:	add	r2, r2, fp
   1e270:	and	sl, sl, r0
   1e274:	and	fp, r7, r6
   1e278:	eor	r1, r1, r6, ror #2
   1e27c:	ldr	r5, [sp, #160]	; 0xa0
   1e280:	orr	sl, sl, fp
   1e284:	eor	r1, r1, r6, ror #22
   1e288:	add	r1, r1, sl
   1e28c:	ldr	sl, [sp, #12]
   1e290:	ror	lr, r5, #18
   1e294:	eor	lr, lr, r5, ror #7
   1e298:	ror	fp, sl, #19
   1e29c:	eor	lr, lr, r5, lsr #3
   1e2a0:	eor	fp, fp, sl, ror #17
   1e2a4:	ldr	r5, [sp, #156]	; 0x9c
   1e2a8:	add	sl, ip, r2
   1e2ac:	ldr	ip, [sp, #12]
   1e2b0:	add	r1, r1, r2
   1e2b4:	ldr	r2, [sp, #36]	; 0x24
   1e2b8:	add	lr, lr, r5
   1e2bc:	eor	fp, fp, ip, lsr #10
   1e2c0:	add	lr, lr, r2
   1e2c4:	add	r2, fp, lr
   1e2c8:	ldr	ip, [pc, #1400]	; 1e848 <__assert_fail@plt+0xd55c>
   1e2cc:	mov	lr, r2
   1e2d0:	eor	r2, r9, r8
   1e2d4:	add	ip, lr, ip
   1e2d8:	and	r2, r2, sl
   1e2dc:	ror	fp, sl, #11
   1e2e0:	eor	r2, r2, r9
   1e2e4:	add	r3, ip, r3
   1e2e8:	eor	fp, fp, sl, ror #6
   1e2ec:	str	lr, [sp, #64]	; 0x40
   1e2f0:	eor	fp, fp, sl, ror #25
   1e2f4:	orr	lr, r6, r1
   1e2f8:	add	r3, r2, r3
   1e2fc:	ror	r2, r1, #13
   1e300:	add	r3, r3, fp
   1e304:	and	lr, lr, r7
   1e308:	and	fp, r6, r1
   1e30c:	eor	r2, r2, r1, ror #2
   1e310:	orr	lr, lr, fp
   1e314:	eor	r2, r2, r1, ror #22
   1e318:	add	r2, r2, lr
   1e31c:	ldr	lr, [sp, #16]
   1e320:	ldr	r5, [sp, #164]	; 0xa4
   1e324:	add	r2, r2, r3
   1e328:	ror	fp, lr, #19
   1e32c:	ror	ip, r5, #18
   1e330:	eor	fp, fp, lr, ror #17
   1e334:	add	lr, r0, r3
   1e338:	ldr	r3, [sp, #16]
   1e33c:	eor	ip, ip, r5, ror #7
   1e340:	eor	ip, ip, r5, lsr #3
   1e344:	ldr	r5, [sp, #160]	; 0xa0
   1e348:	eor	fp, fp, r3, lsr #10
   1e34c:	ldr	r3, [sp, #40]	; 0x28
   1e350:	add	ip, ip, r5
   1e354:	add	r3, ip, r3
   1e358:	add	r0, fp, r3
   1e35c:	ldr	ip, [pc, #1256]	; 1e84c <__assert_fail@plt+0xd560>
   1e360:	mov	r3, r0
   1e364:	eor	r0, r8, sl
   1e368:	str	r3, [sp, #20]
   1e36c:	add	ip, r3, ip
   1e370:	and	r0, r0, lr
   1e374:	ror	r3, lr, #11
   1e378:	add	ip, ip, r9
   1e37c:	eor	r0, r0, r8
   1e380:	eor	r9, r3, lr, ror #6
   1e384:	orr	fp, r1, r2
   1e388:	eor	r9, r9, lr, ror #25
   1e38c:	add	r0, r0, ip
   1e390:	ror	r3, r2, #13
   1e394:	add	r0, r0, r9
   1e398:	and	fp, fp, r6
   1e39c:	and	r9, r1, r2
   1e3a0:	eor	r3, r3, r2, ror #2
   1e3a4:	ldr	r5, [sp, #168]	; 0xa8
   1e3a8:	orr	fp, fp, r9
   1e3ac:	eor	r3, r3, r2, ror #22
   1e3b0:	add	r3, r3, fp
   1e3b4:	ldr	fp, [sp, #64]	; 0x40
   1e3b8:	ror	ip, r5, #18
   1e3bc:	eor	ip, ip, r5, ror #7
   1e3c0:	ror	r9, fp, #19
   1e3c4:	eor	r9, r9, fp, ror #17
   1e3c8:	eor	ip, ip, r5, lsr #3
   1e3cc:	ldr	r5, [sp, #164]	; 0xa4
   1e3d0:	add	r3, r3, r0
   1e3d4:	add	r7, r7, r0
   1e3d8:	eor	r0, r9, fp, lsr #10
   1e3dc:	ldr	r9, [sp, #44]	; 0x2c
   1e3e0:	add	ip, ip, r5
   1e3e4:	add	ip, ip, r9
   1e3e8:	ldr	r9, [pc, #1120]	; 1e850 <__assert_fail@plt+0xd564>
   1e3ec:	add	ip, r0, ip
   1e3f0:	eor	r0, sl, lr
   1e3f4:	str	ip, [sp, #24]
   1e3f8:	add	r9, ip, r9
   1e3fc:	and	r0, r0, r7
   1e400:	ror	ip, r7, #11
   1e404:	add	r9, r9, r8
   1e408:	eor	r0, r0, sl
   1e40c:	eor	r8, ip, r7, ror #6
   1e410:	orr	fp, r2, r3
   1e414:	eor	r8, r8, r7, ror #25
   1e418:	add	r0, r0, r9
   1e41c:	ldr	r5, [sp, #172]	; 0xac
   1e420:	add	r0, r0, r8
   1e424:	and	fp, fp, r1
   1e428:	and	r8, r2, r3
   1e42c:	orr	fp, fp, r8
   1e430:	ror	ip, r3, #13
   1e434:	ldr	r8, [sp, #20]
   1e438:	eor	ip, ip, r3, ror #2
   1e43c:	ror	r9, r5, #18
   1e440:	eor	ip, ip, r3, ror #22
   1e444:	eor	r9, r9, r5, ror #7
   1e448:	add	ip, ip, fp
   1e44c:	ror	fp, r8, #19
   1e450:	eor	r9, r9, r5, lsr #3
   1e454:	eor	fp, fp, r8, ror #17
   1e458:	ldr	r5, [sp, #168]	; 0xa8
   1e45c:	add	r8, r6, r0
   1e460:	ldr	r6, [sp, #20]
   1e464:	add	ip, ip, r0
   1e468:	ldr	r0, [sp, #48]	; 0x30
   1e46c:	add	r9, r9, r5
   1e470:	eor	fp, fp, r6, lsr #10
   1e474:	add	r9, r9, r0
   1e478:	add	r9, fp, r9
   1e47c:	ldr	r0, [pc, #976]	; 1e854 <__assert_fail@plt+0xd568>
   1e480:	mov	r6, r9
   1e484:	eor	r9, lr, r7
   1e488:	add	r0, r6, r0
   1e48c:	and	r9, r9, r8
   1e490:	ror	fp, r8, #11
   1e494:	add	sl, r0, sl
   1e498:	eor	r9, r9, lr
   1e49c:	eor	fp, fp, r8, ror #6
   1e4a0:	eor	fp, fp, r8, ror #25
   1e4a4:	str	r6, [sp, #28]
   1e4a8:	add	r9, r9, sl
   1e4ac:	orr	r6, r3, ip
   1e4b0:	ror	r0, ip, #13
   1e4b4:	add	r9, r9, fp
   1e4b8:	and	r6, r6, r2
   1e4bc:	and	fp, r3, ip
   1e4c0:	eor	r0, r0, ip, ror #2
   1e4c4:	orr	r6, r6, fp
   1e4c8:	eor	r0, r0, ip, ror #22
   1e4cc:	add	r0, r0, r6
   1e4d0:	ldr	r6, [sp, #24]
   1e4d4:	ldr	r5, [sp, #176]	; 0xb0
   1e4d8:	add	r0, r0, r9
   1e4dc:	ror	fp, r6, #19
   1e4e0:	ror	sl, r5, #18
   1e4e4:	eor	fp, fp, r6, ror #17
   1e4e8:	add	r6, r1, r9
   1e4ec:	ldr	r1, [sp, #24]
   1e4f0:	eor	sl, sl, r5, ror #7
   1e4f4:	eor	sl, sl, r5, lsr #3
   1e4f8:	ldr	r5, [sp, #172]	; 0xac
   1e4fc:	eor	fp, fp, r1, lsr #10
   1e500:	ldr	r1, [sp, #8]
   1e504:	add	sl, sl, r5
   1e508:	add	sl, sl, r1
   1e50c:	ldr	r9, [pc, #836]	; 1e858 <__assert_fail@plt+0xd56c>
   1e510:	add	sl, fp, sl
   1e514:	eor	r1, r7, r8
   1e518:	add	r9, sl, r9
   1e51c:	and	r1, r1, r6
   1e520:	ror	fp, r6, #11
   1e524:	eor	r1, r1, r7
   1e528:	add	lr, r9, lr
   1e52c:	eor	fp, fp, r6, ror #6
   1e530:	orr	r9, ip, r0
   1e534:	eor	fp, fp, r6, ror #25
   1e538:	add	lr, r1, lr
   1e53c:	ror	r1, r0, #13
   1e540:	add	lr, lr, fp
   1e544:	and	r9, r9, r3
   1e548:	and	fp, ip, r0
   1e54c:	eor	r1, r1, r0, ror #2
   1e550:	ldr	r5, [sp, #180]	; 0xb4
   1e554:	orr	r9, r9, fp
   1e558:	eor	r1, r1, r0, ror #22
   1e55c:	add	r1, r1, r9
   1e560:	ldr	r9, [sp, #28]
   1e564:	str	sl, [sp, #32]
   1e568:	ror	sl, r5, #18
   1e56c:	eor	sl, sl, r5, ror #7
   1e570:	ror	fp, r9, #19
   1e574:	eor	sl, sl, r5, lsr #3
   1e578:	eor	fp, fp, r9, ror #17
   1e57c:	ldr	r5, [sp, #176]	; 0xb0
   1e580:	add	r9, r2, lr
   1e584:	ldr	r2, [sp, #28]
   1e588:	add	r1, r1, lr
   1e58c:	ldr	lr, [sp, #12]
   1e590:	add	sl, sl, r5
   1e594:	eor	fp, fp, r2, lsr #10
   1e598:	add	sl, sl, lr
   1e59c:	add	lr, fp, sl
   1e5a0:	ldr	r2, [pc, #692]	; 1e85c <__assert_fail@plt+0xd570>
   1e5a4:	mov	sl, lr
   1e5a8:	eor	lr, r8, r6
   1e5ac:	add	r2, sl, r2
   1e5b0:	and	lr, lr, r9
   1e5b4:	ror	fp, r9, #11
   1e5b8:	add	r7, r2, r7
   1e5bc:	eor	lr, lr, r8
   1e5c0:	eor	fp, fp, r9, ror #6
   1e5c4:	str	sl, [sp, #52]	; 0x34
   1e5c8:	eor	fp, fp, r9, ror #25
   1e5cc:	orr	sl, r0, r1
   1e5d0:	add	lr, lr, r7
   1e5d4:	ror	r2, r1, #13
   1e5d8:	add	lr, lr, fp
   1e5dc:	and	sl, sl, ip
   1e5e0:	and	fp, r0, r1
   1e5e4:	eor	r2, r2, r1, ror #2
   1e5e8:	ldr	r5, [sp, #4]
   1e5ec:	orr	sl, sl, fp
   1e5f0:	eor	r2, r2, r1, ror #22
   1e5f4:	add	r2, r2, sl
   1e5f8:	ldr	sl, [sp, #32]
   1e5fc:	ror	r7, r5, #18
   1e600:	eor	r7, r7, r5, ror #7
   1e604:	ror	fp, sl, #19
   1e608:	add	r2, r2, lr
   1e60c:	eor	r7, r7, r5, lsr #3
   1e610:	eor	fp, fp, sl, ror #17
   1e614:	ldr	r5, [sp, #180]	; 0xb4
   1e618:	add	sl, r3, lr
   1e61c:	ldr	lr, [sp, #32]
   1e620:	ldr	r3, [sp, #16]
   1e624:	add	r7, r7, r5
   1e628:	eor	fp, fp, lr, lsr #10
   1e62c:	add	r7, r7, r3
   1e630:	ldr	r3, [pc, #552]	; 1e860 <__assert_fail@plt+0xd574>
   1e634:	add	r7, fp, r7
   1e638:	eor	lr, r6, r9
   1e63c:	add	r3, r7, r3
   1e640:	and	lr, lr, sl
   1e644:	ror	fp, sl, #11
   1e648:	add	r8, r3, r8
   1e64c:	eor	lr, lr, r6
   1e650:	eor	fp, fp, sl, ror #6
   1e654:	orr	r3, r1, r2
   1e658:	eor	fp, fp, sl, ror #25
   1e65c:	add	lr, lr, r8
   1e660:	add	lr, lr, fp
   1e664:	and	r3, r3, r0
   1e668:	and	fp, r1, r2
   1e66c:	str	r7, [sp, #56]	; 0x38
   1e670:	orr	r3, r3, fp
   1e674:	ror	r8, r2, #13
   1e678:	ldr	fp, [sp, #52]	; 0x34
   1e67c:	ror	r7, r4, #18
   1e680:	ldr	r5, [sp, #4]
   1e684:	eor	r8, r8, r2, ror #2
   1e688:	eor	r7, r7, r4, ror #7
   1e68c:	eor	r7, r7, r4, lsr #3
   1e690:	eor	r8, r8, r2, ror #22
   1e694:	add	r8, r8, r3
   1e698:	add	r5, r7, r5
   1e69c:	ror	r3, fp, #19
   1e6a0:	ldr	r7, [sp, #64]	; 0x40
   1e6a4:	eor	r3, r3, fp, ror #17
   1e6a8:	eor	r3, r3, fp, lsr #10
   1e6ac:	add	r5, r5, r7
   1e6b0:	add	ip, ip, lr
   1e6b4:	add	r5, r3, r5
   1e6b8:	ldr	fp, [pc, #420]	; 1e864 <__assert_fail@plt+0xd578>
   1e6bc:	add	lr, r8, lr
   1e6c0:	mov	r8, r5
   1e6c4:	eor	r5, r9, sl
   1e6c8:	str	r8, [sp, #4]
   1e6cc:	add	fp, r8, fp
   1e6d0:	and	r5, r5, ip
   1e6d4:	ror	r8, ip, #11
   1e6d8:	eor	r5, r5, r9
   1e6dc:	add	r6, fp, r6
   1e6e0:	eor	r8, r8, ip, ror #6
   1e6e4:	ldr	fp, [sp, #36]	; 0x24
   1e6e8:	orr	r3, r2, lr
   1e6ec:	eor	r8, r8, ip, ror #25
   1e6f0:	add	r6, r5, r6
   1e6f4:	ror	r7, lr, #13
   1e6f8:	add	r6, r6, r8
   1e6fc:	and	r3, r3, r1
   1e700:	and	r8, r2, lr
   1e704:	eor	r7, r7, lr, ror #2
   1e708:	orr	r3, r3, r8
   1e70c:	eor	r7, r7, lr, ror #22
   1e710:	add	r7, r7, r3
   1e714:	ror	r5, fp, #18
   1e718:	ldr	r3, [sp, #56]	; 0x38
   1e71c:	eor	r5, r5, fp, ror #7
   1e720:	eor	r5, r5, fp, lsr #3
   1e724:	add	r4, r5, r4
   1e728:	ror	fp, r3, #19
   1e72c:	ldr	r5, [sp, #20]
   1e730:	eor	fp, fp, r3, ror #17
   1e734:	eor	fp, fp, r3, lsr #10
   1e738:	add	r4, r4, r5
   1e73c:	add	r0, r0, r6
   1e740:	add	r4, fp, r4
   1e744:	ldr	r3, [pc, #284]	; 1e868 <__assert_fail@plt+0xd57c>
   1e748:	mov	r5, r4
   1e74c:	eor	r4, sl, ip
   1e750:	add	r6, r7, r6
   1e754:	add	r3, r5, r3
   1e758:	and	r4, r4, r0
   1e75c:	ror	r7, r0, #11
   1e760:	eor	r4, r4, sl
   1e764:	add	r9, r3, r9
   1e768:	eor	r7, r7, r0, ror #6
   1e76c:	ldr	r8, [sp, #40]	; 0x28
   1e770:	orr	r3, lr, r6
   1e774:	eor	r7, r7, r0, ror #25
   1e778:	add	r9, r4, r9
   1e77c:	add	r9, r9, r7
   1e780:	and	r3, r3, r2
   1e784:	and	r7, lr, r6
   1e788:	orr	r3, r3, r7
   1e78c:	ldr	r7, [sp, #4]
   1e790:	ror	r4, r8, #18
   1e794:	eor	r4, r4, r8, ror #7
   1e798:	eor	r4, r4, r8, lsr #3
   1e79c:	ror	r8, r7, #19
   1e7a0:	ldr	fp, [sp, #36]	; 0x24
   1e7a4:	str	r5, [sp, #60]	; 0x3c
   1e7a8:	eor	r8, r8, r7, ror #17
   1e7ac:	ror	r5, r6, #13
   1e7b0:	eor	r8, r8, r7, lsr #10
   1e7b4:	eor	r5, r5, r6, ror #2
   1e7b8:	ldr	r7, [sp, #24]
   1e7bc:	eor	r5, r5, r6, ror #22
   1e7c0:	add	r4, r4, fp
   1e7c4:	add	r1, r1, r9
   1e7c8:	add	r5, r5, r3
   1e7cc:	add	r4, r4, r7
   1e7d0:	ldr	r3, [pc, #148]	; 1e86c <__assert_fail@plt+0xd580>
   1e7d4:	add	r9, r5, r9
   1e7d8:	add	r4, r8, r4
   1e7dc:	eor	r5, ip, r0
   1e7e0:	and	r5, r5, r1
   1e7e4:	b	1e8e0 <__assert_fail@plt+0xd5f4>
   1e7e8:	addmi	r2, sl, #152, 30	; 0x260
   1e7ec:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   1e7f0:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   1e7f4:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   1e7f8:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   1e7fc:	eorsls	r8, pc, #164, 4	; 0x4000000a
   1e800:	blge	73635c <optarg@@GLIBC_2.4+0x6e81b4>
   1e804:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   1e808:	addne	r5, r3, #1024	; 0x400
   1e80c:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   1e810:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   1e814:	adcsvc	r5, lr, #116, 26	; 0x1d00
   1e818:	ldrshhi	fp, [lr], #30
   1e81c:	blls	ff7202c0 <optarg@@GLIBC_2.4+0xff6d2118>
   1e820:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   1e824:	ldr	r6, [fp], #2497	; 0x9c1
   1e828:	svc	0x00be4786
   1e82c:	svceq	0x00c19dc6
   1e830:	strcs	sl, [ip], #-460	; 0xfffffe34
   1e834:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   1e838:	bmi	1d3fae8 <optarg@@GLIBC_2.4+0x1cf1940>
   1e83c:			; <UNDEFINED> instruction: 0x5cb0a9dc
   1e840:	usatvc	r8, #25, sl, asr #17
   1e844:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   1e848:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   1e84c:	andlt	r2, r3, r8, asr #15
   1e850:	svclt	0x00597fc7
   1e854:			; <UNDEFINED> instruction: 0xc6e00bf3
   1e858:	strle	r9, [r7, #327]!	; 0x147
   1e85c:			; <UNDEFINED> instruction: 0x06ca6351
   1e860:	strtne	r2, [r9], #-2407	; 0xfffff699
   1e864:	ldrcs	r0, [r7, r5, lsl #21]!
   1e868:	mrccs	1, 0, r2, cr11, cr8, {1}
   1e86c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   1e870:	teqpl	r8, #1216	; 0x4c0
   1e874:	strvs	r7, [sl, #-852]	; 0xfffffcac
   1e878:			; <UNDEFINED> instruction: 0x766a0abb
   1e87c:	bichi	ip, r2, lr, lsr #18
   1e880:	rsbsls	r2, r2, #34048	; 0x8500
   1e884:	adcsge	lr, pc, #10551296	; 0xa10000
   1e888:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   1e88c:	subgt	r8, fp, #112, 22	; 0x1c000
   1e890:	strbgt	r5, [ip, -r3, lsr #3]!
   1e894:	orrsle	lr, r2, r9, lsl r8
   1e898:	ldrle	r0, [r9], r4, lsr #12
   1e89c:	vst3.32	{d3,d5,d7}, [lr], r5
   1e8a0:	rsbne	sl, sl, r0, ror r0
   1e8a4:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   1e8a8:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1e8ac:	strbcs	r7, [r8, -ip, asr #14]
   1e8b0:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1e8b4:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1e8b8:	vfnmami.f32	s21, s16, s20
   1e8bc:	blpl	fe751200 <optarg@@GLIBC_2.4+0xfe703058>
   1e8c0:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1e8c4:	strvc	r8, [pc], #750	; 1e8cc <__assert_fail@plt+0xd5e0>
   1e8c8:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1e8cc:	strbhi	r7, [r8], #2068	; 0x814
   1e8d0:	sfmhi	f0, 2, [r7], {8}
   1e8d4:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1e8d8:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1e8dc:	mrclt	3, 7, sl, cr9, cr7, {7}
   1e8e0:	add	r3, r4, r3
   1e8e4:	ror	r8, r1, #11
   1e8e8:	add	r3, r3, sl
   1e8ec:	eor	r8, r8, r1, ror #6
   1e8f0:	eor	sl, r5, ip
   1e8f4:	eor	r8, r8, r1, ror #25
   1e8f8:	str	r4, [sp, #36]	; 0x24
   1e8fc:	add	r3, sl, r3
   1e900:	orr	r4, r6, r9
   1e904:	ror	r7, r9, #13
   1e908:	ldr	sl, [sp, #44]	; 0x2c
   1e90c:	add	r3, r3, r8
   1e910:	and	r4, r4, lr
   1e914:	and	r8, r6, r9
   1e918:	eor	r7, r7, r9, ror #2
   1e91c:	orr	r4, r4, r8
   1e920:	eor	r7, r7, r9, ror #22
   1e924:	add	r7, r7, r4
   1e928:	ldr	r4, [sp, #60]	; 0x3c
   1e92c:	ror	r5, sl, #18
   1e930:	eor	r5, r5, sl, ror #7
   1e934:	eor	r5, r5, sl, lsr #3
   1e938:	ror	sl, r4, #19
   1e93c:	ldr	r8, [sp, #40]	; 0x28
   1e940:	eor	sl, sl, r4, ror #17
   1e944:	eor	sl, sl, r4, lsr #10
   1e948:	ldr	r4, [sp, #28]
   1e94c:	add	r5, r5, r8
   1e950:	add	r2, r2, r3
   1e954:	add	r5, r5, r4
   1e958:	ldr	r4, [pc, #-240]	; 1e870 <__assert_fail@plt+0xd584>
   1e95c:	add	r8, sl, r5
   1e960:	eor	r5, r0, r1
   1e964:	add	r3, r7, r3
   1e968:	add	r4, r8, r4
   1e96c:	and	r5, r5, r2
   1e970:	ror	r7, r2, #11
   1e974:	eor	r5, r5, r0
   1e978:	add	ip, r4, ip
   1e97c:	eor	r7, r7, r2, ror #6
   1e980:	orr	r4, r9, r3
   1e984:	eor	r7, r7, r2, ror #25
   1e988:	add	ip, r5, ip
   1e98c:	str	r8, [sp, #68]	; 0x44
   1e990:	ldr	r8, [sp, #48]	; 0x30
   1e994:	add	ip, ip, r7
   1e998:	and	r4, r4, r6
   1e99c:	and	r7, r9, r3
   1e9a0:	ror	r5, r3, #13
   1e9a4:	orr	r4, r4, r7
   1e9a8:	eor	r5, r5, r3, ror #2
   1e9ac:	ldr	r7, [sp, #36]	; 0x24
   1e9b0:	ror	fp, r8, #18
   1e9b4:	eor	r5, r5, r3, ror #22
   1e9b8:	ldr	sl, [sp, #44]	; 0x2c
   1e9bc:	add	r5, r5, r4
   1e9c0:	eor	fp, fp, r8, ror #7
   1e9c4:	add	lr, lr, ip
   1e9c8:	eor	fp, fp, r8, lsr #3
   1e9cc:	add	ip, r5, ip
   1e9d0:	ror	r4, r7, #19
   1e9d4:	ldr	r5, [sp, #32]
   1e9d8:	eor	r4, r4, r7, ror #17
   1e9dc:	add	fp, fp, sl
   1e9e0:	eor	r4, r4, r7, lsr #10
   1e9e4:	add	fp, fp, r5
   1e9e8:	ldr	r8, [pc, #-380]	; 1e874 <__assert_fail@plt+0xd588>
   1e9ec:	add	sl, r4, fp
   1e9f0:	eor	r5, r1, r2
   1e9f4:	add	r8, sl, r8
   1e9f8:	and	r5, r5, lr
   1e9fc:	ror	r7, lr, #11
   1ea00:	eor	r5, r5, r1
   1ea04:	add	r0, r8, r0
   1ea08:	eor	r7, r7, lr, ror #6
   1ea0c:	orr	r4, r3, ip
   1ea10:	eor	r7, r7, lr, ror #25
   1ea14:	add	r0, r5, r0
   1ea18:	ror	r5, ip, #13
   1ea1c:	ldr	fp, [sp, #8]
   1ea20:	add	r0, r0, r7
   1ea24:	and	r4, r4, r9
   1ea28:	and	r7, r3, ip
   1ea2c:	eor	r5, r5, ip, ror #2
   1ea30:	orr	r4, r4, r7
   1ea34:	eor	r5, r5, ip, ror #22
   1ea38:	add	r5, r5, r4
   1ea3c:	ldr	r4, [sp, #68]	; 0x44
   1ea40:	str	sl, [sp, #40]	; 0x28
   1ea44:	ror	sl, fp, #18
   1ea48:	eor	sl, sl, fp, ror #7
   1ea4c:	eor	sl, sl, fp, lsr #3
   1ea50:	ror	fp, r4, #19
   1ea54:	ldr	r8, [sp, #48]	; 0x30
   1ea58:	eor	fp, fp, r4, ror #17
   1ea5c:	eor	fp, fp, r4, lsr #10
   1ea60:	ldr	r4, [sp, #52]	; 0x34
   1ea64:	add	sl, sl, r8
   1ea68:	add	r6, r6, r0
   1ea6c:	add	sl, sl, r4
   1ea70:	ldr	r4, [pc, #-512]	; 1e878 <__assert_fail@plt+0xd58c>
   1ea74:	add	r0, r5, r0
   1ea78:	add	r8, fp, sl
   1ea7c:	eor	r5, r2, lr
   1ea80:	add	r4, r8, r4
   1ea84:	and	r5, r5, r6
   1ea88:	ror	r7, r6, #11
   1ea8c:	eor	r5, r5, r2
   1ea90:	add	r1, r4, r1
   1ea94:	eor	r7, r7, r6, ror #6
   1ea98:	str	r8, [sp, #44]	; 0x2c
   1ea9c:	orr	r4, ip, r0
   1eaa0:	ldr	r8, [sp, #12]
   1eaa4:	eor	r7, r7, r6, ror #25
   1eaa8:	add	r1, r5, r1
   1eaac:	ror	r5, r0, #13
   1eab0:	add	r1, r1, r7
   1eab4:	and	r4, r4, r3
   1eab8:	and	r7, ip, r0
   1eabc:	eor	r5, r5, r0, ror #2
   1eac0:	eor	r5, r5, r0, ror #22
   1eac4:	orr	r4, r4, r7
   1eac8:	add	r4, r5, r4
   1eacc:	ror	sl, r8, #18
   1ead0:	ldr	r5, [sp, #40]	; 0x28
   1ead4:	ldr	fp, [sp, #8]
   1ead8:	eor	sl, sl, r8, ror #7
   1eadc:	eor	sl, sl, r8, lsr #3
   1eae0:	add	sl, sl, fp
   1eae4:	ror	r8, r5, #19
   1eae8:	ldr	fp, [sp, #56]	; 0x38
   1eaec:	eor	r8, r8, r5, ror #17
   1eaf0:	add	r9, r9, r1
   1eaf4:	eor	r8, r8, r5, lsr #10
   1eaf8:	add	r1, r4, r1
   1eafc:	add	sl, sl, fp
   1eb00:	ldr	r4, [pc, #-652]	; 1e87c <__assert_fail@plt+0xd590>
   1eb04:	add	sl, r8, sl
   1eb08:	eor	r5, lr, r6
   1eb0c:	add	r4, sl, r4
   1eb10:	and	r5, r5, r9
   1eb14:	ror	r8, r9, #11
   1eb18:	eor	r5, r5, lr
   1eb1c:	add	r2, r4, r2
   1eb20:	eor	r8, r8, r9, ror #6
   1eb24:	orr	r4, r0, r1
   1eb28:	eor	r8, r8, r9, ror #25
   1eb2c:	add	r2, r5, r2
   1eb30:	ror	r7, r1, #13
   1eb34:	str	sl, [sp, #8]
   1eb38:	add	r2, r2, r8
   1eb3c:	ldr	sl, [sp, #16]
   1eb40:	and	r8, r0, r1
   1eb44:	and	r4, r4, ip
   1eb48:	eor	r7, r7, r1, ror #2
   1eb4c:	eor	r7, r7, r1, ror #22
   1eb50:	orr	r4, r4, r8
   1eb54:	add	r4, r7, r4
   1eb58:	ldr	r7, [sp, #44]	; 0x2c
   1eb5c:	ror	r5, sl, #18
   1eb60:	ldr	r8, [sp, #12]
   1eb64:	eor	r5, r5, sl, ror #7
   1eb68:	add	r3, r3, r2
   1eb6c:	eor	r5, r5, sl, lsr #3
   1eb70:	add	r2, r4, r2
   1eb74:	ror	fp, r7, #19
   1eb78:	ldr	r4, [sp, #4]
   1eb7c:	add	sl, r5, r8
   1eb80:	eor	fp, fp, r7, ror #17
   1eb84:	add	r5, sl, r4
   1eb88:	eor	fp, fp, r7, lsr #10
   1eb8c:	ldr	r4, [pc, #-788]	; 1e880 <__assert_fail@plt+0xd594>
   1eb90:	add	r8, fp, r5
   1eb94:	eor	r5, r6, r9
   1eb98:	add	r4, r8, r4
   1eb9c:	and	r5, r5, r3
   1eba0:	ror	r7, r3, #11
   1eba4:	ldr	fp, [sp, #64]	; 0x40
   1eba8:	eor	r5, r5, r6
   1ebac:	add	lr, r4, lr
   1ebb0:	eor	r7, r7, r3, ror #6
   1ebb4:	orr	r4, r1, r2
   1ebb8:	eor	r7, r7, r3, ror #25
   1ebbc:	add	lr, r5, lr
   1ebc0:	ror	r5, r2, #13
   1ebc4:	add	lr, lr, r7
   1ebc8:	and	r4, r4, r0
   1ebcc:	and	r7, r1, r2
   1ebd0:	eor	r5, r5, r2, ror #2
   1ebd4:	eor	r5, r5, r2, ror #22
   1ebd8:	ror	sl, fp, #18
   1ebdc:	orr	r4, r4, r7
   1ebe0:	ldr	r7, [sp, #8]
   1ebe4:	add	r4, r5, r4
   1ebe8:	eor	sl, sl, fp, ror #7
   1ebec:	ldr	r5, [sp, #16]
   1ebf0:	eor	sl, sl, fp, lsr #3
   1ebf4:	str	r8, [sp, #12]
   1ebf8:	add	sl, sl, r5
   1ebfc:	ror	r8, r7, #19
   1ec00:	ldr	r5, [sp, #60]	; 0x3c
   1ec04:	eor	r8, r8, r7, ror #17
   1ec08:	add	ip, ip, lr
   1ec0c:	eor	r8, r8, r7, lsr #10
   1ec10:	add	lr, r4, lr
   1ec14:	add	sl, sl, r5
   1ec18:	ldr	r4, [pc, #-924]	; 1e884 <__assert_fail@plt+0xd598>
   1ec1c:	add	sl, r8, sl
   1ec20:	eor	r5, r9, r3
   1ec24:	add	r4, sl, r4
   1ec28:	and	r5, r5, ip
   1ec2c:	ror	r8, ip, #11
   1ec30:	eor	r5, r5, r9
   1ec34:	add	r6, r4, r6
   1ec38:	eor	r8, r8, ip, ror #6
   1ec3c:	orr	r4, r2, lr
   1ec40:	eor	r8, r8, ip, ror #25
   1ec44:	add	r6, r5, r6
   1ec48:	ror	r7, lr, #13
   1ec4c:	str	sl, [sp, #16]
   1ec50:	add	r6, r6, r8
   1ec54:	ldr	sl, [sp, #20]
   1ec58:	and	r8, r2, lr
   1ec5c:	and	r4, r4, r1
   1ec60:	eor	r7, r7, lr, ror #2
   1ec64:	orr	r4, r4, r8
   1ec68:	eor	r7, r7, lr, ror #22
   1ec6c:	add	r7, r7, r4
   1ec70:	ldr	r4, [sp, #12]
   1ec74:	ror	r5, sl, #18
   1ec78:	eor	r5, r5, sl, ror #7
   1ec7c:	eor	r5, r5, sl, lsr #3
   1ec80:	ldr	r8, [sp, #36]	; 0x24
   1ec84:	ror	sl, r4, #19
   1ec88:	eor	sl, sl, r4, ror #17
   1ec8c:	add	fp, r5, fp
   1ec90:	eor	sl, sl, r4, lsr #10
   1ec94:	add	r5, fp, r8
   1ec98:	add	r0, r0, r6
   1ec9c:	add	r5, sl, r5
   1eca0:	ldr	r4, [pc, #-1056]	; 1e888 <__assert_fail@plt+0xd59c>
   1eca4:	add	r6, r7, r6
   1eca8:	mov	r7, r5
   1ecac:	eor	r5, r3, ip
   1ecb0:	add	r4, r7, r4
   1ecb4:	and	r5, r5, r0
   1ecb8:	ror	r8, r0, #11
   1ecbc:	ldr	fp, [sp, #24]
   1ecc0:	eor	r5, r5, r3
   1ecc4:	add	r9, r4, r9
   1ecc8:	eor	r8, r8, r0, ror #6
   1eccc:	orr	r4, lr, r6
   1ecd0:	eor	r8, r8, r0, ror #25
   1ecd4:	str	r7, [sp, #48]	; 0x30
   1ecd8:	add	r9, r5, r9
   1ecdc:	ror	r7, r6, #13
   1ece0:	add	r9, r9, r8
   1ece4:	and	r4, r4, r2
   1ece8:	and	r8, lr, r6
   1ecec:	eor	r7, r7, r6, ror #2
   1ecf0:	orr	r4, r4, r8
   1ecf4:	ror	r5, fp, #18
   1ecf8:	ldr	r8, [sp, #16]
   1ecfc:	eor	r7, r7, r6, ror #22
   1ed00:	add	r7, r7, r4
   1ed04:	eor	r5, r5, fp, ror #7
   1ed08:	ldr	r4, [sp, #20]
   1ed0c:	eor	r5, r5, fp, lsr #3
   1ed10:	add	fp, r5, r4
   1ed14:	ror	sl, r8, #19
   1ed18:	ldr	r5, [sp, #68]	; 0x44
   1ed1c:	eor	sl, sl, r8, ror #17
   1ed20:	add	r1, r1, r9
   1ed24:	add	r5, fp, r5
   1ed28:	eor	sl, sl, r8, lsr #10
   1ed2c:	ldr	r8, [pc, #-1192]	; 1e88c <__assert_fail@plt+0xd5a0>
   1ed30:	add	sl, sl, r5
   1ed34:	eor	r4, ip, r0
   1ed38:	add	r9, r7, r9
   1ed3c:	add	r8, sl, r8
   1ed40:	and	r4, r4, r1
   1ed44:	ror	r7, r1, #11
   1ed48:	eor	r4, r4, ip
   1ed4c:	add	r3, r8, r3
   1ed50:	eor	r7, r7, r1, ror #6
   1ed54:	str	sl, [sp, #20]
   1ed58:	eor	r7, r7, r1, ror #25
   1ed5c:	orr	sl, r6, r9
   1ed60:	add	r3, r4, r3
   1ed64:	ror	r5, r9, #13
   1ed68:	add	r3, r3, r7
   1ed6c:	and	sl, sl, lr
   1ed70:	and	r7, r6, r9
   1ed74:	eor	r5, r5, r9, ror #2
   1ed78:	orr	sl, sl, r7
   1ed7c:	eor	r5, r5, r9, ror #22
   1ed80:	ldr	r8, [sp, #28]
   1ed84:	add	r5, r5, sl
   1ed88:	ldr	sl, [sp, #48]	; 0x30
   1ed8c:	ror	r4, r8, #18
   1ed90:	ldr	r7, [sp, #24]
   1ed94:	ror	fp, sl, #19
   1ed98:	eor	r4, r4, r8, ror #7
   1ed9c:	eor	fp, fp, sl, ror #17
   1eda0:	eor	fp, fp, sl, lsr #10
   1eda4:	eor	r4, r4, r8, lsr #3
   1eda8:	ldr	sl, [sp, #40]	; 0x28
   1edac:	add	r4, r4, r7
   1edb0:	add	r4, r4, sl
   1edb4:	add	r2, r2, r3
   1edb8:	add	r4, fp, r4
   1edbc:	add	r3, r5, r3
   1edc0:	ldr	r5, [pc, #-1336]	; 1e890 <__assert_fail@plt+0xd5a4>
   1edc4:	mov	r7, r4
   1edc8:	eor	r4, r0, r1
   1edcc:	str	r7, [sp, #64]	; 0x40
   1edd0:	add	r5, r7, r5
   1edd4:	and	r4, r4, r2
   1edd8:	ror	r7, r2, #11
   1eddc:	eor	r4, r4, r0
   1ede0:	add	ip, r5, ip
   1ede4:	eor	r7, r7, r2, ror #6
   1ede8:	orr	sl, r9, r3
   1edec:	eor	r7, r7, r2, ror #25
   1edf0:	add	ip, r4, ip
   1edf4:	ror	r5, r3, #13
   1edf8:	add	ip, ip, r7
   1edfc:	and	sl, sl, r6
   1ee00:	and	r7, r9, r3
   1ee04:	eor	r5, r5, r3, ror #2
   1ee08:	orr	sl, sl, r7
   1ee0c:	eor	r5, r5, r3, ror #22
   1ee10:	ldr	fp, [sp, #32]
   1ee14:	add	r5, r5, sl
   1ee18:	ldr	sl, [sp, #20]
   1ee1c:	ror	r4, fp, #18
   1ee20:	ldr	r7, [sp, #28]
   1ee24:	ror	r8, sl, #19
   1ee28:	eor	r4, r4, fp, ror #7
   1ee2c:	eor	r8, r8, sl, ror #17
   1ee30:	eor	r8, r8, sl, lsr #10
   1ee34:	eor	r4, r4, fp, lsr #3
   1ee38:	ldr	sl, [sp, #44]	; 0x2c
   1ee3c:	add	fp, r4, r7
   1ee40:	add	r4, fp, sl
   1ee44:	add	lr, lr, ip
   1ee48:	add	r4, r8, r4
   1ee4c:	ldr	r7, [pc, #-1472]	; 1e894 <__assert_fail@plt+0xd5a8>
   1ee50:	mov	r8, r4
   1ee54:	eor	r4, r1, r2
   1ee58:	add	ip, r5, ip
   1ee5c:	add	r7, r8, r7
   1ee60:	and	r4, r4, lr
   1ee64:	ror	r5, lr, #11
   1ee68:	eor	r4, r4, r1
   1ee6c:	add	r0, r7, r0
   1ee70:	eor	r5, r5, lr, ror #6
   1ee74:	str	r8, [sp, #72]	; 0x48
   1ee78:	eor	r5, r5, lr, ror #25
   1ee7c:	orr	r8, r3, ip
   1ee80:	add	r0, r4, r0
   1ee84:	ror	r4, ip, #13
   1ee88:	ldr	r7, [sp, #52]	; 0x34
   1ee8c:	add	r0, r0, r5
   1ee90:	and	r8, r8, r9
   1ee94:	and	r5, r3, ip
   1ee98:	eor	r4, r4, ip, ror #2
   1ee9c:	orr	r8, r8, r5
   1eea0:	eor	r4, r4, ip, ror #22
   1eea4:	add	r4, r4, r8
   1eea8:	ldr	r8, [sp, #64]	; 0x40
   1eeac:	ror	sl, r7, #18
   1eeb0:	ldr	r5, [sp, #32]
   1eeb4:	eor	sl, sl, r7, ror #7
   1eeb8:	add	r6, r6, r0
   1eebc:	eor	sl, sl, r7, lsr #3
   1eec0:	add	r0, r4, r0
   1eec4:	ror	fp, r8, #19
   1eec8:	ldr	r4, [sp, #8]
   1eecc:	eor	fp, fp, r8, ror #17
   1eed0:	add	sl, sl, r5
   1eed4:	eor	fp, fp, r8, lsr #10
   1eed8:	add	sl, sl, r4
   1eedc:	ldr	r7, [pc, #-1612]	; 1e898 <__assert_fail@plt+0xd5ac>
   1eee0:	add	r5, fp, sl
   1eee4:	eor	r4, r2, lr
   1eee8:	str	r5, [sp, #24]
   1eeec:	add	r7, r5, r7
   1eef0:	and	r4, r4, r6
   1eef4:	ror	r5, r6, #11
   1eef8:	eor	r4, r4, r2
   1eefc:	add	r1, r7, r1
   1ef00:	eor	r5, r5, r6, ror #6
   1ef04:	orr	fp, ip, r0
   1ef08:	eor	r5, r5, r6, ror #25
   1ef0c:	add	r1, r4, r1
   1ef10:	ror	r4, r0, #13
   1ef14:	ldr	r8, [sp, #56]	; 0x38
   1ef18:	add	r1, r1, r5
   1ef1c:	and	fp, fp, r3
   1ef20:	and	r5, ip, r0
   1ef24:	eor	r4, r4, r0, ror #2
   1ef28:	orr	fp, fp, r5
   1ef2c:	eor	r4, r4, r0, ror #22
   1ef30:	add	r4, r4, fp
   1ef34:	ldr	fp, [sp, #72]	; 0x48
   1ef38:	ror	sl, r8, #18
   1ef3c:	ldr	r7, [sp, #52]	; 0x34
   1ef40:	eor	sl, sl, r8, ror #7
   1ef44:	add	r9, r9, r1
   1ef48:	eor	sl, sl, r8, lsr #3
   1ef4c:	add	r1, r4, r1
   1ef50:	ror	r5, fp, #19
   1ef54:	ldr	r4, [sp, #12]
   1ef58:	eor	r5, r5, fp, ror #17
   1ef5c:	add	sl, sl, r7
   1ef60:	eor	r5, r5, fp, lsr #10
   1ef64:	add	sl, sl, r4
   1ef68:	add	r4, r5, sl
   1ef6c:	ldr	r7, [pc, #-1752]	; 1e89c <__assert_fail@plt+0xd5b0>
   1ef70:	mov	r8, r4
   1ef74:	eor	r4, lr, r6
   1ef78:	add	r7, r8, r7
   1ef7c:	and	r4, r4, r9
   1ef80:	ror	r5, r9, #11
   1ef84:	eor	r4, r4, lr
   1ef88:	add	r2, r7, r2
   1ef8c:	eor	r5, r5, r9, ror #6
   1ef90:	orr	sl, r0, r1
   1ef94:	eor	r5, r5, r9, ror #25
   1ef98:	add	r2, r4, r2
   1ef9c:	ldr	fp, [sp, #4]
   1efa0:	add	r2, r2, r5
   1efa4:	and	sl, sl, ip
   1efa8:	and	r5, r0, r1
   1efac:	orr	sl, sl, r5
   1efb0:	ldr	r5, [sp, #24]
   1efb4:	ror	r7, fp, #18
   1efb8:	str	r8, [sp, #28]
   1efbc:	eor	r7, r7, fp, ror #7
   1efc0:	ror	r8, r5, #19
   1efc4:	ror	r4, r1, #13
   1efc8:	eor	r7, r7, fp, lsr #3
   1efcc:	eor	r8, r8, r5, ror #17
   1efd0:	ldr	fp, [sp, #56]	; 0x38
   1efd4:	eor	r8, r8, r5, lsr #10
   1efd8:	eor	r4, r4, r1, ror #2
   1efdc:	ldr	r5, [sp, #16]
   1efe0:	eor	r4, r4, r1, ror #22
   1efe4:	add	r7, r7, fp
   1efe8:	add	r3, r3, r2
   1efec:	add	r4, r4, sl
   1eff0:	add	r7, r7, r5
   1eff4:	ldr	r5, [pc, #-1884]	; 1e8a0 <__assert_fail@plt+0xd5b4>
   1eff8:	add	r2, r4, r2
   1effc:	add	r7, r8, r7
   1f000:	eor	r4, r6, r9
   1f004:	add	r5, r7, r5
   1f008:	str	r7, [sp, #32]
   1f00c:	and	r4, r4, r3
   1f010:	ror	r7, r3, #11
   1f014:	eor	r4, r4, r6
   1f018:	add	lr, r5, lr
   1f01c:	eor	r7, r7, r3, ror #6
   1f020:	orr	r8, r1, r2
   1f024:	eor	r7, r7, r3, ror #25
   1f028:	add	lr, r4, lr
   1f02c:	ror	r4, r2, #13
   1f030:	ldr	sl, [sp, #60]	; 0x3c
   1f034:	add	lr, lr, r7
   1f038:	and	r8, r8, r0
   1f03c:	and	r7, r1, r2
   1f040:	eor	r4, r4, r2, ror #2
   1f044:	orr	r8, r8, r7
   1f048:	eor	r4, r4, r2, ror #22
   1f04c:	add	r4, r4, r8
   1f050:	ldr	r8, [sp, #28]
   1f054:	ror	r5, sl, #18
   1f058:	eor	r5, r5, sl, ror #7
   1f05c:	eor	r5, r5, sl, lsr #3
   1f060:	ror	sl, r8, #19
   1f064:	ldr	fp, [sp, #4]
   1f068:	eor	sl, sl, r8, ror #17
   1f06c:	eor	sl, sl, r8, lsr #10
   1f070:	ldr	r8, [sp, #48]	; 0x30
   1f074:	add	r5, r5, fp
   1f078:	add	ip, ip, lr
   1f07c:	add	r5, r5, r8
   1f080:	ldr	r8, [pc, #-2020]	; 1e8a4 <__assert_fail@plt+0xd5b8>
   1f084:	add	lr, r4, lr
   1f088:	add	fp, sl, r5
   1f08c:	eor	r4, r9, r3
   1f090:	add	r8, fp, r8
   1f094:	and	r4, r4, ip
   1f098:	ror	r7, ip, #11
   1f09c:	eor	r4, r4, r9
   1f0a0:	add	r6, r8, r6
   1f0a4:	eor	r7, r7, ip, ror #6
   1f0a8:	orr	r8, r2, lr
   1f0ac:	eor	r7, r7, ip, ror #25
   1f0b0:	add	r6, r4, r6
   1f0b4:	ror	r5, lr, #13
   1f0b8:	add	r6, r6, r7
   1f0bc:	and	r8, r8, r1
   1f0c0:	and	r7, r2, lr
   1f0c4:	eor	r5, r5, lr, ror #2
   1f0c8:	orr	r8, r8, r7
   1f0cc:	eor	r5, r5, lr, ror #22
   1f0d0:	add	r5, r5, r8
   1f0d4:	str	fp, [sp, #120]	; 0x78
   1f0d8:	ldr	fp, [sp, #36]	; 0x24
   1f0dc:	ldr	r8, [sp, #32]
   1f0e0:	ldr	r7, [sp, #60]	; 0x3c
   1f0e4:	ror	r4, fp, #18
   1f0e8:	ror	sl, r8, #19
   1f0ec:	eor	r4, r4, fp, ror #7
   1f0f0:	eor	sl, sl, r8, ror #17
   1f0f4:	eor	r4, r4, fp, lsr #3
   1f0f8:	eor	sl, sl, r8, lsr #10
   1f0fc:	ldr	r8, [sp, #20]
   1f100:	add	fp, r4, r7
   1f104:	add	r4, fp, r8
   1f108:	add	sl, sl, r4
   1f10c:	str	sl, [sp, #124]	; 0x7c
   1f110:	add	r0, r0, r6
   1f114:	ldr	r4, [sp, #124]	; 0x7c
   1f118:	ldr	r7, [pc, #-2168]	; 1e8a8 <__assert_fail@plt+0xd5bc>
   1f11c:	eor	sl, r3, ip
   1f120:	add	r6, r5, r6
   1f124:	add	r7, r4, r7
   1f128:	and	sl, sl, r0
   1f12c:	ror	r5, r0, #11
   1f130:	add	r9, r7, r9
   1f134:	eor	sl, sl, r3
   1f138:	eor	r5, r5, r0, ror #6
   1f13c:	orr	r4, lr, r6
   1f140:	add	sl, sl, r9
   1f144:	eor	r5, r5, r0, ror #25
   1f148:	ldr	r9, [sp, #68]	; 0x44
   1f14c:	add	r5, sl, r5
   1f150:	and	r4, r4, r2
   1f154:	and	sl, lr, r6
   1f158:	ror	r7, r6, #13
   1f15c:	eor	r7, r7, r6, ror #2
   1f160:	orr	sl, r4, sl
   1f164:	ldr	r4, [sp, #120]	; 0x78
   1f168:	eor	r7, r7, r6, ror #22
   1f16c:	ror	r8, r9, #18
   1f170:	ldr	fp, [sp, #36]	; 0x24
   1f174:	eor	r8, r8, r9, ror #7
   1f178:	add	sl, r7, sl
   1f17c:	add	sl, sl, r5
   1f180:	add	r1, r1, r5
   1f184:	eor	r8, r8, r9, lsr #3
   1f188:	ldr	r5, [sp, #64]	; 0x40
   1f18c:	ror	r7, r4, #19
   1f190:	eor	r7, r7, r4, ror #17
   1f194:	add	r8, r8, fp
   1f198:	add	r8, r8, r5
   1f19c:	eor	r7, r7, r4, lsr #10
   1f1a0:	add	r4, r7, r8
   1f1a4:	str	r4, [sp, #128]	; 0x80
   1f1a8:	ldr	fp, [sp, #128]	; 0x80
   1f1ac:	ldr	r5, [pc, #-2312]	; 1e8ac <__assert_fail@plt+0xd5c0>
   1f1b0:	eor	r4, ip, r0
   1f1b4:	add	r5, fp, r5
   1f1b8:	ldr	fp, [sp, #40]	; 0x28
   1f1bc:	and	r4, r4, r1
   1f1c0:	ror	r7, r1, #11
   1f1c4:	eor	r4, r4, ip
   1f1c8:	add	r3, r5, r3
   1f1cc:	eor	r7, r7, r1, ror #6
   1f1d0:	ror	r5, fp, #18
   1f1d4:	orr	r8, r6, sl
   1f1d8:	eor	r7, r7, r1, ror #25
   1f1dc:	add	r3, r4, r3
   1f1e0:	eor	r5, r5, fp, ror #7
   1f1e4:	ror	r4, sl, #13
   1f1e8:	add	r3, r3, r7
   1f1ec:	and	r8, r8, lr
   1f1f0:	and	r7, r6, sl
   1f1f4:	eor	r4, r4, sl, ror #2
   1f1f8:	eor	r5, r5, fp, lsr #3
   1f1fc:	ldr	fp, [sp, #124]	; 0x7c
   1f200:	orr	r7, r8, r7
   1f204:	eor	r4, r4, sl, ror #22
   1f208:	add	r4, r4, r7
   1f20c:	add	r4, r4, r3
   1f210:	add	r2, r2, r3
   1f214:	ror	r8, fp, #19
   1f218:	ldr	r3, [sp, #72]	; 0x48
   1f21c:	eor	r8, r8, fp, ror #17
   1f220:	add	r5, r5, r9
   1f224:	eor	r8, r8, fp, lsr #10
   1f228:	add	r5, r5, r3
   1f22c:	ldr	r7, [pc, #-2436]	; 1e8b0 <__assert_fail@plt+0xd5c4>
   1f230:	add	r9, r8, r5
   1f234:	eor	r8, r0, r1
   1f238:	add	r7, r9, r7
   1f23c:	and	r8, r8, r2
   1f240:	ror	r3, r2, #11
   1f244:	add	ip, r7, ip
   1f248:	eor	r8, r8, r0
   1f24c:	eor	r3, r3, r2, ror #6
   1f250:	orr	r5, sl, r4
   1f254:	add	r8, r8, ip
   1f258:	eor	r3, r3, r2, ror #25
   1f25c:	ror	ip, r4, #13
   1f260:	str	r9, [sp, #132]	; 0x84
   1f264:	add	r3, r8, r3
   1f268:	ldr	r9, [sp, #44]	; 0x2c
   1f26c:	and	r5, r5, r6
   1f270:	and	r8, sl, r4
   1f274:	eor	ip, ip, r4, ror #2
   1f278:	eor	ip, ip, r4, ror #22
   1f27c:	orr	r8, r5, r8
   1f280:	add	r8, ip, r8
   1f284:	ldr	ip, [sp, #128]	; 0x80
   1f288:	ldr	r7, [sp, #128]	; 0x80
   1f28c:	ror	fp, r9, #18
   1f290:	ldr	r5, [sp, #40]	; 0x28
   1f294:	eor	fp, fp, r9, ror #7
   1f298:	add	lr, lr, r3
   1f29c:	add	r8, r8, r3
   1f2a0:	eor	fp, fp, r9, lsr #3
   1f2a4:	ldr	r3, [sp, #24]
   1f2a8:	ror	ip, ip, #19
   1f2ac:	eor	ip, ip, r7, ror #17
   1f2b0:	add	fp, fp, r5
   1f2b4:	add	fp, fp, r3
   1f2b8:	eor	ip, ip, r7, lsr #10
   1f2bc:	ldr	r7, [pc, #-2576]	; 1e8b4 <__assert_fail@plt+0xd5c8>
   1f2c0:	add	ip, ip, fp
   1f2c4:	eor	r3, r1, r2
   1f2c8:	add	r7, ip, r7
   1f2cc:	and	r3, r3, lr
   1f2d0:	ror	r5, lr, #11
   1f2d4:	add	r0, r7, r0
   1f2d8:	eor	r3, r3, r1
   1f2dc:	ldr	r7, [sp, #8]
   1f2e0:	eor	r5, r5, lr, ror #6
   1f2e4:	str	ip, [sp, #136]	; 0x88
   1f2e8:	eor	r5, r5, lr, ror #25
   1f2ec:	orr	ip, r4, r8
   1f2f0:	add	r3, r3, r0
   1f2f4:	ror	fp, r8, #13
   1f2f8:	add	r3, r3, r5
   1f2fc:	and	ip, ip, sl
   1f300:	and	r5, r4, r8
   1f304:	eor	fp, fp, r8, ror #2
   1f308:	orr	ip, ip, r5
   1f30c:	ror	r0, r7, #18
   1f310:	eor	fp, fp, r8, ror #22
   1f314:	eor	r0, r0, r7, ror #7
   1f318:	add	fp, fp, ip
   1f31c:	ldr	ip, [sp, #132]	; 0x84
   1f320:	eor	r0, r0, r7, lsr #3
   1f324:	add	r0, r0, r9
   1f328:	ldr	r9, [sp, #132]	; 0x84
   1f32c:	ror	r5, ip, #19
   1f330:	eor	r5, r5, ip, ror #17
   1f334:	eor	r5, r5, r9, lsr #10
   1f338:	ldr	r9, [sp, #28]
   1f33c:	add	ip, r6, r3
   1f340:	add	r0, r0, r9
   1f344:	add	r9, r5, r0
   1f348:	str	r9, [sp, #140]	; 0x8c
   1f34c:	ldr	r0, [sp, #140]	; 0x8c
   1f350:	ldr	r6, [pc, #-2720]	; 1e8b8 <__assert_fail@plt+0xd5cc>
   1f354:	eor	r9, r2, lr
   1f358:	add	r6, r0, r6
   1f35c:	add	fp, fp, r3
   1f360:	add	r1, r6, r1
   1f364:	and	r9, r9, ip
   1f368:	ldr	r6, [sp, #12]
   1f36c:	ror	r3, ip, #11
   1f370:	eor	r9, r9, r2
   1f374:	eor	r3, r3, ip, ror #6
   1f378:	orr	r0, r8, fp
   1f37c:	add	r9, r9, r1
   1f380:	eor	r3, r3, ip, ror #25
   1f384:	add	r3, r9, r3
   1f388:	and	r0, r0, r4
   1f38c:	and	r9, r8, fp
   1f390:	ror	r1, r6, #18
   1f394:	eor	r1, r1, r6, ror #7
   1f398:	orr	r9, r0, r9
   1f39c:	ldr	r0, [sp, #136]	; 0x88
   1f3a0:	eor	r1, r1, r6, lsr #3
   1f3a4:	ldr	r7, [sp, #8]
   1f3a8:	ldr	r6, [sp, #136]	; 0x88
   1f3ac:	ror	r5, fp, #13
   1f3b0:	eor	r5, r5, fp, ror #2
   1f3b4:	add	r1, r1, r7
   1f3b8:	ror	r0, r0, #19
   1f3bc:	ldr	r7, [sp, #32]
   1f3c0:	eor	r5, r5, fp, ror #22
   1f3c4:	eor	r0, r0, r6, ror #17
   1f3c8:	add	sl, sl, r3
   1f3cc:	eor	r0, r0, r6, lsr #10
   1f3d0:	add	r9, r5, r9
   1f3d4:	add	r1, r1, r7
   1f3d8:	ldr	r5, [pc, #-2852]	; 1e8bc <__assert_fail@plt+0xd5d0>
   1f3dc:	add	r1, r0, r1
   1f3e0:	eor	r6, lr, ip
   1f3e4:	add	r9, r9, r3
   1f3e8:	add	r5, r1, r5
   1f3ec:	and	r6, r6, sl
   1f3f0:	ror	r3, sl, #11
   1f3f4:	add	r2, r5, r2
   1f3f8:	eor	r6, r6, lr
   1f3fc:	eor	r3, r3, sl, ror #6
   1f400:	str	r1, [sp, #144]	; 0x90
   1f404:	add	r6, r6, r2
   1f408:	orr	r1, fp, r9
   1f40c:	ror	r2, r9, #13
   1f410:	eor	r3, r3, sl, ror #25
   1f414:	add	r3, r6, r3
   1f418:	and	r1, r1, r8
   1f41c:	and	r6, fp, r9
   1f420:	eor	r2, r2, r9, ror #2
   1f424:	eor	r2, r2, r9, ror #22
   1f428:	orr	r6, r1, r6
   1f42c:	ldr	r0, [sp, #16]
   1f430:	add	r6, r2, r6
   1f434:	ldr	r2, [sp, #140]	; 0x8c
   1f438:	ldr	r1, [sp, #140]	; 0x8c
   1f43c:	ror	r5, r0, #18
   1f440:	ror	r2, r2, #19
   1f444:	eor	r5, r5, r0, ror #7
   1f448:	eor	r2, r2, r1, ror #17
   1f44c:	ldr	r1, [sp, #12]
   1f450:	eor	r5, r5, r0, lsr #3
   1f454:	add	r5, r5, r1
   1f458:	ldr	r1, [sp, #140]	; 0x8c
   1f45c:	add	r7, r4, r3
   1f460:	ldr	r4, [pc, #-2984]	; 1e8c0 <__assert_fail@plt+0xd5d4>
   1f464:	eor	r2, r2, r1, lsr #10
   1f468:	ldr	r1, [sp, #120]	; 0x78
   1f46c:	add	r6, r6, r3
   1f470:	add	r5, r5, r1
   1f474:	add	r2, r2, r5
   1f478:	str	r2, [sp, #148]	; 0x94
   1f47c:	ldr	r1, [sp, #148]	; 0x94
   1f480:	eor	r2, ip, sl
   1f484:	ror	r3, r7, #11
   1f488:	add	r4, r1, r4
   1f48c:	and	r2, r2, r7
   1f490:	add	r4, r4, lr
   1f494:	eor	r2, r2, ip
   1f498:	eor	lr, r3, r7, ror #6
   1f49c:	orr	r0, r9, r6
   1f4a0:	eor	lr, lr, r7, ror #25
   1f4a4:	add	r2, r2, r4
   1f4a8:	ldr	r4, [sp, #48]	; 0x30
   1f4ac:	add	r2, r2, lr
   1f4b0:	and	r0, r0, fp
   1f4b4:	and	lr, r9, r6
   1f4b8:	ror	r3, r6, #13
   1f4bc:	orr	r0, r0, lr
   1f4c0:	eor	r3, r3, r6, ror #2
   1f4c4:	ldr	lr, [sp, #144]	; 0x90
   1f4c8:	ror	r1, r4, #18
   1f4cc:	eor	r3, r3, r6, ror #22
   1f4d0:	ldr	r5, [sp, #16]
   1f4d4:	eor	r1, r1, r4, ror #7
   1f4d8:	add	r3, r3, r0
   1f4dc:	add	r8, r8, r2
   1f4e0:	add	r3, r3, r2
   1f4e4:	eor	r1, r1, r4, lsr #3
   1f4e8:	ldr	r2, [sp, #124]	; 0x7c
   1f4ec:	ror	r0, lr, #19
   1f4f0:	add	r1, r1, r5
   1f4f4:	eor	r0, r0, lr, ror #17
   1f4f8:	eor	r0, r0, lr, lsr #10
   1f4fc:	add	r1, r1, r2
   1f500:	add	r2, r0, r1
   1f504:	str	r2, [sp, #152]	; 0x98
   1f508:	ldr	r1, [sp, #152]	; 0x98
   1f50c:	ldr	lr, [pc, #-3152]	; 1e8c4 <__assert_fail@plt+0xd5d8>
   1f510:	eor	r2, sl, r7
   1f514:	add	lr, r1, lr
   1f518:	and	r2, r2, r8
   1f51c:	add	ip, lr, ip
   1f520:	eor	r2, r2, sl
   1f524:	add	r2, r2, ip
   1f528:	ldr	ip, [sp, #20]
   1f52c:	ror	r1, r8, #11
   1f530:	eor	r1, r1, r8, ror #6
   1f534:	ror	r5, ip, #18
   1f538:	eor	r5, r5, ip, ror #7
   1f53c:	eor	r5, r5, ip, lsr #3
   1f540:	orr	lr, r6, r3
   1f544:	ror	r0, r3, #13
   1f548:	eor	r1, r1, r8, ror #25
   1f54c:	add	r5, r5, r4
   1f550:	ldr	r4, [sp, #148]	; 0x94
   1f554:	add	r1, r2, r1
   1f558:	and	lr, lr, r9
   1f55c:	and	r2, r6, r3
   1f560:	eor	r0, r0, r3, ror #2
   1f564:	eor	r0, r0, r3, ror #22
   1f568:	orr	r2, lr, r2
   1f56c:	ror	ip, r4, #19
   1f570:	add	r2, r0, r2
   1f574:	ldr	r0, [sp, #128]	; 0x80
   1f578:	eor	ip, ip, r4, ror #17
   1f57c:	add	lr, fp, r1
   1f580:	add	r2, r2, r1
   1f584:	add	r5, r5, r0
   1f588:	eor	r1, ip, r4, lsr #10
   1f58c:	ldr	ip, [pc, #-3276]	; 1e8c8 <__assert_fail@plt+0xd5dc>
   1f590:	add	r0, r1, r5
   1f594:	add	ip, r0, ip
   1f598:	eor	r1, r7, r8
   1f59c:	add	ip, ip, sl
   1f5a0:	ldr	sl, [sp, #64]	; 0x40
   1f5a4:	str	r0, [sp, #156]	; 0x9c
   1f5a8:	and	r1, r1, lr
   1f5ac:	ror	r0, lr, #11
   1f5b0:	eor	r1, r1, r7
   1f5b4:	eor	r0, r0, lr, ror #6
   1f5b8:	add	r1, r1, ip
   1f5bc:	eor	r0, r0, lr, ror #25
   1f5c0:	ror	ip, sl, #18
   1f5c4:	add	r0, r1, r0
   1f5c8:	eor	ip, ip, sl, ror #7
   1f5cc:	ldr	r1, [sp, #20]
   1f5d0:	orr	r4, r3, r2
   1f5d4:	ror	r5, r2, #13
   1f5d8:	eor	ip, ip, sl, lsr #3
   1f5dc:	and	r4, r4, r6
   1f5e0:	eor	r5, r5, r2, ror #2
   1f5e4:	add	ip, ip, r1
   1f5e8:	and	r1, r3, r2
   1f5ec:	eor	r5, r5, r2, ror #22
   1f5f0:	orr	r1, r4, r1
   1f5f4:	ldr	r4, [sp, #152]	; 0x98
   1f5f8:	add	r1, r5, r1
   1f5fc:	ldr	r5, [sp, #152]	; 0x98
   1f600:	add	r1, r1, r0
   1f604:	add	r9, r9, r0
   1f608:	ror	r4, r4, #19
   1f60c:	ldr	r0, [sp, #132]	; 0x84
   1f610:	eor	r4, r4, r5, ror #17
   1f614:	add	ip, ip, r0
   1f618:	eor	r0, r4, r5, lsr #10
   1f61c:	add	r0, r0, ip
   1f620:	str	r0, [sp, #160]	; 0xa0
   1f624:	ldr	ip, [sp, #160]	; 0xa0
   1f628:	ldr	r4, [pc, #-3428]	; 1e8cc <__assert_fail@plt+0xd5e0>
   1f62c:	ldr	fp, [sp, #72]	; 0x48
   1f630:	eor	r0, r8, lr
   1f634:	add	r4, ip, r4
   1f638:	and	r0, r0, r9
   1f63c:	ror	ip, r9, #11
   1f640:	add	r4, r4, r7
   1f644:	eor	r0, r0, r8
   1f648:	eor	ip, ip, r9, ror #6
   1f64c:	orr	r5, r2, r1
   1f650:	add	r0, r0, r4
   1f654:	eor	ip, ip, r9, ror #25
   1f658:	ror	r4, fp, #18
   1f65c:	add	ip, r0, ip
   1f660:	and	r5, r5, r3
   1f664:	and	r0, r2, r1
   1f668:	ror	r7, r1, #13
   1f66c:	eor	r4, r4, fp, ror #7
   1f670:	eor	r7, r7, r1, ror #2
   1f674:	eor	r4, r4, fp, lsr #3
   1f678:	orr	r0, r5, r0
   1f67c:	ldr	r5, [sp, #156]	; 0x9c
   1f680:	eor	r7, r7, r1, ror #22
   1f684:	add	r4, r4, sl
   1f688:	ldr	sl, [sp, #156]	; 0x9c
   1f68c:	add	r0, r7, r0
   1f690:	add	r0, r0, ip
   1f694:	add	r6, r6, ip
   1f698:	ror	r5, r5, #19
   1f69c:	ldr	ip, [sp, #136]	; 0x88
   1f6a0:	eor	r5, r5, sl, ror #17
   1f6a4:	add	r4, r4, ip
   1f6a8:	eor	ip, r5, sl, lsr #10
   1f6ac:	add	ip, ip, r4
   1f6b0:	str	ip, [sp, #164]	; 0xa4
   1f6b4:	ldr	r4, [sp, #164]	; 0xa4
   1f6b8:	ldr	r5, [pc, #-3568]	; 1e8d0 <__assert_fail@plt+0xd5e4>
   1f6bc:	eor	ip, lr, r9
   1f6c0:	add	r5, r4, r5
   1f6c4:	add	r5, r5, r8
   1f6c8:	ldr	r8, [sp, #24]
   1f6cc:	and	ip, ip, r6
   1f6d0:	eor	ip, ip, lr
   1f6d4:	add	ip, ip, r5
   1f6d8:	ror	r5, r8, #18
   1f6dc:	ror	r4, r6, #11
   1f6e0:	eor	r5, r5, r8, ror #7
   1f6e4:	eor	r4, r4, r6, ror #6
   1f6e8:	eor	r5, r5, r8, lsr #3
   1f6ec:	orr	r7, r1, r0
   1f6f0:	ror	sl, r0, #13
   1f6f4:	eor	r4, r4, r6, ror #25
   1f6f8:	add	r5, r5, fp
   1f6fc:	ldr	fp, [sp, #160]	; 0xa0
   1f700:	add	r4, ip, r4
   1f704:	and	r7, r7, r2
   1f708:	and	ip, r1, r0
   1f70c:	eor	sl, sl, r0, ror #2
   1f710:	eor	sl, sl, r0, ror #22
   1f714:	orr	ip, r7, ip
   1f718:	add	ip, sl, ip
   1f71c:	ror	r7, fp, #19
   1f720:	ldr	sl, [sp, #140]	; 0x8c
   1f724:	eor	r7, r7, fp, ror #17
   1f728:	add	r3, r3, r4
   1f72c:	add	r5, r5, sl
   1f730:	eor	r8, r7, fp, lsr #10
   1f734:	ldr	sl, [pc, #-3688]	; 1e8d4 <__assert_fail@plt+0xd5e8>
   1f738:	add	ip, ip, r4
   1f73c:	add	r8, r8, r5
   1f740:	ldr	fp, [sp, #28]
   1f744:	eor	r4, r9, r6
   1f748:	add	sl, r8, sl
   1f74c:	and	r4, r4, r3
   1f750:	ror	r5, r3, #11
   1f754:	add	lr, sl, lr
   1f758:	eor	r4, r4, r9
   1f75c:	eor	r5, r5, r3, ror #6
   1f760:	add	r4, r4, lr
   1f764:	eor	r5, r5, r3, ror #25
   1f768:	ror	lr, fp, #18
   1f76c:	add	r5, r4, r5
   1f770:	eor	lr, lr, fp, ror #7
   1f774:	ldr	r4, [sp, #24]
   1f778:	orr	r7, r0, ip
   1f77c:	ror	sl, ip, #13
   1f780:	eor	lr, lr, fp, lsr #3
   1f784:	and	r7, r7, r1
   1f788:	eor	sl, sl, ip, ror #2
   1f78c:	add	lr, lr, r4
   1f790:	and	r4, r0, ip
   1f794:	eor	sl, sl, ip, ror #22
   1f798:	orr	r4, r7, r4
   1f79c:	ldr	r7, [sp, #164]	; 0xa4
   1f7a0:	add	r4, sl, r4
   1f7a4:	ldr	sl, [sp, #164]	; 0xa4
   1f7a8:	ror	r7, r7, #19
   1f7ac:	add	r2, r2, r5
   1f7b0:	eor	r7, r7, sl, ror #17
   1f7b4:	ldr	sl, [sp, #144]	; 0x90
   1f7b8:	add	r4, r4, r5
   1f7bc:	add	lr, lr, sl
   1f7c0:	ldr	sl, [sp, #164]	; 0xa4
   1f7c4:	eor	r5, r6, r3
   1f7c8:	and	r5, r5, r2
   1f7cc:	eor	r7, r7, sl, lsr #10
   1f7d0:	ldr	sl, [pc, #-3840]	; 1e8d8 <__assert_fail@plt+0xd5ec>
   1f7d4:	add	lr, lr, r7
   1f7d8:	str	lr, [sp, #172]	; 0xac
   1f7dc:	add	sl, lr, sl
   1f7e0:	ldr	lr, [sp, #32]
   1f7e4:	ror	r7, r2, #11
   1f7e8:	add	r9, sl, r9
   1f7ec:	eor	r5, r5, r6
   1f7f0:	eor	r7, r7, r2, ror #6
   1f7f4:	add	r5, r5, r9
   1f7f8:	eor	r7, r7, r2, ror #25
   1f7fc:	ror	r9, lr, #18
   1f800:	add	r7, r5, r7
   1f804:	eor	r9, r9, lr, ror #7
   1f808:	ldr	r5, [sp, #28]
   1f80c:	orr	sl, ip, r4
   1f810:	ror	fp, r4, #13
   1f814:	eor	r9, r9, lr, lsr #3
   1f818:	and	sl, sl, r0
   1f81c:	eor	fp, fp, r4, ror #2
   1f820:	add	r9, r9, r5
   1f824:	and	r5, ip, r4
   1f828:	eor	fp, fp, r4, ror #22
   1f82c:	orr	r5, sl, r5
   1f830:	add	r5, fp, r5
   1f834:	add	r5, r5, r7
   1f838:	add	r1, r1, r7
   1f83c:	ror	sl, r8, #19
   1f840:	ldr	r7, [sp, #148]	; 0x94
   1f844:	eor	sl, sl, r8, ror #17
   1f848:	add	r9, r9, r7
   1f84c:	eor	sl, sl, r8, lsr #10
   1f850:	add	r7, r9, sl
   1f854:	str	r7, [sp, #176]	; 0xb0
   1f858:	ldr	r9, [sp, #176]	; 0xb0
   1f85c:	ldr	fp, [pc, #-3976]	; 1e8dc <__assert_fail@plt+0xd5f0>
   1f860:	eor	r7, r3, r2
   1f864:	add	fp, r9, fp
   1f868:	and	r7, r7, r1
   1f86c:	add	r6, fp, r6
   1f870:	eor	r7, r7, r3
   1f874:	add	r7, r7, r6
   1f878:	ldr	r6, [sp, #120]	; 0x78
   1f87c:	str	r7, [sp, #4]
   1f880:	ldr	r7, [sp, #120]	; 0x78
   1f884:	ror	r6, r6, #18
   1f888:	ror	r9, r1, #11
   1f88c:	eor	r6, r6, r7, ror #7
   1f890:	eor	r6, r6, r7, lsr #3
   1f894:	eor	r9, r9, r1, ror #6
   1f898:	ldr	r7, [sp, #4]
   1f89c:	add	r6, r6, lr
   1f8a0:	ldr	lr, [sp, #172]	; 0xac
   1f8a4:	orr	sl, r4, r5
   1f8a8:	eor	r9, r9, r1, ror #25
   1f8ac:	add	r9, r7, r9
   1f8b0:	and	sl, sl, ip
   1f8b4:	and	r7, r4, r5
   1f8b8:	orr	r7, sl, r7
   1f8bc:	ror	sl, lr, #19
   1f8c0:	eor	sl, sl, lr, ror #17
   1f8c4:	ldr	lr, [sp, #152]	; 0x98
   1f8c8:	ror	fp, r5, #13
   1f8cc:	add	r6, r6, lr
   1f8d0:	ldr	lr, [sp, #172]	; 0xac
   1f8d4:	eor	fp, fp, r5, ror #2
   1f8d8:	eor	fp, fp, r5, ror #22
   1f8dc:	add	r0, r0, r9
   1f8e0:	eor	sl, sl, lr, lsr #10
   1f8e4:	add	r7, fp, r7
   1f8e8:	ldr	fp, [pc, #296]	; 1fa18 <__assert_fail@plt+0xe72c>
   1f8ec:	add	r6, r6, sl
   1f8f0:	eor	sl, r2, r1
   1f8f4:	add	r7, r7, r9
   1f8f8:	add	fp, r6, fp
   1f8fc:	and	sl, sl, r0
   1f900:	ror	r9, r0, #11
   1f904:	eor	sl, sl, r2
   1f908:	add	r3, fp, r3
   1f90c:	eor	r9, r9, r0, ror #6
   1f910:	orr	fp, r5, r7
   1f914:	eor	r9, r9, r0, ror #25
   1f918:	add	r3, sl, r3
   1f91c:	ror	sl, r7, #13
   1f920:	add	r3, r3, r9
   1f924:	and	fp, fp, r4
   1f928:	and	r9, r5, r7
   1f92c:	eor	sl, sl, r7, ror #2
   1f930:	eor	sl, sl, r7, ror #22
   1f934:	orr	fp, fp, r9
   1f938:	ldr	r9, [sp, #80]	; 0x50
   1f93c:	ldr	lr, [sp, #76]	; 0x4c
   1f940:	add	fp, sl, fp
   1f944:	add	fp, fp, r9
   1f948:	ldr	r9, [sp, #112]	; 0x70
   1f94c:	add	lr, lr, #64	; 0x40
   1f950:	str	lr, [sp, #76]	; 0x4c
   1f954:	cmp	r9, lr
   1f958:	ldr	lr, [sp, #108]	; 0x6c
   1f95c:	add	ip, ip, r3
   1f960:	add	r2, lr, r2
   1f964:	ldr	lr, [sp, #92]	; 0x5c
   1f968:	str	r2, [sp, #108]	; 0x6c
   1f96c:	add	lr, lr, r4
   1f970:	ldr	r4, [sp, #104]	; 0x68
   1f974:	str	lr, [sp, #92]	; 0x5c
   1f978:	add	r1, r4, r1
   1f97c:	str	r1, [sp, #104]	; 0x68
   1f980:	ldr	r4, [sp, #88]	; 0x58
   1f984:	add	r3, fp, r3
   1f988:	add	r4, r4, r5
   1f98c:	ldr	r5, [sp, #100]	; 0x64
   1f990:	str	r3, [sp, #80]	; 0x50
   1f994:	add	r0, r5, r0
   1f998:	ldr	r5, [sp, #84]	; 0x54
   1f99c:	str	r6, [sp, #180]	; 0xb4
   1f9a0:	add	r5, r5, r7
   1f9a4:	mov	r6, r3
   1f9a8:	ldr	r7, [sp, #96]	; 0x60
   1f9ac:	mov	r9, r3
   1f9b0:	ldr	r3, [sp, #116]	; 0x74
   1f9b4:	add	ip, r7, ip
   1f9b8:	str	r0, [sp, #100]	; 0x64
   1f9bc:	str	ip, [sp, #96]	; 0x60
   1f9c0:	mov	fp, ip
   1f9c4:	str	ip, [r3, #16]
   1f9c8:	str	r0, [r3, #20]
   1f9cc:	mov	ip, r0
   1f9d0:	mov	r0, r1
   1f9d4:	str	r1, [r3, #24]
   1f9d8:	mov	r7, r0
   1f9dc:	mov	r1, ip
   1f9e0:	str	r4, [sp, #88]	; 0x58
   1f9e4:	str	r5, [sp, #84]	; 0x54
   1f9e8:	str	r8, [sp, #168]	; 0xa8
   1f9ec:	str	r6, [r3]
   1f9f0:	str	r5, [r3, #4]
   1f9f4:	str	r4, [r3, #8]
   1f9f8:	str	lr, [r3, #12]
   1f9fc:	str	r2, [r3, #28]
   1fa00:	mov	sl, r4
   1fa04:	mov	ip, lr
   1fa08:	mov	r0, r2
   1fa0c:	bhi	1d7c0 <__assert_fail@plt+0xc4d4>
   1fa10:	add	sp, sp, #188	; 0xbc
   1fa14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa18:			; <UNDEFINED> instruction: 0xc67178f2
   1fa1c:	push	{r4, r5, r6, lr}
   1fa20:	mov	r4, r0
   1fa24:	ldr	r0, [r0, #40]	; 0x28
   1fa28:	ldr	r3, [r4, #32]
   1fa2c:	cmp	r0, #55	; 0x37
   1fa30:	add	r3, r0, r3
   1fa34:	movhi	r5, #128	; 0x80
   1fa38:	movls	r5, #64	; 0x40
   1fa3c:	movhi	r2, #120	; 0x78
   1fa40:	movls	r2, #56	; 0x38
   1fa44:	movhi	ip, #31
   1fa48:	movls	ip, #15
   1fa4c:	movhi	lr, #30
   1fa50:	movls	lr, #14
   1fa54:	cmp	r0, r3
   1fa58:	str	r3, [r4, #32]
   1fa5c:	ldrhi	r1, [r4, #36]	; 0x24
   1fa60:	ldrls	r6, [r4, #36]	; 0x24
   1fa64:	addhi	r6, r1, #1
   1fa68:	lsr	r1, r3, #29
   1fa6c:	add	lr, r4, lr, lsl #2
   1fa70:	add	ip, r4, ip, lsl #2
   1fa74:	orr	r1, r1, r6, lsl #3
   1fa78:	lsl	r3, r3, #3
   1fa7c:	strhi	r6, [r4, #36]	; 0x24
   1fa80:	rev	r1, r1
   1fa84:	add	r6, r4, #44	; 0x2c
   1fa88:	rev	r3, r3
   1fa8c:	str	r1, [lr, #44]	; 0x2c
   1fa90:	sub	r2, r2, r0
   1fa94:	ldr	r1, [pc, #28]	; 1fab8 <__assert_fail@plt+0xe7cc>
   1fa98:	add	r0, r6, r0
   1fa9c:	str	r3, [ip, #44]	; 0x2c
   1faa0:	bl	11058 <memcpy@plt>
   1faa4:	mov	r2, r4
   1faa8:	mov	r1, r5
   1faac:	mov	r0, r6
   1fab0:	pop	{r4, r5, r6, lr}
   1fab4:	b	1d730 <__assert_fail@plt+0xc444>
   1fab8:	andeq	sp, r3, ip, lsl #16
   1fabc:	push	{r4, r5, r6, lr}
   1fac0:	mov	r5, r1
   1fac4:	mov	r4, r0
   1fac8:	bl	1fa1c <__assert_fail@plt+0xe730>
   1facc:	mov	r1, r5
   1fad0:	mov	r0, r4
   1fad4:	pop	{r4, r5, r6, lr}
   1fad8:	b	1d6d8 <__assert_fail@plt+0xc3ec>
   1fadc:	push	{r4, r5, r6, lr}
   1fae0:	mov	r5, r1
   1fae4:	mov	r4, r0
   1fae8:	bl	1fa1c <__assert_fail@plt+0xe730>
   1faec:	mov	r1, r5
   1faf0:	mov	r0, r4
   1faf4:	pop	{r4, r5, r6, lr}
   1faf8:	b	1d704 <__assert_fail@plt+0xc418>
   1fafc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fb00:	mov	r6, r2
   1fb04:	ldr	r4, [r2, #40]	; 0x28
   1fb08:	mov	r8, r0
   1fb0c:	cmp	r4, #0
   1fb10:	mov	r5, r1
   1fb14:	bne	1fc04 <__assert_fail@plt+0xe918>
   1fb18:	cmp	r5, #63	; 0x3f
   1fb1c:	bls	1fbf4 <__assert_fail@plt+0xe908>
   1fb20:	tst	r8, #3
   1fb24:	beq	1fbd8 <__assert_fail@plt+0xe8ec>
   1fb28:	cmp	r5, #64	; 0x40
   1fb2c:	add	r7, r6, #44	; 0x2c
   1fb30:	beq	1fbb0 <__assert_fail@plt+0xe8c4>
   1fb34:	mov	sl, r5
   1fb38:	mov	r4, r8
   1fb3c:	mov	r9, #64	; 0x40
   1fb40:	add	r2, r4, #64	; 0x40
   1fb44:	mov	r3, r7
   1fb48:	ldr	lr, [r4]
   1fb4c:	ldr	ip, [r4, #4]
   1fb50:	ldr	r0, [r4, #8]
   1fb54:	ldr	r1, [r4, #12]
   1fb58:	add	r4, r4, #16
   1fb5c:	cmp	r4, r2
   1fb60:	str	lr, [r3]
   1fb64:	str	ip, [r3, #4]
   1fb68:	str	r0, [r3, #8]
   1fb6c:	str	r1, [r3, #12]
   1fb70:	add	r3, r3, #16
   1fb74:	bne	1fb48 <__assert_fail@plt+0xe85c>
   1fb78:	sub	sl, sl, #64	; 0x40
   1fb7c:	mov	r2, r6
   1fb80:	mov	r1, r9
   1fb84:	mov	r0, r7
   1fb88:	bl	1d730 <__assert_fail@plt+0xc444>
   1fb8c:	cmp	sl, #64	; 0x40
   1fb90:	bhi	1fb40 <__assert_fail@plt+0xe854>
   1fb94:	sub	r3, r5, #65	; 0x41
   1fb98:	bic	r2, r3, #63	; 0x3f
   1fb9c:	mov	r3, r2
   1fba0:	sub	r5, r5, #64	; 0x40
   1fba4:	add	r2, r2, #64	; 0x40
   1fba8:	sub	r5, r5, r3
   1fbac:	add	r8, r8, r2
   1fbb0:	ldr	r4, [r6, #40]	; 0x28
   1fbb4:	mov	r1, r8
   1fbb8:	add	r0, r7, r4
   1fbbc:	mov	r2, r5
   1fbc0:	add	r4, r4, r5
   1fbc4:	bl	11058 <memcpy@plt>
   1fbc8:	cmp	r4, #63	; 0x3f
   1fbcc:	bhi	1fc44 <__assert_fail@plt+0xe958>
   1fbd0:	str	r4, [r6, #40]	; 0x28
   1fbd4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fbd8:	bic	r4, r5, #63	; 0x3f
   1fbdc:	mov	r0, r8
   1fbe0:	mov	r1, r4
   1fbe4:	mov	r2, r6
   1fbe8:	bl	1d730 <__assert_fail@plt+0xc444>
   1fbec:	and	r5, r5, #63	; 0x3f
   1fbf0:	add	r8, r8, r4
   1fbf4:	cmp	r5, #0
   1fbf8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fbfc:	add	r7, r6, #44	; 0x2c
   1fc00:	b	1fbb0 <__assert_fail@plt+0xe8c4>
   1fc04:	rsb	r7, r4, #128	; 0x80
   1fc08:	cmp	r7, r1
   1fc0c:	movcs	r7, r1
   1fc10:	add	r9, r2, #44	; 0x2c
   1fc14:	mov	r1, r8
   1fc18:	mov	r2, r7
   1fc1c:	add	r0, r9, r4
   1fc20:	bl	11058 <memcpy@plt>
   1fc24:	ldr	r1, [r6, #40]	; 0x28
   1fc28:	add	r1, r7, r1
   1fc2c:	cmp	r1, #64	; 0x40
   1fc30:	str	r1, [r6, #40]	; 0x28
   1fc34:	bhi	1fc70 <__assert_fail@plt+0xe984>
   1fc38:	add	r8, r8, r7
   1fc3c:	sub	r5, r5, r7
   1fc40:	b	1fb18 <__assert_fail@plt+0xe82c>
   1fc44:	sub	r4, r4, #64	; 0x40
   1fc48:	mov	r2, r6
   1fc4c:	mov	r1, #64	; 0x40
   1fc50:	mov	r0, r7
   1fc54:	bl	1d730 <__assert_fail@plt+0xc444>
   1fc58:	mov	r0, r7
   1fc5c:	mov	r2, r4
   1fc60:	add	r1, r6, #108	; 0x6c
   1fc64:	bl	11058 <memcpy@plt>
   1fc68:	str	r4, [r6, #40]	; 0x28
   1fc6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc70:	mov	r2, r6
   1fc74:	mov	r0, r9
   1fc78:	bic	r1, r1, #63	; 0x3f
   1fc7c:	bl	1d730 <__assert_fail@plt+0xc444>
   1fc80:	ldr	r2, [r6, #40]	; 0x28
   1fc84:	add	r1, r4, r7
   1fc88:	and	r2, r2, #63	; 0x3f
   1fc8c:	bic	r1, r1, #63	; 0x3f
   1fc90:	add	r1, r9, r1
   1fc94:	mov	r0, r9
   1fc98:	str	r2, [r6, #40]	; 0x28
   1fc9c:	bl	11058 <memcpy@plt>
   1fca0:	b	1fc38 <__assert_fail@plt+0xe94c>
   1fca4:	push	{r4, r5, r6, lr}
   1fca8:	sub	sp, sp, #176	; 0xb0
   1fcac:	ldr	r3, [pc, #112]	; 1fd24 <__assert_fail@plt+0xea38>
   1fcb0:	ldr	lr, [pc, #112]	; 1fd28 <__assert_fail@plt+0xea3c>
   1fcb4:	ldr	ip, [pc, #112]	; 1fd2c <__assert_fail@plt+0xea40>
   1fcb8:	str	r3, [sp, #4]
   1fcbc:	ldr	r3, [pc, #108]	; 1fd30 <__assert_fail@plt+0xea44>
   1fcc0:	str	lr, [sp, #8]
   1fcc4:	str	ip, [sp, #12]
   1fcc8:	ldr	lr, [pc, #100]	; 1fd34 <__assert_fail@plt+0xea48>
   1fccc:	ldr	ip, [pc, #100]	; 1fd38 <__assert_fail@plt+0xea4c>
   1fcd0:	ldr	r6, [pc, #100]	; 1fd3c <__assert_fail@plt+0xea50>
   1fcd4:	ldr	r5, [pc, #100]	; 1fd40 <__assert_fail@plt+0xea54>
   1fcd8:	mov	r4, r2
   1fcdc:	str	r3, [sp, #24]
   1fce0:	add	r2, sp, #4
   1fce4:	mov	r3, #0
   1fce8:	str	lr, [sp, #28]
   1fcec:	str	ip, [sp, #32]
   1fcf0:	str	r3, [sp, #40]	; 0x28
   1fcf4:	str	r3, [sp, #36]	; 0x24
   1fcf8:	str	r3, [sp, #44]	; 0x2c
   1fcfc:	str	r6, [sp, #16]
   1fd00:	str	r5, [sp, #20]
   1fd04:	bl	1fafc <__assert_fail@plt+0xe810>
   1fd08:	add	r0, sp, #4
   1fd0c:	bl	1fa1c <__assert_fail@plt+0xe730>
   1fd10:	mov	r1, r4
   1fd14:	add	r0, sp, #4
   1fd18:	bl	1d6d8 <__assert_fail@plt+0xc3ec>
   1fd1c:	add	sp, sp, #176	; 0xb0
   1fd20:	pop	{r4, r5, r6, pc}
   1fd24:	bvs	2996c8 <optarg@@GLIBC_2.4+0x24b520>
   1fd28:	bllt	1a0b744 <optarg@@GLIBC_2.4+0x19bd59c>
   1fd2c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1fd30:	blls	179f68 <optarg@@GLIBC_2.4+0x12bdc0>
   1fd34:	svcne	0x0083d9ab
   1fd38:	blpl	ff8531a4 <optarg@@GLIBC_2.4+0xff804ffc>
   1fd3c:	strbge	pc, [pc, #-1338]	; 1f80a <__assert_fail@plt+0xe51e>	; <UNPREDICTABLE>
   1fd40:	tstpl	lr, pc, ror r2
   1fd44:	push	{r4, r5, r6, lr}
   1fd48:	sub	sp, sp, #176	; 0xb0
   1fd4c:	ldr	r3, [pc, #112]	; 1fdc4 <__assert_fail@plt+0xead8>
   1fd50:	ldr	lr, [pc, #112]	; 1fdc8 <__assert_fail@plt+0xeadc>
   1fd54:	ldr	ip, [pc, #112]	; 1fdcc <__assert_fail@plt+0xeae0>
   1fd58:	str	r3, [sp, #4]
   1fd5c:	ldr	r3, [pc, #108]	; 1fdd0 <__assert_fail@plt+0xeae4>
   1fd60:	str	lr, [sp, #8]
   1fd64:	str	ip, [sp, #12]
   1fd68:	ldr	lr, [pc, #100]	; 1fdd4 <__assert_fail@plt+0xeae8>
   1fd6c:	ldr	ip, [pc, #100]	; 1fdd8 <__assert_fail@plt+0xeaec>
   1fd70:	ldr	r6, [pc, #100]	; 1fddc <__assert_fail@plt+0xeaf0>
   1fd74:	ldr	r5, [pc, #100]	; 1fde0 <__assert_fail@plt+0xeaf4>
   1fd78:	mov	r4, r2
   1fd7c:	str	r3, [sp, #24]
   1fd80:	add	r2, sp, #4
   1fd84:	mov	r3, #0
   1fd88:	str	lr, [sp, #28]
   1fd8c:	str	ip, [sp, #32]
   1fd90:	str	r3, [sp, #40]	; 0x28
   1fd94:	str	r3, [sp, #36]	; 0x24
   1fd98:	str	r3, [sp, #44]	; 0x2c
   1fd9c:	str	r6, [sp, #16]
   1fda0:	str	r5, [sp, #20]
   1fda4:	bl	1fafc <__assert_fail@plt+0xe810>
   1fda8:	add	r0, sp, #4
   1fdac:	bl	1fa1c <__assert_fail@plt+0xe730>
   1fdb0:	mov	r1, r4
   1fdb4:	add	r0, sp, #4
   1fdb8:	bl	1d704 <__assert_fail@plt+0xc418>
   1fdbc:	add	sp, sp, #176	; 0xb0
   1fdc0:	pop	{r4, r5, r6, pc}
   1fdc4:	ldrdgt	r9, [r5, -r8]
   1fdc8:	ldrbtcc	sp, [ip], -r7, lsl #10
   1fdcc:	rsbscc	sp, r0, r7, lsl sp
   1fdd0:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1fdd4:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1fdd8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1fddc:			; <UNDEFINED> instruction: 0xf70e5939
   1fde0:			; <UNDEFINED> instruction: 0xffc00b31
   1fde4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fde8:	mov	r5, r0
   1fdec:	sub	sp, sp, #344	; 0x158
   1fdf0:	ldr	r0, [pc, #208]	; 1fec8 <__assert_fail@plt+0xebdc>
   1fdf4:	mov	r9, r1
   1fdf8:	mov	r4, r2
   1fdfc:	mov	r8, r3
   1fe00:	bl	39620 <__assert_fail@plt+0x28334>
   1fe04:	subs	r6, r0, #0
   1fe08:	moveq	r0, #1
   1fe0c:	beq	1fe7c <__assert_fail@plt+0xeb90>
   1fe10:	mov	r0, sp
   1fe14:	blx	r4
   1fe18:	mov	r7, #1
   1fe1c:	mov	sl, #32768	; 0x8000
   1fe20:	mov	r4, #0
   1fe24:	b	1fe40 <__assert_fail@plt+0xeb54>
   1fe28:	bl	112b0 <fread_unlocked@plt>
   1fe2c:	add	r4, r4, r0
   1fe30:	cmp	r4, #32768	; 0x8000
   1fe34:	beq	1fe84 <__assert_fail@plt+0xeb98>
   1fe38:	cmp	r0, #0
   1fe3c:	beq	1fe98 <__assert_fail@plt+0xebac>
   1fe40:	ldr	ip, [r5]
   1fe44:	rsb	r2, r4, #32768	; 0x8000
   1fe48:	tst	ip, #16
   1fe4c:	add	r0, r6, r4
   1fe50:	mov	r3, r5
   1fe54:	mov	r1, r7
   1fe58:	beq	1fe28 <__assert_fail@plt+0xeb3c>
   1fe5c:	cmp	r4, #0
   1fe60:	bne	1feb4 <__assert_fail@plt+0xebc8>
   1fe64:	mov	r1, r9
   1fe68:	mov	r0, sp
   1fe6c:	blx	r8
   1fe70:	mov	r0, r6
   1fe74:	bl	35760 <__assert_fail@plt+0x24474>
   1fe78:	mov	r0, #0
   1fe7c:	add	sp, sp, #344	; 0x158
   1fe80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe84:	mov	r2, sp
   1fe88:	mov	r1, sl
   1fe8c:	mov	r0, r6
   1fe90:	bl	20138 <__assert_fail@plt+0xee4c>
   1fe94:	b	1fe20 <__assert_fail@plt+0xeb34>
   1fe98:	ldr	r3, [r5]
   1fe9c:	tst	r3, #32
   1fea0:	beq	1fe5c <__assert_fail@plt+0xeb70>
   1fea4:	mov	r0, r6
   1fea8:	bl	35760 <__assert_fail@plt+0x24474>
   1feac:	mov	r0, #1
   1feb0:	b	1fe7c <__assert_fail@plt+0xeb90>
   1feb4:	mov	r1, r4
   1feb8:	mov	r2, sp
   1febc:	mov	r0, r6
   1fec0:	bl	32734 <__assert_fail@plt+0x21448>
   1fec4:	b	1fe64 <__assert_fail@plt+0xeb78>
   1fec8:	andeq	r8, r0, r8, asr #32
   1fecc:	ldr	r3, [pc, #4]	; 1fed8 <__assert_fail@plt+0xebec>
   1fed0:	ldr	r2, [pc, #4]	; 1fedc <__assert_fail@plt+0xebf0>
   1fed4:	b	1fde4 <__assert_fail@plt+0xeaf8>
   1fed8:	strdeq	r2, [r3], -r4
   1fedc:	strdeq	pc, [r1], -r8
   1fee0:	ldr	r3, [pc, #4]	; 1feec <__assert_fail@plt+0xec00>
   1fee4:	ldr	r2, [pc, #4]	; 1fef0 <__assert_fail@plt+0xec04>
   1fee8:	b	1fde4 <__assert_fail@plt+0xeaf8>
   1feec:	andeq	r2, r3, r4, lsl r7
   1fef0:	andeq	pc, r1, r0, asr #31
   1fef4:	andeq	r0, r0, r0
   1fef8:	push	{r4, r5, r6, r7, r8, r9}
   1fefc:	mov	r1, #0
   1ff00:	add	r7, pc, #120	; 0x78
   1ff04:	ldrd	r6, [r7]
   1ff08:	add	r5, pc, #120	; 0x78
   1ff0c:	ldrd	r4, [r5]
   1ff10:	add	r3, pc, #120	; 0x78
   1ff14:	ldrd	r2, [r3]
   1ff18:	add	r9, pc, #120	; 0x78
   1ff1c:	ldrd	r8, [r9]
   1ff20:	strd	r6, [r0]
   1ff24:	add	r7, pc, #116	; 0x74
   1ff28:	ldrd	r6, [r7]
   1ff2c:	strd	r4, [r0, #8]
   1ff30:	strd	r2, [r0, #16]
   1ff34:	add	r5, pc, #108	; 0x6c
   1ff38:	ldrd	r4, [r5]
   1ff3c:	add	r3, pc, #108	; 0x6c
   1ff40:	ldrd	r2, [r3]
   1ff44:	strd	r8, [r0, #24]
   1ff48:	add	r9, pc, #104	; 0x68
   1ff4c:	ldrd	r8, [r9]
   1ff50:	strd	r6, [r0, #32]
   1ff54:	mov	r6, #0
   1ff58:	mov	r7, #0
   1ff5c:	strd	r4, [r0, #40]	; 0x28
   1ff60:	strd	r8, [r0, #56]	; 0x38
   1ff64:	strd	r6, [r0, #72]	; 0x48
   1ff68:	strd	r6, [r0, #64]	; 0x40
   1ff6c:	strd	r2, [r0, #48]	; 0x30
   1ff70:	str	r1, [r0, #80]	; 0x50
   1ff74:	pop	{r4, r5, r6, r7, r8, r9}
   1ff78:	bx	lr
   1ff7c:	nop			; (mov r0, r0)
   1ff80:	vtbl.8	d12, {d12-d13}, d8
   1ff84:	bvs	299928 <optarg@@GLIBC_2.4+0x24b780>
   1ff88:	strbhi	sl, [sl], #1851	; 0x73b
   1ff8c:	bllt	1a0b9a8 <optarg@@GLIBC_2.4+0x19bd800>
   1ff90:	vcmla.f32	d15, d4, d27[0], #90
   1ff94:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1ff98:	svcpl	0x001d36f1
   1ff9c:	strbge	pc, [pc, #-1338]	; 1fa6a <__assert_fail@plt+0xe77e>	; <UNPREDICTABLE>
   1ffa0:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1ffa4:	tstpl	lr, pc, ror r2
   1ffa8:	blcs	fbb02c <optarg@@GLIBC_2.4+0xf6ce84>
   1ffac:	blls	17a1e4 <optarg@@GLIBC_2.4+0x12c03c>
   1ffb0:	blx	108f566 <optarg@@GLIBC_2.4+0x10413be>
   1ffb4:	svcne	0x0083d9ab
   1ffb8:	cmnne	lr, #1073741854	; 0x4000001e
   1ffbc:	blpl	ff853428 <optarg@@GLIBC_2.4+0xff805280>
   1ffc0:	push	{r4, r5, r6, r7, r8, r9}
   1ffc4:	mov	r1, #0
   1ffc8:	add	r7, pc, #120	; 0x78
   1ffcc:	ldrd	r6, [r7]
   1ffd0:	add	r5, pc, #120	; 0x78
   1ffd4:	ldrd	r4, [r5]
   1ffd8:	add	r3, pc, #120	; 0x78
   1ffdc:	ldrd	r2, [r3]
   1ffe0:	add	r9, pc, #120	; 0x78
   1ffe4:	ldrd	r8, [r9]
   1ffe8:	strd	r6, [r0]
   1ffec:	add	r7, pc, #116	; 0x74
   1fff0:	ldrd	r6, [r7]
   1fff4:	strd	r4, [r0, #8]
   1fff8:	strd	r2, [r0, #16]
   1fffc:	add	r5, pc, #108	; 0x6c
   20000:	ldrd	r4, [r5]
   20004:	add	r3, pc, #108	; 0x6c
   20008:	ldrd	r2, [r3]
   2000c:	strd	r8, [r0, #24]
   20010:	add	r9, pc, #104	; 0x68
   20014:	ldrd	r8, [r9]
   20018:	strd	r6, [r0, #32]
   2001c:	mov	r6, #0
   20020:	mov	r7, #0
   20024:	strd	r4, [r0, #40]	; 0x28
   20028:	strd	r8, [r0, #56]	; 0x38
   2002c:	strd	r6, [r0, #72]	; 0x48
   20030:	strd	r6, [r0, #64]	; 0x40
   20034:	strd	r2, [r0, #48]	; 0x30
   20038:	str	r1, [r0, #80]	; 0x50
   2003c:	pop	{r4, r5, r6, r7, r8, r9}
   20040:	bx	lr
   20044:	nop			; (mov r0, r0)
   20048:	ldrdgt	r9, [r5, -r8]
   2004c:	blgt	fef075c8 <optarg@@GLIBC_2.4+0xfeeb9420>
   20050:	ldrbtcc	sp, [ip], -r7, lsl #10
   20054:	addsvs	r2, sl, #688128	; 0xa8000
   20058:	rsbscc	sp, r0, r7, lsl sp
   2005c:	cmpls	r9, sl, asr r1
   20060:			; <UNDEFINED> instruction: 0xf70e5939
   20064:	strne	lr, [pc, #-3288]!	; 1f394 <__assert_fail@plt+0xe0a8>
   20068:			; <UNDEFINED> instruction: 0xffc00b31
   2006c:	ldrvs	r2, [r3, -r7, ror #12]!
   20070:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   20074:			; <UNDEFINED> instruction: 0x8eb44a87
   20078:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   2007c:	blle	32b8b8 <optarg@@GLIBC_2.4+0x2dd710>
   20080:	cdplt	15, 15, cr4, cr10, cr4, {5}
   20084:			; <UNDEFINED> instruction: 0x47b5481d
   20088:	push	{r4, r5, lr}
   2008c:	sub	ip, r0, #8
   20090:	sub	sp, sp, #12
   20094:	mov	r5, r1
   20098:	add	r4, r0, #56	; 0x38
   2009c:	mov	r2, r1
   200a0:	ldr	lr, [ip, #8]!
   200a4:	mov	r3, sp
   200a8:	rev	lr, lr
   200ac:	ldr	r1, [ip, #4]
   200b0:	str	lr, [sp, #4]
   200b4:	rev	r1, r1
   200b8:	str	r1, [sp]
   200bc:	ldm	r3!, {r0, r1}
   200c0:	cmp	ip, r4
   200c4:	add	r2, r2, #8
   200c8:	str	r0, [r2, #-8]
   200cc:	str	r1, [r2, #-4]
   200d0:	bne	200a0 <__assert_fail@plt+0xedb4>
   200d4:	mov	r0, r5
   200d8:	add	sp, sp, #12
   200dc:	pop	{r4, r5, pc}
   200e0:	push	{r4, r5, lr}
   200e4:	sub	ip, r0, #8
   200e8:	sub	sp, sp, #12
   200ec:	mov	r5, r1
   200f0:	add	r4, r0, #40	; 0x28
   200f4:	mov	r2, r1
   200f8:	ldr	lr, [ip, #8]!
   200fc:	mov	r3, sp
   20100:	rev	lr, lr
   20104:	ldr	r1, [ip, #4]
   20108:	str	lr, [sp, #4]
   2010c:	rev	r1, r1
   20110:	str	r1, [sp]
   20114:	ldm	r3!, {r0, r1}
   20118:	cmp	ip, r4
   2011c:	add	r2, r2, #8
   20120:	str	r0, [r2, #-8]
   20124:	str	r1, [r2, #-4]
   20128:	bne	200f8 <__assert_fail@plt+0xee0c>
   2012c:	mov	r0, r5
   20130:	add	sp, sp, #12
   20134:	pop	{r4, r5, pc}
   20138:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2013c:	sub	sp, sp, #7296	; 0x1c80
   20140:	sub	sp, sp, #52	; 0x34
   20144:	add	r3, sp, #7168	; 0x1c00
   20148:	add	r3, r3, #44	; 0x2c
   2014c:	mov	lr, r2
   20150:	str	r2, [r3]
   20154:	ldrd	r2, [r2, #64]	; 0x40
   20158:	mov	r5, #0
   2015c:	ldrd	r6, [lr, #72]	; 0x48
   20160:	adds	r2, r2, r1
   20164:	adc	r3, r3, r5
   20168:	cmp	r5, r3
   2016c:	cmpeq	r1, r2
   20170:	ldrd	r8, [lr, #24]
   20174:	mov	ip, lr
   20178:	movhi	ip, #1
   2017c:	movls	ip, #0
   20180:	adds	r6, r6, ip
   20184:	add	r4, sp, #7168	; 0x1c00
   20188:	adc	r7, r7, #0
   2018c:	add	r4, r4, #40	; 0x28
   20190:	bic	r1, r1, #7
   20194:	strd	r2, [lr, #64]	; 0x40
   20198:	strd	r8, [sp, #16]
   2019c:	ldrd	r2, [lr]
   201a0:	ldrd	r8, [lr, #40]	; 0x28
   201a4:	add	r1, r0, r1
   201a8:	ldrd	sl, [lr, #32]
   201ac:	str	r1, [r4]
   201b0:	strd	r6, [lr, #72]	; 0x48
   201b4:	ldrd	r4, [lr, #8]
   201b8:	ldrd	r6, [lr, #16]
   201bc:	strd	r2, [sp, #8]
   201c0:	mov	r2, r8
   201c4:	mov	r3, r9
   201c8:	cmp	r0, r1
   201cc:	strd	sl, [sp, #24]
   201d0:	strd	r4, [sp, #40]	; 0x28
   201d4:	strd	r6, [sp, #64]	; 0x40
   201d8:	strd	r2, [sp, #48]	; 0x30
   201dc:	ldrd	sl, [lr, #48]	; 0x30
   201e0:	ldrd	r8, [lr, #56]	; 0x38
   201e4:	bcs	325dc <__assert_fail@plt+0x212f0>
   201e8:	add	r1, sp, #7168	; 0x1c00
   201ec:	add	r1, r1, #32
   201f0:	strd	r8, [r1]
   201f4:	add	r1, sp, #7168	; 0x1c00
   201f8:	add	r1, r1, #24
   201fc:	strd	sl, [r1]
   20200:	add	r1, sp, #7168	; 0x1c00
   20204:	add	r1, r1, #16
   20208:	str	r0, [sp, #1260]	; 0x4ec
   2020c:	strd	r2, [r1]
   20210:	ldrd	r0, [sp, #24]
   20214:	add	r3, sp, #1280	; 0x500
   20218:	strd	sl, [sp, #32]
   2021c:	strd	r0, [r3]
   20220:	ldrd	r0, [sp, #16]
   20224:	add	r3, sp, #1264	; 0x4f0
   20228:	add	r3, r3, #8
   2022c:	strd	r0, [r3]
   20230:	add	r3, sp, #1264	; 0x4f0
   20234:	add	r1, sp, #7168	; 0x1c00
   20238:	strd	r6, [r3]
   2023c:	add	r3, sp, #1248	; 0x4e0
   20240:	add	r1, r1, #8
   20244:	strd	r4, [r3]
   20248:	ldrd	r2, [sp, #8]
   2024c:	strd	r2, [r1]
   20250:	ldr	r1, [sp, #1260]	; 0x4ec
   20254:	add	r3, sp, #7168	; 0x1c00
   20258:	ldrd	r6, [sp, #8]
   2025c:	ldrd	sl, [sp, #32]
   20260:	sub	r2, r1, #8
   20264:	add	r3, r3, #48	; 0x30
   20268:	add	ip, r1, #120	; 0x78
   2026c:	ldr	r0, [r2, #8]!
   20270:	add	r3, r3, #8
   20274:	rev	r0, r0
   20278:	ldr	r1, [r2, #4]
   2027c:	cmp	ip, r2
   20280:	rev	r1, r1
   20284:	str	r0, [r3, #-4]
   20288:	str	r1, [r3, #-8]
   2028c:	bne	2026c <__assert_fail@plt+0xef80>
   20290:	mov	r4, r6
   20294:	mov	r5, r7
   20298:	ldrd	r6, [sp, #24]
   2029c:	strd	r4, [sp, #8]
   202a0:	lsr	r0, r4, #28
   202a4:	lsr	r2, r6, #14
   202a8:	orr	r2, r2, r7, lsl #18
   202ac:	str	r2, [sp, #1288]	; 0x508
   202b0:	lsr	r2, r7, #18
   202b4:	orr	r2, r2, r6, lsl #14
   202b8:	lsr	r3, r6, #18
   202bc:	orr	r3, r3, r7, lsl #14
   202c0:	str	r2, [sp, #1300]	; 0x514
   202c4:	add	r2, sp, #1280	; 0x500
   202c8:	str	r3, [sp, #1296]	; 0x510
   202cc:	lsr	r1, r7, #14
   202d0:	lsl	r3, r7, #23
   202d4:	add	r2, r2, #8
   202d8:	orr	r1, r1, r6, lsl #18
   202dc:	orr	r3, r3, r6, lsr #9
   202e0:	str	r1, [sp, #1292]	; 0x50c
   202e4:	str	r3, [sp, #1308]	; 0x51c
   202e8:	lsl	r1, r5, #30
   202ec:	lsl	r3, r6, #23
   202f0:	ldrd	r4, [r2]
   202f4:	add	r2, sp, #1296	; 0x510
   202f8:	orr	r3, r3, r7, lsr #9
   202fc:	strd	sl, [sp, #32]
   20300:	str	r3, [sp, #1304]	; 0x518
   20304:	ldrd	sl, [r2]
   20308:	add	r3, sp, #7168	; 0x1c00
   2030c:	add	r3, r3, #48	; 0x30
   20310:	eor	r4, r4, sl
   20314:	eor	r5, r5, fp
   20318:	ldrd	r2, [r3]
   2031c:	add	fp, pc, #868	; 0x364
   20320:	ldrd	sl, [fp]
   20324:	add	lr, sp, #1296	; 0x510
   20328:	add	lr, lr, #8
   2032c:	adds	r2, r2, sl
   20330:	adc	r3, r3, fp
   20334:	ldrd	sl, [sp, #32]
   20338:	strd	r2, [sp, #24]
   2033c:	ldrd	r2, [sp, #48]	; 0x30
   20340:	eor	sl, sl, r2
   20344:	eor	fp, fp, r3
   20348:	mov	r2, sl
   2034c:	mov	r3, fp
   20350:	ldrd	sl, [sp, #8]
   20354:	orr	r0, r0, fp, lsl #4
   20358:	orr	r1, r1, sl, lsr #2
   2035c:	str	r0, [sp, #1312]	; 0x520
   20360:	str	r1, [sp, #1324]	; 0x52c
   20364:	lsr	ip, fp, #28
   20368:	lsl	r0, sl, #30
   2036c:	lsl	r1, fp, #25
   20370:	ldrd	sl, [lr]
   20374:	eor	sl, sl, r4
   20378:	eor	fp, fp, r5
   2037c:	ldrd	r4, [sp, #24]
   20380:	strd	r6, [sp, #24]
   20384:	adds	r4, r4, r8
   20388:	adc	r5, r5, r9
   2038c:	mov	r8, r4
   20390:	mov	r9, r5
   20394:	mov	r4, r6
   20398:	mov	r5, r7
   2039c:	adds	sl, sl, r8
   203a0:	and	r4, r4, r2
   203a4:	and	r5, r5, r3
   203a8:	mov	r2, r4
   203ac:	mov	r3, r5
   203b0:	adc	fp, fp, r9
   203b4:	ldrd	r4, [sp, #8]
   203b8:	mov	r8, sl
   203bc:	mov	r9, fp
   203c0:	ldrd	sl, [sp, #32]
   203c4:	ldrd	r6, [sp, #40]	; 0x28
   203c8:	orr	r1, r1, r4, lsr #7
   203cc:	mov	lr, r4
   203d0:	orr	r0, r0, r5, lsr #2
   203d4:	eor	fp, fp, r3
   203d8:	str	r1, [sp, #1332]	; 0x534
   203dc:	add	r3, sp, #1312	; 0x520
   203e0:	mov	r1, r5
   203e4:	orr	ip, ip, r4, lsl #4
   203e8:	str	r0, [sp, #1320]	; 0x528
   203ec:	orr	r1, r1, r7
   203f0:	orr	r0, lr, r6
   203f4:	str	ip, [sp, #1316]	; 0x524
   203f8:	mov	r5, r1
   203fc:	lsl	ip, r4, #25
   20400:	mov	r4, r0
   20404:	ldrd	r0, [r3]
   20408:	add	r3, sp, #1312	; 0x520
   2040c:	eor	sl, sl, r2
   20410:	add	r3, r3, #8
   20414:	strd	sl, [sp, #56]	; 0x38
   20418:	ldrd	sl, [r3]
   2041c:	eor	r0, r0, sl
   20420:	eor	r1, r1, fp
   20424:	ldrd	sl, [sp, #8]
   20428:	orr	r3, ip, fp, lsr #7
   2042c:	str	r3, [sp, #1328]	; 0x530
   20430:	ldrd	r2, [sp, #64]	; 0x40
   20434:	and	r2, r2, r4
   20438:	and	r3, r3, r5
   2043c:	mov	r4, r2
   20440:	mov	r5, r3
   20444:	mov	r2, sl
   20448:	mov	r3, fp
   2044c:	and	r2, r2, r6
   20450:	and	r3, r3, r7
   20454:	mov	r6, r2
   20458:	mov	r7, r3
   2045c:	ldrd	r2, [sp, #56]	; 0x38
   20460:	adds	r2, r2, r8
   20464:	adc	r3, r3, r9
   20468:	mov	r9, r3
   2046c:	add	r3, sp, #1328	; 0x530
   20470:	mov	r8, r2
   20474:	ldrd	sl, [r3]
   20478:	orr	r2, r6, r4
   2047c:	orr	r3, r7, r5
   20480:	mov	r4, r2
   20484:	mov	r5, r3
   20488:	ldrd	r2, [sp, #16]
   2048c:	eor	sl, sl, r0
   20490:	eor	fp, fp, r1
   20494:	adds	r2, r2, r8
   20498:	adc	r3, r3, r9
   2049c:	adds	r0, sl, r4
   204a0:	adc	r1, fp, r5
   204a4:	adds	r4, r8, r0
   204a8:	mov	r8, r2
   204ac:	adc	r5, r9, r1
   204b0:	mov	r9, r3
   204b4:	lsr	r3, r8, #18
   204b8:	mov	sl, r4
   204bc:	orr	r3, r3, r9, lsl #14
   204c0:	lsr	r2, r2, #14
   204c4:	mov	fp, r5
   204c8:	ldrd	r6, [sp, #48]	; 0x30
   204cc:	orr	r1, r2, r9, lsl #18
   204d0:	lsr	r4, r9, #14
   204d4:	str	r3, [sp, #1344]	; 0x540
   204d8:	ldrd	r2, [sp, #24]
   204dc:	str	r1, [sp, #1336]	; 0x538
   204e0:	lsr	r0, sl, #28
   204e4:	lsl	r1, r5, #30
   204e8:	orr	r5, r4, r8, lsl #18
   204ec:	strd	sl, [sp, #16]
   204f0:	str	r5, [sp, #1340]	; 0x53c
   204f4:	orr	r0, r0, fp, lsl #4
   204f8:	orr	r1, r1, sl, lsr #2
   204fc:	lsr	lr, r9, #18
   20500:	lsl	ip, r9, #23
   20504:	lsl	r5, r8, #23
   20508:	eor	r3, r3, r7
   2050c:	orr	lr, lr, r8, lsl #14
   20510:	orr	ip, ip, r8, lsr #9
   20514:	str	r0, [sp, #1360]	; 0x550
   20518:	str	r1, [sp, #1372]	; 0x55c
   2051c:	orr	r5, r5, r9, lsr #9
   20520:	mov	r0, r8
   20524:	mov	r1, r9
   20528:	strd	r8, [sp, #56]	; 0x38
   2052c:	ldrd	r8, [sp, #16]
   20530:	and	r1, r1, r3
   20534:	str	lr, [sp, #1348]	; 0x544
   20538:	mov	r3, r1
   2053c:	lsl	lr, sl, #30
   20540:	add	r1, sp, #7168	; 0x1c00
   20544:	eor	r2, r2, r6
   20548:	orr	lr, lr, r9, lsr #2
   2054c:	add	r1, r1, #56	; 0x38
   20550:	str	lr, [sp, #1368]	; 0x558
   20554:	and	r0, r0, r2
   20558:	add	lr, sp, #1328	; 0x530
   2055c:	str	ip, [sp, #1356]	; 0x54c
   20560:	lsr	r4, fp, #28
   20564:	mov	r2, r0
   20568:	lsl	ip, fp, #25
   2056c:	ldrd	r0, [r1]
   20570:	add	fp, pc, #280	; 0x118
   20574:	ldrd	sl, [fp]
   20578:	add	lr, lr, #8
   2057c:	orr	ip, ip, r8, lsr #7
   20580:	str	r5, [sp, #1352]	; 0x548
   20584:	str	ip, [sp, #1380]	; 0x564
   20588:	orr	r5, r4, r8, lsl #4
   2058c:	lsl	ip, r8, #25
   20590:	ldrd	r8, [lr]
   20594:	add	lr, sp, #1344	; 0x540
   20598:	adds	r0, r0, sl
   2059c:	adc	r1, r1, fp
   205a0:	ldrd	sl, [lr]
   205a4:	str	r5, [sp, #1364]	; 0x554
   205a8:	eor	r8, r8, sl
   205ac:	eor	r9, r9, fp
   205b0:	mov	r4, r8
   205b4:	mov	r5, r9
   205b8:	mov	r8, r6
   205bc:	mov	r9, r7
   205c0:	eor	r8, r8, r2
   205c4:	eor	r9, r9, r3
   205c8:	mov	r2, r8
   205cc:	mov	r3, r9
   205d0:	ldrd	r8, [sp, #32]
   205d4:	ldrd	r6, [sp, #16]
   205d8:	adds	r8, r8, r0
   205dc:	adc	r9, r9, r1
   205e0:	orr	ip, ip, r7, lsr #7
   205e4:	mov	sl, r8
   205e8:	mov	fp, r9
   205ec:	str	ip, [sp, #1376]	; 0x560
   205f0:	ldrd	r8, [sp, #8]
   205f4:	add	ip, sp, #1344	; 0x540
   205f8:	add	ip, ip, #8
   205fc:	orr	r0, r6, r8
   20600:	orr	r1, r7, r9
   20604:	ldrd	r8, [ip]
   20608:	adds	sl, sl, r2
   2060c:	add	ip, sp, #1360	; 0x550
   20610:	adc	fp, fp, r3
   20614:	eor	r8, r8, r4
   20618:	eor	r9, r9, r5
   2061c:	add	ip, ip, #8
   20620:	add	r3, sp, #1360	; 0x550
   20624:	mov	r6, r8
   20628:	mov	r7, r9
   2062c:	ldrd	r8, [sp, #40]	; 0x28
   20630:	ldrd	r4, [ip]
   20634:	ldrd	r2, [r3]
   20638:	and	r8, r8, r0
   2063c:	and	r9, r9, r1
   20640:	eor	r2, r2, r4
   20644:	eor	r3, r3, r5
   20648:	mov	r0, r8
   2064c:	ldrd	r4, [sp, #16]
   20650:	mov	r1, r9
   20654:	ldrd	r8, [sp, #8]
   20658:	add	ip, sp, #1376	; 0x560
   2065c:	and	r4, r4, r8
   20660:	adds	r8, r6, sl
   20664:	and	r5, r5, r9
   20668:	adc	r9, r7, fp
   2066c:	mov	sl, r8
   20670:	mov	fp, r9
   20674:	ldrd	r8, [ip]
   20678:	orr	r0, r0, r4
   2067c:	orr	r1, r1, r5
   20680:	b	206a8 <__assert_fail@plt+0xf3bc>
   20684:	nop			; (mov r0, r0)
   20688:	strle	sl, [r8, -r2, lsr #28]!
   2068c:	addmi	r2, sl, #152, 30	; 0x260
   20690:	mvncs	r6, #859832320	; 0x33400000
   20694:	teqvc	r7, r1	; <illegal shifter operand>
   20698:	mcrr	11, 2, r3, sp, cr15
   2069c:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   206a0:			; <UNDEFINED> instruction: 0x8189dbbc
   206a4:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   206a8:	ldrd	r4, [sp, #64]	; 0x40
   206ac:	eor	r8, r8, r2
   206b0:	eor	r9, r9, r3
   206b4:	adds	r4, r4, sl
   206b8:	mov	r2, r8
   206bc:	adc	r5, r5, fp
   206c0:	mov	r3, r9
   206c4:	adds	r2, r2, r0
   206c8:	adc	r3, r3, r1
   206cc:	adds	r0, sl, r2
   206d0:	adc	r1, fp, r3
   206d4:	mov	sl, r0
   206d8:	lsr	r0, r4, #14
   206dc:	mov	fp, r1
   206e0:	orr	r0, r0, r5, lsl #18
   206e4:	lsr	r1, r4, #18
   206e8:	str	r0, [sp, #1384]	; 0x568
   206ec:	orr	r1, r1, r5, lsl #14
   206f0:	lsr	r0, r5, #14
   206f4:	str	r1, [sp, #1392]	; 0x570
   206f8:	strd	sl, [sp, #32]
   206fc:	mov	r7, r0
   20700:	lsr	lr, sl, #28
   20704:	ldrd	r0, [sp, #24]
   20708:	lsl	ip, fp, #30
   2070c:	ldrd	sl, [sp, #56]	; 0x38
   20710:	mov	r8, r4
   20714:	mov	r9, r5
   20718:	eor	r0, r0, sl
   2071c:	eor	r1, r1, fp
   20720:	ldrd	sl, [sp, #32]
   20724:	orr	r7, r7, r8, lsl #18
   20728:	lsl	r4, r9, #23
   2072c:	orr	lr, lr, fp, lsl #4
   20730:	str	lr, [sp, #1408]	; 0x580
   20734:	lsl	lr, sl, #30
   20738:	orr	lr, lr, fp, lsr #2
   2073c:	lsr	r5, r5, #18
   20740:	str	r7, [sp, #1388]	; 0x56c
   20744:	orr	r5, r5, r8, lsl #14
   20748:	mov	r7, r9
   2074c:	orr	r4, r4, r8, lsr #9
   20750:	str	lr, [sp, #1416]	; 0x588
   20754:	add	lr, sp, #1376	; 0x560
   20758:	str	r5, [sp, #1396]	; 0x574
   2075c:	str	r4, [sp, #1404]	; 0x57c
   20760:	mov	r6, r8
   20764:	lsl	r5, r8, #23
   20768:	lsr	r4, fp, #28
   2076c:	and	r8, r8, r0
   20770:	add	lr, lr, #8
   20774:	mov	r0, r8
   20778:	orr	r5, r5, r7, lsr #9
   2077c:	orr	r4, r4, sl, lsl #4
   20780:	add	r8, sp, #7232	; 0x1c40
   20784:	str	r5, [sp, #1400]	; 0x578
   20788:	str	r4, [sp, #1412]	; 0x584
   2078c:	and	r9, r9, r1
   20790:	ldrd	r4, [lr]
   20794:	add	lr, sp, #1392	; 0x570
   20798:	sub	r3, pc, #264	; 0x108
   2079c:	ldrd	r2, [r3]
   207a0:	mov	r1, r9
   207a4:	ldrd	r8, [r8]
   207a8:	strd	r6, [sp, #64]	; 0x40
   207ac:	ldrd	r6, [lr]
   207b0:	orr	ip, ip, sl, lsr #2
   207b4:	adds	r8, r8, r2
   207b8:	str	ip, [sp, #1420]	; 0x58c
   207bc:	lsl	ip, fp, #25
   207c0:	adc	r9, r9, r3
   207c4:	orr	ip, ip, sl, lsr #7
   207c8:	eor	r4, r4, r6
   207cc:	eor	r5, r5, r7
   207d0:	mov	r2, r8
   207d4:	mov	r3, r9
   207d8:	str	ip, [sp, #1428]	; 0x594
   207dc:	mov	r6, r4
   207e0:	mov	r7, r5
   207e4:	ldrd	r8, [sp, #48]	; 0x30
   207e8:	ldrd	r4, [sp, #24]
   207ec:	lsl	ip, sl, #25
   207f0:	orr	ip, ip, fp, lsr #7
   207f4:	str	ip, [sp, #1424]	; 0x590
   207f8:	add	ip, sp, #1392	; 0x570
   207fc:	adds	r8, r8, r2
   20800:	eor	r4, r4, r0
   20804:	add	ip, ip, #8
   20808:	mov	r0, r4
   2080c:	adc	r9, r9, r3
   20810:	eor	r5, r5, r1
   20814:	mov	r2, r8
   20818:	adds	r2, r2, r0
   2081c:	mov	r1, r5
   20820:	mov	r3, r9
   20824:	ldrd	r8, [ip]
   20828:	add	ip, sp, #1408	; 0x580
   2082c:	adc	r3, r3, r1
   20830:	add	ip, ip, #8
   20834:	add	r1, sp, #1408	; 0x580
   20838:	eor	r8, r8, r6
   2083c:	ldrd	r0, [r1]
   20840:	eor	r9, r9, r7
   20844:	ldrd	r6, [ip]
   20848:	adds	r8, r8, r2
   2084c:	ldrd	r4, [sp, #16]
   20850:	add	ip, sp, #1424	; 0x590
   20854:	eor	r0, r0, r6
   20858:	eor	r1, r1, r7
   2085c:	adc	r9, r9, r3
   20860:	ldrd	r6, [sp, #8]
   20864:	mov	r2, r8
   20868:	mov	r3, r9
   2086c:	ldrd	r8, [ip]
   20870:	orr	r4, r4, sl
   20874:	orr	r5, r5, fp
   20878:	and	r6, r6, r4
   2087c:	and	r7, r7, r5
   20880:	mov	r4, r6
   20884:	mov	r5, r7
   20888:	eor	r8, r8, r0
   2088c:	ldrd	r6, [sp, #16]
   20890:	eor	r9, r9, r1
   20894:	mov	r0, r8
   20898:	mov	r1, r9
   2089c:	ldrd	r8, [sp, #40]	; 0x28
   208a0:	and	r6, r6, sl
   208a4:	orr	r6, r6, r4
   208a8:	adds	r8, r8, r2
   208ac:	and	r7, r7, fp
   208b0:	adc	r9, r9, r3
   208b4:	orr	r7, r7, r5
   208b8:	adds	r0, r0, r6
   208bc:	adc	r1, r1, r7
   208c0:	adds	r4, r0, r2
   208c4:	adc	r5, r1, r3
   208c8:	lsr	r3, r8, #18
   208cc:	lsr	r2, r8, #14
   208d0:	orr	r3, r3, r9, lsl #14
   208d4:	mov	r6, r4
   208d8:	ldrd	sl, [sp, #56]	; 0x38
   208dc:	orr	r1, r2, r9, lsl #18
   208e0:	str	r3, [sp, #1440]	; 0x5a0
   208e4:	ldrd	r2, [sp, #64]	; 0x40
   208e8:	str	r1, [sp, #1432]	; 0x598
   208ec:	lsl	r1, r5, #30
   208f0:	orr	r1, r1, r6, lsr #2
   208f4:	eor	r3, r3, fp
   208f8:	str	r1, [sp, #1468]	; 0x5bc
   208fc:	mov	r1, r9
   20900:	mov	r7, r5
   20904:	lsl	ip, r9, #23
   20908:	and	r1, r1, r3
   2090c:	lsr	r0, r6, #28
   20910:	orr	ip, ip, r8, lsr #9
   20914:	mov	r3, r1
   20918:	add	r1, sp, #7232	; 0x1c40
   2091c:	lsr	r4, r9, #14
   20920:	eor	r2, r2, sl
   20924:	str	ip, [sp, #1452]	; 0x5ac
   20928:	add	r1, r1, #8
   2092c:	orr	ip, r0, r7, lsl #4
   20930:	mov	r0, r8
   20934:	orr	r5, r4, r8, lsl #18
   20938:	lsr	lr, r9, #18
   2093c:	and	r0, r0, r2
   20940:	str	r5, [sp, #1436]	; 0x59c
   20944:	orr	lr, lr, r8, lsl #14
   20948:	strd	r8, [sp, #40]	; 0x28
   2094c:	mov	r2, r0
   20950:	lsl	r5, r8, #23
   20954:	ldrd	r0, [r1]
   20958:	sub	r9, pc, #704	; 0x2c0
   2095c:	ldrd	r8, [r9]
   20960:	str	lr, [sp, #1444]	; 0x5a4
   20964:	lsl	lr, r6, #30
   20968:	adds	r0, r0, r8
   2096c:	orr	lr, lr, r7, lsr #2
   20970:	adc	r1, r1, r9
   20974:	str	lr, [sp, #1464]	; 0x5b8
   20978:	ldr	r9, [sp, #44]	; 0x2c
   2097c:	add	lr, sp, #1424	; 0x590
   20980:	add	lr, lr, #8
   20984:	lsr	r4, r7, #28
   20988:	orr	r5, r5, r9, lsr #9
   2098c:	ldrd	r8, [lr]
   20990:	add	lr, sp, #1440	; 0x5a0
   20994:	str	r5, [sp, #1448]	; 0x5a8
   20998:	orr	r5, r4, r6, lsl #4
   2099c:	str	r5, [sp, #1460]	; 0x5b4
   209a0:	ldrd	r4, [lr]
   209a4:	str	ip, [sp, #1456]	; 0x5b0
   209a8:	lsl	ip, r7, #25
   209ac:	orr	ip, ip, r6, lsr #7
   209b0:	str	ip, [sp, #1476]	; 0x5c4
   209b4:	eor	r8, r8, r4
   209b8:	eor	r9, r9, r5
   209bc:	lsl	ip, r6, #25
   209c0:	ldrd	r4, [sp, #24]
   209c4:	eor	sl, sl, r2
   209c8:	eor	fp, fp, r3
   209cc:	orr	ip, ip, r7, lsr #7
   209d0:	mov	r2, sl
   209d4:	mov	r3, fp
   209d8:	ldrd	sl, [sp, #32]
   209dc:	str	ip, [sp, #1472]	; 0x5c0
   209e0:	add	ip, sp, #1440	; 0x5a0
   209e4:	adds	r4, r4, r0
   209e8:	add	ip, ip, #8
   209ec:	strd	r8, [sp, #48]	; 0x30
   209f0:	adc	r5, r5, r1
   209f4:	orr	sl, sl, r6
   209f8:	orr	fp, fp, r7
   209fc:	ldrd	r8, [ip]
   20a00:	mov	r0, r4
   20a04:	mov	r1, r5
   20a08:	mov	r4, sl
   20a0c:	mov	r5, fp
   20a10:	ldrd	sl, [sp, #48]	; 0x30
   20a14:	adds	r2, r2, r0
   20a18:	add	ip, sp, #1456	; 0x5b0
   20a1c:	adc	r3, r3, r1
   20a20:	add	ip, ip, #8
   20a24:	add	r1, sp, #1456	; 0x5b0
   20a28:	eor	r8, r8, sl
   20a2c:	eor	r9, r9, fp
   20a30:	ldrd	r0, [r1]
   20a34:	mov	sl, r8
   20a38:	mov	fp, r9
   20a3c:	ldrd	r8, [ip]
   20a40:	adds	sl, sl, r2
   20a44:	add	ip, sp, #1472	; 0x5c0
   20a48:	adc	fp, fp, r3
   20a4c:	mov	r2, sl
   20a50:	mov	r3, fp
   20a54:	eor	r0, r0, r8
   20a58:	ldrd	sl, [ip]
   20a5c:	eor	r1, r1, r9
   20a60:	ldrd	r8, [sp, #32]
   20a64:	strd	r6, [sp, #48]	; 0x30
   20a68:	eor	sl, sl, r0
   20a6c:	and	r8, r8, r6
   20a70:	and	r9, r9, r7
   20a74:	eor	fp, fp, r1
   20a78:	ldrd	r6, [sp, #16]
   20a7c:	mov	r0, sl
   20a80:	mov	r1, fp
   20a84:	ldrd	sl, [sp, #8]
   20a88:	and	r6, r6, r4
   20a8c:	and	r7, r7, r5
   20a90:	adds	sl, sl, r2
   20a94:	orr	r8, r8, r6
   20a98:	adc	fp, fp, r3
   20a9c:	orr	r9, r9, r7
   20aa0:	adds	r0, r0, r8
   20aa4:	adc	r1, r1, r9
   20aa8:	adds	r4, r0, r2
   20aac:	lsr	r2, sl, #14
   20ab0:	adc	r5, r1, r3
   20ab4:	orr	r1, r2, fp, lsl #18
   20ab8:	str	r1, [sp, #1480]	; 0x5c8
   20abc:	mov	r9, r5
   20ac0:	lsr	r3, sl, #18
   20ac4:	lsl	r1, fp, #23
   20ac8:	orr	r3, r3, fp, lsl #14
   20acc:	lsr	r2, r4, #28
   20ad0:	orr	r1, r1, sl, lsr #9
   20ad4:	mov	r8, r4
   20ad8:	str	r3, [sp, #1488]	; 0x5d0
   20adc:	ldrd	r6, [sp, #64]	; 0x40
   20ae0:	str	r1, [sp, #1500]	; 0x5dc
   20ae4:	lsr	ip, fp, #14
   20ae8:	orr	r1, r2, r9, lsl #4
   20aec:	lsl	r3, r5, #30
   20af0:	ldrd	r4, [sp, #40]	; 0x28
   20af4:	orr	ip, ip, sl, lsl #18
   20af8:	str	r1, [sp, #1504]	; 0x5e0
   20afc:	add	r1, sp, #7232	; 0x1c40
   20b00:	str	ip, [sp, #1484]	; 0x5cc
   20b04:	orr	r3, r3, r8, lsr #2
   20b08:	lsr	r0, fp, #18
   20b0c:	lsr	ip, r9, #28
   20b10:	add	r1, r1, #16
   20b14:	orr	r0, r0, sl, lsl #14
   20b18:	str	r3, [sp, #1516]	; 0x5ec
   20b1c:	lsl	r2, r8, #30
   20b20:	orr	ip, ip, r8, lsl #4
   20b24:	eor	r6, r6, r4
   20b28:	eor	r7, r7, r5
   20b2c:	lsl	r3, r9, #25
   20b30:	mov	r4, r6
   20b34:	mov	r5, r7
   20b38:	str	r0, [sp, #1492]	; 0x5d4
   20b3c:	add	r7, pc, #860	; 0x35c
   20b40:	ldrd	r6, [r7]
   20b44:	ldrd	r0, [r1]
   20b48:	str	ip, [sp, #1508]	; 0x5e4
   20b4c:	orr	r3, r3, r8, lsr #7
   20b50:	orr	ip, r2, r9, lsr #2
   20b54:	str	ip, [sp, #1512]	; 0x5e8
   20b58:	mov	r2, r8
   20b5c:	str	r3, [sp, #1524]	; 0x5f4
   20b60:	lsl	ip, r8, #25
   20b64:	mov	r3, r9
   20b68:	ldrd	r8, [sp, #56]	; 0x38
   20b6c:	adds	r0, r0, r6
   20b70:	adc	r1, r1, r7
   20b74:	lsl	lr, sl, #23
   20b78:	adds	r8, r8, r0
   20b7c:	orr	lr, lr, fp, lsr #9
   20b80:	adc	r9, r9, r1
   20b84:	str	lr, [sp, #1496]	; 0x5d8
   20b88:	mov	r0, r8
   20b8c:	mov	r1, r9
   20b90:	mov	r7, fp
   20b94:	ldrd	r8, [sp, #64]	; 0x40
   20b98:	add	lr, sp, #1472	; 0x5c0
   20b9c:	and	r7, r7, r5
   20ba0:	add	lr, lr, #8
   20ba4:	mov	r5, r7
   20ba8:	mov	r6, sl
   20bac:	and	r6, r6, r4
   20bb0:	eor	r9, r9, r5
   20bb4:	ldrd	r4, [lr]
   20bb8:	add	lr, sp, #1488	; 0x5d0
   20bbc:	eor	r8, r8, r6
   20bc0:	mov	r6, r8
   20bc4:	mov	r7, r9
   20bc8:	ldrd	r8, [lr]
   20bcc:	strd	r2, [sp, #24]
   20bd0:	eor	r4, r4, r8
   20bd4:	eor	r5, r5, r9
   20bd8:	ldrd	r8, [sp, #48]	; 0x30
   20bdc:	strd	r4, [sp, #56]	; 0x38
   20be0:	orr	r4, r8, r2
   20be4:	orr	r5, r9, r3
   20be8:	adds	r2, r6, r0
   20bec:	orr	r3, ip, r3, lsr #7
   20bf0:	str	r3, [sp, #1520]	; 0x5f0
   20bf4:	adc	r3, r7, r1
   20bf8:	add	ip, sp, #1504	; 0x5e0
   20bfc:	strd	r2, [sp, #8]
   20c00:	add	r3, sp, #1488	; 0x5d0
   20c04:	add	r3, r3, #8
   20c08:	ldrd	r0, [r3]
   20c0c:	ldrd	r2, [sp, #56]	; 0x38
   20c10:	add	ip, ip, #8
   20c14:	ldrd	r6, [ip]
   20c18:	eor	r3, r3, r1
   20c1c:	add	r1, sp, #1504	; 0x5e0
   20c20:	eor	r2, r2, r0
   20c24:	ldrd	r0, [r1]
   20c28:	add	ip, sp, #1520	; 0x5f0
   20c2c:	eor	r0, r0, r6
   20c30:	eor	r1, r1, r7
   20c34:	mov	r6, r8
   20c38:	mov	r7, r9
   20c3c:	ldrd	r8, [sp, #24]
   20c40:	and	r6, r6, r8
   20c44:	and	r7, r7, r9
   20c48:	ldrd	r8, [sp, #32]
   20c4c:	and	r8, r8, r4
   20c50:	and	r9, r9, r5
   20c54:	mov	r4, r8
   20c58:	mov	r5, r9
   20c5c:	ldrd	r8, [sp, #8]
   20c60:	orr	r4, r4, r6
   20c64:	orr	r5, r5, r7
   20c68:	adds	r8, r8, r2
   20c6c:	adc	r9, r9, r3
   20c70:	mov	r2, r8
   20c74:	mov	r3, r9
   20c78:	ldrd	r6, [sp, #16]
   20c7c:	ldrd	r8, [ip]
   20c80:	adds	r6, r6, r2
   20c84:	eor	r8, r8, r0
   20c88:	adc	r7, r7, r3
   20c8c:	eor	r9, r9, r1
   20c90:	adds	r0, r8, r4
   20c94:	adc	r1, r9, r5
   20c98:	adds	r4, r0, r2
   20c9c:	adc	r5, r1, r3
   20ca0:	lsr	r2, r6, #14
   20ca4:	orr	ip, r2, r7, lsl #18
   20ca8:	mov	r0, r6
   20cac:	mov	r1, r7
   20cb0:	lsr	r3, r6, #18
   20cb4:	strd	r4, [sp, #8]
   20cb8:	orr	r3, r3, r7, lsl #14
   20cbc:	str	ip, [sp, #1528]	; 0x5f8
   20cc0:	lsr	r4, r7, #14
   20cc4:	lsr	lr, r7, #18
   20cc8:	lsl	ip, r7, #23
   20ccc:	ldrd	r6, [sp, #40]	; 0x28
   20cd0:	strd	r0, [sp, #16]
   20cd4:	ldrd	r0, [sp, #8]
   20cd8:	strd	sl, [sp, #56]	; 0x38
   20cdc:	eor	sl, sl, r6
   20ce0:	eor	fp, fp, r7
   20ce4:	str	r3, [sp, #1536]	; 0x600
   20ce8:	lsr	r2, r0, #28
   20cec:	lsl	r3, r1, #30
   20cf0:	mov	r0, sl
   20cf4:	mov	r1, fp
   20cf8:	ldrd	sl, [sp, #16]
   20cfc:	add	r9, pc, #420	; 0x1a4
   20d00:	ldrd	r8, [r9]
   20d04:	orr	r4, r4, sl, lsl #18
   20d08:	str	r4, [sp, #1532]	; 0x5fc
   20d0c:	mov	r5, fp
   20d10:	mov	r4, sl
   20d14:	orr	lr, lr, sl, lsl #14
   20d18:	ldrd	sl, [sp, #8]
   20d1c:	orr	ip, ip, r4, lsr #9
   20d20:	str	ip, [sp, #1548]	; 0x60c
   20d24:	orr	r3, r3, sl, lsr #2
   20d28:	orr	ip, r2, fp, lsl #4
   20d2c:	lsl	r2, sl, #30
   20d30:	add	sl, sp, #7232	; 0x1c40
   20d34:	add	sl, sl, #24
   20d38:	str	ip, [sp, #1552]	; 0x610
   20d3c:	str	r3, [sp, #1564]	; 0x61c
   20d40:	lsr	ip, fp, #28
   20d44:	lsl	r3, fp, #25
   20d48:	ldrd	sl, [sl]
   20d4c:	str	lr, [sp, #1540]	; 0x604
   20d50:	lsl	lr, r4, #23
   20d54:	adds	sl, sl, r8
   20d58:	adc	fp, fp, r9
   20d5c:	mov	r9, fp
   20d60:	mov	fp, r5
   20d64:	mov	r8, sl
   20d68:	orr	lr, lr, fp, lsr #9
   20d6c:	ldrd	sl, [sp, #8]
   20d70:	and	r5, r5, r1
   20d74:	mov	r1, r5
   20d78:	orr	ip, ip, sl, lsl #4
   20d7c:	orr	r3, r3, sl, lsr #7
   20d80:	str	ip, [sp, #1556]	; 0x614
   20d84:	str	r3, [sp, #1572]	; 0x624
   20d88:	orr	ip, r2, fp, lsr #2
   20d8c:	ldrd	r2, [sp, #64]	; 0x40
   20d90:	and	r4, r4, r0
   20d94:	str	lr, [sp, #1544]	; 0x608
   20d98:	adds	r2, r2, r8
   20d9c:	adc	r3, r3, r9
   20da0:	mov	r9, r3
   20da4:	mov	r3, r7
   20da8:	eor	r3, r3, r1
   20dac:	mov	r1, r3
   20db0:	mov	r8, r2
   20db4:	add	r3, sp, #1520	; 0x5f0
   20db8:	mov	r2, r6
   20dbc:	eor	r2, r2, r4
   20dc0:	add	r3, r3, #8
   20dc4:	mov	r0, r2
   20dc8:	ldrd	r4, [r3]
   20dcc:	adds	r8, r8, r0
   20dd0:	add	r3, sp, #1536	; 0x600
   20dd4:	adc	r9, r9, r1
   20dd8:	add	r1, sp, #1536	; 0x600
   20ddc:	ldrd	r2, [r3]
   20de0:	add	r1, r1, #8
   20de4:	ldr	lr, [sp, #12]
   20de8:	ldrd	r0, [r1]
   20dec:	str	ip, [sp, #1560]	; 0x618
   20df0:	eor	r5, r5, r3
   20df4:	lsl	ip, sl, #25
   20df8:	ldrd	r6, [sp, #24]
   20dfc:	mov	r3, r5
   20e00:	orr	ip, ip, lr, lsr #7
   20e04:	str	ip, [sp, #1568]	; 0x620
   20e08:	eor	r4, r4, r2
   20e0c:	eor	r1, r1, r3
   20e10:	add	ip, sp, #1552	; 0x610
   20e14:	mov	r2, r4
   20e18:	mov	r3, r1
   20e1c:	add	ip, ip, #8
   20e20:	add	r1, sp, #1552	; 0x610
   20e24:	orr	sl, sl, r6
   20e28:	orr	fp, fp, r7
   20e2c:	eor	r0, r0, r2
   20e30:	mov	r4, sl
   20e34:	mov	r5, fp
   20e38:	mov	r2, r0
   20e3c:	ldrd	sl, [ip]
   20e40:	ldrd	r0, [r1]
   20e44:	add	ip, sp, #1568	; 0x620
   20e48:	adds	r2, r2, r8
   20e4c:	eor	r0, r0, sl
   20e50:	eor	r1, r1, fp
   20e54:	ldrd	sl, [sp, #8]
   20e58:	adc	r3, r3, r9
   20e5c:	ldrd	r8, [ip]
   20e60:	and	sl, sl, r6
   20e64:	and	fp, fp, r7
   20e68:	ldrd	r6, [sp, #48]	; 0x30
   20e6c:	eor	r8, r8, r0
   20e70:	eor	r9, r9, r1
   20e74:	and	r6, r6, r4
   20e78:	and	r7, r7, r5
   20e7c:	mov	r0, r8
   20e80:	mov	r1, r9
   20e84:	orr	r8, sl, r6
   20e88:	orr	r9, fp, r7
   20e8c:	ldrd	r6, [sp, #32]
   20e90:	mov	r4, r8
   20e94:	mov	r5, r9
   20e98:	b	20ec0 <__assert_fail@plt+0xfbd4>
   20e9c:	nop			; (mov r0, r0)
   20ea0:	vqrshl.u8	d27, d24, d8
   20ea4:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   20ea8:			; <UNDEFINED> instruction: 0xb605d019
   20eac:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   20eb0:	svcge	0x00194f9b
   20eb4:	eorsls	r8, pc, #164, 4	; 0x4000000a
   20eb8:	ble	1b81320 <optarg@@GLIBC_2.4+0x1b33178>
   20ebc:	blge	738a18 <optarg@@GLIBC_2.4+0x6ea870>
   20ec0:	adds	r6, r6, r2
   20ec4:	mov	r8, r6
   20ec8:	adc	r7, r7, r3
   20ecc:	mov	r9, r7
   20ed0:	adds	r0, r0, r4
   20ed4:	adc	r1, r1, r5
   20ed8:	adds	r6, r0, r2
   20edc:	lsr	r2, r8, #14
   20ee0:	mov	r4, r8
   20ee4:	adc	r7, r1, r3
   20ee8:	orr	r1, r2, r9, lsl #18
   20eec:	mov	fp, r7
   20ef0:	lsr	r3, r8, #18
   20ef4:	str	r1, [sp, #1576]	; 0x628
   20ef8:	lsl	r1, r9, #23
   20efc:	orr	r3, r3, r9, lsl #14
   20f00:	lsr	r2, r6, #28
   20f04:	orr	r1, r1, r4, lsr #9
   20f08:	str	r3, [sp, #1584]	; 0x630
   20f0c:	mov	sl, r6
   20f10:	str	r1, [sp, #1596]	; 0x63c
   20f14:	lsr	ip, r9, #14
   20f18:	orr	r1, r2, fp, lsl #4
   20f1c:	mov	r5, r9
   20f20:	lsr	r0, r9, #18
   20f24:	orr	ip, ip, r4, lsl #18
   20f28:	ldrd	r8, [sp, #56]	; 0x38
   20f2c:	str	r1, [sp, #1600]	; 0x640
   20f30:	lsl	r3, r7, #30
   20f34:	add	r1, sp, #7232	; 0x1c40
   20f38:	ldrd	r6, [sp, #16]
   20f3c:	str	ip, [sp, #1580]	; 0x62c
   20f40:	orr	r3, r3, sl, lsr #2
   20f44:	orr	ip, r0, r4, lsl #14
   20f48:	add	r1, r1, #32
   20f4c:	str	ip, [sp, #1588]	; 0x634
   20f50:	str	r3, [sp, #1612]	; 0x64c
   20f54:	lsr	ip, fp, #28
   20f58:	lsl	r3, fp, #25
   20f5c:	eor	r8, r8, r6
   20f60:	eor	r9, r9, r7
   20f64:	lsl	r2, sl, #30
   20f68:	sub	r7, pc, #192	; 0xc0
   20f6c:	ldrd	r6, [r7]
   20f70:	ldrd	r0, [r1]
   20f74:	orr	ip, ip, sl, lsl #4
   20f78:	orr	r3, r3, sl, lsr #7
   20f7c:	str	ip, [sp, #1604]	; 0x644
   20f80:	str	r3, [sp, #1620]	; 0x654
   20f84:	orr	ip, r2, fp, lsr #2
   20f88:	ldrd	r2, [sp, #40]	; 0x28
   20f8c:	adds	r0, r0, r6
   20f90:	adc	r1, r1, r7
   20f94:	adds	r2, r2, r0
   20f98:	adc	r3, r3, r1
   20f9c:	mov	r0, r2
   20fa0:	mov	r1, r3
   20fa4:	ldrd	r2, [sp, #56]	; 0x38
   20fa8:	mov	r6, r4
   20fac:	mov	r7, r5
   20fb0:	and	r5, r5, r9
   20fb4:	mov	r9, r5
   20fb8:	strd	r6, [sp, #64]	; 0x40
   20fbc:	eor	r3, r3, r9
   20fc0:	ldr	r5, [sp, #68]	; 0x44
   20fc4:	lsl	lr, r4, #23
   20fc8:	mov	r9, r3
   20fcc:	and	r4, r4, r8
   20fd0:	add	r3, sp, #1568	; 0x620
   20fd4:	eor	r2, r2, r4
   20fd8:	add	r3, r3, #8
   20fdc:	mov	r8, r2
   20fe0:	adds	r8, r8, r0
   20fe4:	orr	lr, lr, r5, lsr #9
   20fe8:	ldrd	r4, [r3]
   20fec:	add	r3, sp, #1584	; 0x630
   20ff0:	adc	r9, r9, r1
   20ff4:	add	r1, sp, #1584	; 0x630
   20ff8:	ldrd	r2, [r3]
   20ffc:	add	r1, r1, #8
   21000:	str	lr, [sp, #1592]	; 0x638
   21004:	ldrd	r0, [r1]
   21008:	str	ip, [sp, #1608]	; 0x648
   2100c:	eor	r5, r5, r3
   21010:	lsl	ip, sl, #25
   21014:	mov	r3, r5
   21018:	orr	ip, ip, fp, lsr #7
   2101c:	str	ip, [sp, #1616]	; 0x650
   21020:	eor	r4, r4, r2
   21024:	eor	r1, r1, r3
   21028:	add	ip, sp, #1600	; 0x640
   2102c:	mov	r2, r4
   21030:	mov	r3, r1
   21034:	add	ip, ip, #8
   21038:	add	r1, sp, #1600	; 0x640
   2103c:	eor	r0, r0, r2
   21040:	ldrd	r6, [ip]
   21044:	mov	r2, r0
   21048:	ldrd	r0, [r1]
   2104c:	ldrd	r4, [sp, #8]
   21050:	add	ip, sp, #1616	; 0x650
   21054:	eor	r0, r0, r6
   21058:	eor	r1, r1, r7
   2105c:	ldrd	r6, [sp, #8]
   21060:	adds	r2, r2, r8
   21064:	adc	r3, r3, r9
   21068:	and	r6, r6, sl
   2106c:	and	r7, r7, fp
   21070:	ldrd	r8, [ip]
   21074:	orr	r4, r4, sl
   21078:	orr	r5, r5, fp
   2107c:	strd	sl, [sp, #32]
   21080:	mov	sl, r6
   21084:	mov	fp, r7
   21088:	ldrd	r6, [sp, #24]
   2108c:	eor	r8, r8, r0
   21090:	eor	r9, r9, r1
   21094:	and	r6, r6, r4
   21098:	and	r7, r7, r5
   2109c:	mov	r0, r8
   210a0:	mov	r1, r9
   210a4:	orr	r8, sl, r6
   210a8:	orr	r9, fp, r7
   210ac:	ldrd	r6, [sp, #48]	; 0x30
   210b0:	mov	r4, r8
   210b4:	mov	r5, r9
   210b8:	adds	r6, r6, r2
   210bc:	mov	r8, r6
   210c0:	adc	r7, r7, r3
   210c4:	mov	r9, r7
   210c8:	adds	r0, r0, r4
   210cc:	adc	r1, r1, r5
   210d0:	adds	r4, r0, r2
   210d4:	lsr	r2, r8, #14
   210d8:	adc	r5, r1, r3
   210dc:	lsl	r0, r9, #23
   210e0:	orr	r1, r2, r9, lsl #18
   210e4:	mov	fp, r0
   210e8:	str	r1, [sp, #1624]	; 0x658
   210ec:	ldrd	r0, [sp, #64]	; 0x40
   210f0:	lsr	r3, r8, #18
   210f4:	orr	r3, r3, r9, lsl #14
   210f8:	mov	r6, r4
   210fc:	mov	r7, r5
   21100:	mov	r4, r8
   21104:	mov	r5, r9
   21108:	lsr	ip, r9, #14
   2110c:	lsr	lr, r9, #18
   21110:	str	r3, [sp, #1632]	; 0x660
   21114:	mov	r8, r0
   21118:	mov	r9, r1
   2111c:	strd	r0, [sp, #80]	; 0x50
   21120:	ldrd	r0, [sp, #16]
   21124:	lsr	r2, r6, #28
   21128:	lsl	r3, r7, #30
   2112c:	eor	r9, r9, r1
   21130:	orr	r1, ip, r4, lsl #18
   21134:	str	r1, [sp, #1628]	; 0x65c
   21138:	orr	r1, lr, r4, lsl #14
   2113c:	str	r1, [sp, #1636]	; 0x664
   21140:	orr	r1, fp, r4, lsr #9
   21144:	str	r1, [sp, #1644]	; 0x66c
   21148:	orr	r1, r2, r7, lsl #4
   2114c:	str	r1, [sp, #1648]	; 0x670
   21150:	add	r1, sp, #7232	; 0x1c40
   21154:	orr	r3, r3, r6, lsr #2
   21158:	add	r1, r1, #40	; 0x28
   2115c:	str	r3, [sp, #1660]	; 0x67c
   21160:	lsr	ip, r7, #28
   21164:	lsl	r3, r7, #25
   21168:	mov	fp, r5
   2116c:	mov	sl, r4
   21170:	eor	r8, r8, r0
   21174:	lsl	r2, r6, #30
   21178:	ldrd	r0, [r1]
   2117c:	orr	ip, ip, r6, lsl #4
   21180:	orr	r3, r3, r6, lsr #7
   21184:	lsl	lr, r4, #23
   21188:	sub	r5, pc, #728	; 0x2d8
   2118c:	ldrd	r4, [r5]
   21190:	str	ip, [sp, #1652]	; 0x674
   21194:	str	r3, [sp, #1668]	; 0x684
   21198:	orr	ip, r2, r7, lsr #2
   2119c:	ldrd	r2, [sp, #56]	; 0x38
   211a0:	adds	r0, r0, r4
   211a4:	adc	r1, r1, r5
   211a8:	adds	r2, r2, r0
   211ac:	adc	r3, r3, r1
   211b0:	mov	r0, r2
   211b4:	mov	r1, r3
   211b8:	ldrd	r2, [sp, #16]
   211bc:	mov	r4, sl
   211c0:	mov	r5, fp
   211c4:	and	r4, r4, r8
   211c8:	and	r5, r5, r9
   211cc:	mov	r9, r5
   211d0:	eor	r2, r2, r4
   211d4:	eor	r3, r3, r9
   211d8:	mov	r8, r2
   211dc:	adds	r8, r8, r0
   211e0:	orr	lr, lr, fp, lsr #9
   211e4:	mov	r9, r3
   211e8:	add	r3, sp, #1616	; 0x650
   211ec:	adc	r9, r9, r1
   211f0:	str	lr, [sp, #1640]	; 0x668
   211f4:	add	r3, r3, #8
   211f8:	add	lr, sp, #1632	; 0x660
   211fc:	add	r1, sp, #1632	; 0x660
   21200:	add	r1, r1, #8
   21204:	ldrd	r4, [lr]
   21208:	ldrd	r2, [r3]
   2120c:	ldrd	r0, [r1]
   21210:	strd	sl, [sp, #40]	; 0x28
   21214:	ldrd	sl, [sp, #32]
   21218:	eor	r3, r3, r5
   2121c:	eor	r2, r2, r4
   21220:	eor	r1, r1, r3
   21224:	add	r3, sp, #1648	; 0x670
   21228:	orr	sl, sl, r6
   2122c:	orr	fp, fp, r7
   21230:	eor	r0, r0, r2
   21234:	mov	r4, sl
   21238:	mov	r5, fp
   2123c:	mov	sl, r0
   21240:	mov	fp, r1
   21244:	ldrd	r0, [r3]
   21248:	add	r3, sp, #1648	; 0x670
   2124c:	add	r3, r3, #8
   21250:	str	ip, [sp, #1656]	; 0x678
   21254:	ldrd	r2, [r3]
   21258:	lsl	ip, r6, #25
   2125c:	orr	ip, ip, r7, lsr #7
   21260:	eor	r0, r0, r2
   21264:	eor	r1, r1, r3
   21268:	ldrd	r2, [sp, #32]
   2126c:	strd	r6, [sp, #48]	; 0x30
   21270:	str	ip, [sp, #1664]	; 0x680
   21274:	and	r2, r2, r6
   21278:	and	r3, r3, r7
   2127c:	mov	r6, r2
   21280:	mov	r7, r3
   21284:	ldrd	r2, [sp, #8]
   21288:	add	ip, sp, #1664	; 0x680
   2128c:	and	r2, r2, r4
   21290:	mov	r4, r2
   21294:	and	r3, r3, r5
   21298:	adds	r2, sl, r8
   2129c:	mov	r5, r3
   212a0:	adc	r3, fp, r9
   212a4:	ldrd	r8, [ip]
   212a8:	eor	r8, r8, r0
   212ac:	eor	r9, r9, r1
   212b0:	mov	r0, r8
   212b4:	mov	r1, r9
   212b8:	orr	r8, r6, r4
   212bc:	orr	r9, r7, r5
   212c0:	mov	r4, r8
   212c4:	mov	r5, r9
   212c8:	ldrd	r8, [sp, #24]
   212cc:	adds	r8, r8, r2
   212d0:	adc	r9, r9, r3
   212d4:	adds	r0, r0, r4
   212d8:	adc	r1, r1, r5
   212dc:	adds	r4, r0, r2
   212e0:	lsr	r2, r8, #14
   212e4:	mov	r6, r8
   212e8:	orr	ip, r2, r9, lsl #18
   212ec:	str	ip, [sp, #1672]	; 0x688
   212f0:	lsr	ip, r9, #14
   212f4:	adc	r5, r1, r3
   212f8:	lsr	r0, r9, #18
   212fc:	orr	ip, ip, r6, lsl #18
   21300:	lsr	r3, r8, #18
   21304:	lsl	r1, r9, #23
   21308:	orr	r3, r3, r9, lsl #14
   2130c:	orr	r1, r1, r6, lsr #9
   21310:	str	ip, [sp, #1676]	; 0x68c
   21314:	orr	ip, r0, r6, lsl #14
   21318:	mov	sl, r4
   2131c:	mov	fp, r5
   21320:	mov	r7, r9
   21324:	lsr	r2, r4, #28
   21328:	ldrd	r8, [sp, #80]	; 0x50
   2132c:	str	r3, [sp, #1680]	; 0x690
   21330:	str	ip, [sp, #1684]	; 0x694
   21334:	lsl	r3, r5, #30
   21338:	ldrd	r4, [sp, #40]	; 0x28
   2133c:	str	r1, [sp, #1692]	; 0x69c
   21340:	add	r1, sp, #7232	; 0x1c40
   21344:	add	r1, r1, #48	; 0x30
   21348:	eor	r8, r8, r4
   2134c:	eor	r9, r9, r5
   21350:	mov	r4, r6
   21354:	mov	r5, r7
   21358:	ldrd	r0, [r1]
   2135c:	lsl	lr, r6, #23
   21360:	add	r7, pc, #864	; 0x360
   21364:	ldrd	r6, [r7]
   21368:	orr	ip, r2, fp, lsl #4
   2136c:	str	ip, [sp, #1696]	; 0x6a0
   21370:	adds	r0, r0, r6
   21374:	adc	r1, r1, r7
   21378:	mov	r6, r4
   2137c:	mov	r7, r5
   21380:	and	r4, r4, r8
   21384:	and	r5, r5, r9
   21388:	mov	r8, r4
   2138c:	mov	r9, r5
   21390:	ldrd	r4, [sp, #16]
   21394:	orr	lr, lr, r7, lsr #9
   21398:	str	lr, [sp, #1688]	; 0x698
   2139c:	adds	r4, r4, r0
   213a0:	adc	r5, r5, r1
   213a4:	mov	r0, r4
   213a8:	mov	r1, r5
   213ac:	ldrd	r4, [sp, #80]	; 0x50
   213b0:	add	lr, sp, #1664	; 0x680
   213b4:	add	lr, lr, #8
   213b8:	eor	r4, r4, r8
   213bc:	eor	r5, r5, r9
   213c0:	mov	r8, r4
   213c4:	mov	r9, r5
   213c8:	ldrd	r4, [lr]
   213cc:	add	lr, sp, #1680	; 0x690
   213d0:	strd	r6, [sp, #56]	; 0x38
   213d4:	ldrd	r6, [lr]
   213d8:	lsr	ip, fp, #28
   213dc:	orr	r3, r3, sl, lsr #2
   213e0:	eor	r4, r4, r6
   213e4:	eor	r5, r5, r7
   213e8:	ldrd	r6, [sp, #48]	; 0x30
   213ec:	lsl	r2, sl, #30
   213f0:	orr	ip, ip, sl, lsl #4
   213f4:	str	r3, [sp, #1708]	; 0x6ac
   213f8:	str	ip, [sp, #1700]	; 0x6a4
   213fc:	lsl	r3, fp, #25
   21400:	orr	ip, r2, fp, lsr #2
   21404:	strd	r4, [sp, #16]
   21408:	mov	r2, sl
   2140c:	orr	r4, r6, sl
   21410:	str	ip, [sp, #1704]	; 0x6a8
   21414:	orr	r3, r3, sl, lsr #7
   21418:	lsl	ip, sl, #25
   2141c:	adds	sl, r8, r0
   21420:	orr	r5, r7, fp
   21424:	str	r3, [sp, #1716]	; 0x6b4
   21428:	orr	ip, ip, fp, lsr #7
   2142c:	mov	r3, fp
   21430:	adc	fp, r9, r1
   21434:	add	r1, sp, #1680	; 0x690
   21438:	add	r1, r1, #8
   2143c:	ldrd	r8, [sp, #16]
   21440:	ldrd	r0, [r1]
   21444:	str	ip, [sp, #1712]	; 0x6b0
   21448:	add	ip, sp, #1696	; 0x6a0
   2144c:	eor	r8, r8, r0
   21450:	eor	r9, r9, r1
   21454:	mov	r0, r8
   21458:	mov	r1, r9
   2145c:	add	ip, ip, #8
   21460:	strd	r0, [sp, #16]
   21464:	add	r1, sp, #1696	; 0x6a0
   21468:	ldrd	r8, [ip]
   2146c:	ldrd	r0, [r1]
   21470:	add	ip, sp, #1712	; 0x6b0
   21474:	and	r6, r6, r2
   21478:	eor	r0, r0, r8
   2147c:	eor	r1, r1, r9
   21480:	ldrd	r8, [sp, #32]
   21484:	and	r7, r7, r3
   21488:	strd	r2, [sp, #64]	; 0x40
   2148c:	and	r8, r8, r4
   21490:	and	r9, r9, r5
   21494:	mov	r4, r8
   21498:	mov	r5, r9
   2149c:	ldrd	r8, [ip]
   214a0:	ldrd	r2, [sp, #16]
   214a4:	eor	r8, r8, r0
   214a8:	eor	r9, r9, r1
   214ac:	mov	r0, r8
   214b0:	mov	r1, r9
   214b4:	orr	r8, r6, r4
   214b8:	orr	r9, r7, r5
   214bc:	ldrd	r6, [sp, #8]
   214c0:	adds	r2, r2, sl
   214c4:	adc	r3, r3, fp
   214c8:	mov	r4, r8
   214cc:	adds	r6, r6, r2
   214d0:	adc	r7, r7, r3
   214d4:	mov	r5, r9
   214d8:	adds	r0, r0, r4
   214dc:	adc	r1, r1, r5
   214e0:	adds	r4, r0, r2
   214e4:	lsr	r2, r6, #14
   214e8:	mov	sl, r6
   214ec:	adc	r5, r1, r3
   214f0:	orr	r1, r2, r7, lsl #18
   214f4:	lsr	r3, r6, #18
   214f8:	str	r1, [sp, #1720]	; 0x6b8
   214fc:	lsr	ip, r7, #14
   21500:	lsr	r0, r7, #18
   21504:	lsl	r1, r7, #23
   21508:	mov	fp, r7
   2150c:	orr	r3, r3, r7, lsl #14
   21510:	orr	ip, ip, sl, lsl #18
   21514:	orr	r0, r0, sl, lsl #14
   21518:	orr	r1, r1, sl, lsr #9
   2151c:	ldrd	r6, [sp, #40]	; 0x28
   21520:	strd	r4, [sp, #8]
   21524:	ldrd	r8, [sp, #56]	; 0x38
   21528:	lsl	lr, sl, #23
   2152c:	str	r3, [sp, #1728]	; 0x6c0
   21530:	str	ip, [sp, #1724]	; 0x6bc
   21534:	str	r0, [sp, #1732]	; 0x6c4
   21538:	str	r1, [sp, #1740]	; 0x6cc
   2153c:	mov	r0, sl
   21540:	mov	r1, fp
   21544:	ldrd	sl, [sp, #8]
   21548:	lsr	r2, r4, #28
   2154c:	add	r4, sp, #7232	; 0x1c40
   21550:	lsl	r3, r5, #30
   21554:	add	r4, r4, #56	; 0x38
   21558:	orr	ip, r2, fp, lsl #4
   2155c:	orr	r3, r3, sl, lsr #2
   21560:	str	ip, [sp, #1744]	; 0x6d0
   21564:	str	r3, [sp, #1756]	; 0x6dc
   21568:	lsr	ip, fp, #28
   2156c:	lsl	r2, sl, #30
   21570:	ldrd	r4, [r4]
   21574:	lsl	r3, fp, #25
   21578:	add	fp, pc, #336	; 0x150
   2157c:	ldrd	sl, [fp]
   21580:	eor	r9, r9, r7
   21584:	eor	r8, r8, r6
   21588:	adds	r4, r4, sl
   2158c:	adc	r5, r5, fp
   21590:	mov	sl, r0
   21594:	mov	fp, r1
   21598:	and	r1, r1, r9
   2159c:	mov	r9, r1
   215a0:	strd	sl, [sp, #72]	; 0x48
   215a4:	orr	r1, lr, fp, lsr #9
   215a8:	ldrd	sl, [sp, #8]
   215ac:	str	r1, [sp, #1736]	; 0x6c8
   215b0:	and	r0, r0, r8
   215b4:	orr	r1, ip, sl, lsl #4
   215b8:	orr	r3, r3, sl, lsr #7
   215bc:	str	r1, [sp, #1748]	; 0x6d4
   215c0:	str	r3, [sp, #1764]	; 0x6e4
   215c4:	orr	r1, r2, fp, lsr #2
   215c8:	ldrd	r2, [sp, #80]	; 0x50
   215cc:	str	r1, [sp, #1752]	; 0x6d8
   215d0:	lsl	r1, sl, #25
   215d4:	adds	r2, r2, r4
   215d8:	adc	r3, r3, r5
   215dc:	add	ip, sp, #1744	; 0x6d0
   215e0:	strd	r2, [sp, #16]
   215e4:	mov	r2, r6
   215e8:	eor	r2, r2, r0
   215ec:	ldr	r0, [sp, #12]
   215f0:	mov	r3, r7
   215f4:	eor	r3, r3, r9
   215f8:	orr	r1, r1, r0, lsr #7
   215fc:	str	r1, [sp, #1760]	; 0x6e0
   21600:	ldrd	r0, [sp, #16]
   21604:	mov	r9, r3
   21608:	add	r3, sp, #1712	; 0x6b0
   2160c:	mov	r8, r2
   21610:	add	r3, r3, #8
   21614:	adds	r0, r0, r8
   21618:	ldrd	r4, [r3]
   2161c:	adc	r1, r1, r9
   21620:	add	r3, sp, #1728	; 0x6c0
   21624:	mov	r9, r1
   21628:	add	r1, sp, #1728	; 0x6c0
   2162c:	ldrd	sl, [r3]
   21630:	add	r1, r1, #8
   21634:	mov	r8, r0
   21638:	ldrd	r0, [r1]
   2163c:	eor	r5, r5, fp
   21640:	ldrd	r6, [sp, #64]	; 0x40
   21644:	eor	r4, r4, sl
   21648:	mov	r3, r5
   2164c:	ldrd	sl, [sp, #8]
   21650:	eor	r1, r1, r3
   21654:	mov	r2, r4
   21658:	mov	r3, r1
   2165c:	add	ip, ip, #8
   21660:	add	r1, sp, #1744	; 0x6d0
   21664:	orr	sl, sl, r6
   21668:	orr	fp, fp, r7
   2166c:	eor	r0, r0, r2
   21670:	mov	r4, sl
   21674:	mov	r5, fp
   21678:	mov	r2, r0
   2167c:	ldrd	sl, [ip]
   21680:	ldrd	r0, [r1]
   21684:	add	ip, sp, #1760	; 0x6e0
   21688:	adds	r2, r2, r8
   2168c:	eor	r0, r0, sl
   21690:	eor	r1, r1, fp
   21694:	ldrd	sl, [sp, #8]
   21698:	adc	r3, r3, r9
   2169c:	ldrd	r8, [ip]
   216a0:	and	sl, sl, r6
   216a4:	and	fp, fp, r7
   216a8:	ldrd	r6, [sp, #48]	; 0x30
   216ac:	eor	r8, r8, r0
   216b0:	eor	r9, r9, r1
   216b4:	and	r6, r6, r4
   216b8:	and	r7, r7, r5
   216bc:	mov	r0, r8
   216c0:	b	216e8 <__assert_fail@plt+0x103fc>
   216c4:	nop			; (mov r0, r0)
   216c8:	movwge	r0, #12866	; 0x3242
   216cc:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   216d0:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   216d4:	addne	r5, r3, #1024	; 0x400
   216d8:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   216dc:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   216e0:	ldrble	fp, [pc, #1250]!	; 21bca <__assert_fail@plt+0x108de>
   216e4:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   216e8:	mov	r1, r9
   216ec:	orr	r8, sl, r6
   216f0:	orr	r9, fp, r7
   216f4:	ldrd	r6, [sp, #32]
   216f8:	mov	r4, r8
   216fc:	mov	r5, r9
   21700:	adds	r6, r6, r2
   21704:	adc	r7, r7, r3
   21708:	mov	r8, r6
   2170c:	adds	r0, r0, r4
   21710:	mov	r9, r7
   21714:	adc	r1, r1, r5
   21718:	adds	r4, r0, r2
   2171c:	adc	r5, r1, r3
   21720:	lsr	r3, r8, #18
   21724:	mov	sl, r6
   21728:	mov	fp, r7
   2172c:	mov	r6, r4
   21730:	mov	r7, r5
   21734:	lsr	r2, r8, #14
   21738:	orr	r3, r3, r9, lsl #14
   2173c:	orr	r1, r2, r9, lsl #18
   21740:	str	r3, [sp, #1776]	; 0x6f0
   21744:	lsr	r2, r4, #28
   21748:	lsl	r3, r5, #30
   2174c:	ldrd	r4, [sp, #56]	; 0x38
   21750:	strd	r6, [sp, #24]
   21754:	ldrd	r6, [sp, #72]	; 0x48
   21758:	lsr	ip, r9, #14
   2175c:	lsr	r0, r9, #18
   21760:	orr	ip, ip, sl, lsl #18
   21764:	orr	r0, r0, sl, lsl #14
   21768:	str	r1, [sp, #1768]	; 0x6e8
   2176c:	mov	r8, r4
   21770:	lsl	r1, r9, #23
   21774:	mov	r9, r5
   21778:	eor	r8, r8, r6
   2177c:	eor	r9, r9, r7
   21780:	str	ip, [sp, #1772]	; 0x6ec
   21784:	str	r0, [sp, #1780]	; 0x6f4
   21788:	ldrd	r6, [sp, #24]
   2178c:	orr	r1, r1, sl, lsr #9
   21790:	str	r1, [sp, #1788]	; 0x6fc
   21794:	orr	r1, r2, r7, lsl #4
   21798:	str	r1, [sp, #1792]	; 0x700
   2179c:	add	r1, sp, #7296	; 0x1c80
   217a0:	orr	r3, r3, r6, lsr #2
   217a4:	str	r3, [sp, #1804]	; 0x70c
   217a8:	lsl	r2, r6, #30
   217ac:	ldrd	r0, [r1]
   217b0:	lsr	ip, r7, #28
   217b4:	lsl	r3, r7, #25
   217b8:	sub	r7, pc, #232	; 0xe8
   217bc:	ldrd	r6, [r7]
   217c0:	lsl	lr, sl, #23
   217c4:	adds	r0, r0, r6
   217c8:	adc	r1, r1, r7
   217cc:	mov	r7, fp
   217d0:	mov	r6, sl
   217d4:	and	fp, fp, r9
   217d8:	and	sl, sl, r8
   217dc:	mov	r8, sl
   217e0:	mov	r9, fp
   217e4:	mov	sl, r6
   217e8:	mov	fp, r7
   217ec:	orr	lr, lr, r7, lsr #9
   217f0:	ldrd	r6, [sp, #24]
   217f4:	str	lr, [sp, #1784]	; 0x6f8
   217f8:	add	lr, sp, #1776	; 0x6f0
   217fc:	orr	ip, ip, r6, lsl #4
   21800:	orr	r3, r3, r6, lsr #7
   21804:	str	ip, [sp, #1796]	; 0x704
   21808:	str	r3, [sp, #1812]	; 0x714
   2180c:	orr	ip, r2, r7, lsr #2
   21810:	ldrd	r2, [sp, #40]	; 0x28
   21814:	str	ip, [sp, #1800]	; 0x708
   21818:	lsl	ip, r6, #25
   2181c:	adds	r2, r2, r0
   21820:	adc	r3, r3, r1
   21824:	mov	r0, r2
   21828:	mov	r2, r4
   2182c:	mov	r1, r3
   21830:	eor	r2, r2, r8
   21834:	mov	r3, r5
   21838:	eor	r3, r3, r9
   2183c:	mov	r8, r2
   21840:	adds	r8, r8, r0
   21844:	mov	r9, r3
   21848:	add	r3, sp, #1760	; 0x6e0
   2184c:	adc	r9, r9, r1
   21850:	add	r3, r3, #8
   21854:	add	r1, sp, #1776	; 0x6f0
   21858:	add	r1, r1, #8
   2185c:	ldrd	r4, [lr]
   21860:	ldrd	r2, [r3]
   21864:	ldrd	r0, [r1]
   21868:	orr	ip, ip, r7, lsr #7
   2186c:	eor	r3, r3, r5
   21870:	eor	r2, r2, r4
   21874:	str	ip, [sp, #1808]	; 0x710
   21878:	ldrd	r4, [sp, #8]
   2187c:	eor	r1, r1, r3
   21880:	add	ip, sp, #1792	; 0x700
   21884:	mov	r3, r1
   21888:	add	ip, ip, #8
   2188c:	add	r1, sp, #1792	; 0x700
   21890:	eor	r0, r0, r2
   21894:	orr	r4, r4, r6
   21898:	orr	r5, r5, r7
   2189c:	mov	r2, r0
   218a0:	ldrd	r6, [ip]
   218a4:	ldrd	r0, [r1]
   218a8:	strd	r4, [sp, #16]
   218ac:	ldrd	r4, [sp, #8]
   218b0:	eor	r0, r0, r6
   218b4:	eor	r1, r1, r7
   218b8:	ldrd	r6, [sp, #24]
   218bc:	add	ip, sp, #1808	; 0x710
   218c0:	adds	r2, r2, r8
   218c4:	and	r4, r4, r6
   218c8:	and	r5, r5, r7
   218cc:	mov	r6, r4
   218d0:	mov	r7, r5
   218d4:	adc	r3, r3, r9
   218d8:	ldrd	r4, [sp, #16]
   218dc:	ldrd	r8, [ip]
   218e0:	strd	r6, [sp, #32]
   218e4:	ldrd	r6, [sp, #64]	; 0x40
   218e8:	eor	r8, r8, r0
   218ec:	eor	r9, r9, r1
   218f0:	and	r4, r4, r6
   218f4:	and	r5, r5, r7
   218f8:	ldrd	r6, [sp, #48]	; 0x30
   218fc:	mov	r0, r8
   21900:	mov	r1, r9
   21904:	ldrd	r8, [sp, #32]
   21908:	adds	r6, r6, r2
   2190c:	adc	r7, r7, r3
   21910:	orr	r8, r8, r4
   21914:	adds	r0, r0, r8
   21918:	orr	r9, r9, r5
   2191c:	strd	r6, [sp, #16]
   21920:	adc	r1, r1, r9
   21924:	adds	r4, r0, r2
   21928:	adc	r5, r1, r3
   2192c:	ldrd	r0, [sp, #16]
   21930:	mov	r6, r4
   21934:	strd	sl, [sp, #80]	; 0x50
   21938:	lsr	r2, r0, #14
   2193c:	lsr	r3, r0, #18
   21940:	orr	ip, r2, r1, lsl #18
   21944:	orr	r3, r3, r1, lsl #14
   21948:	lsr	r4, r1, #14
   2194c:	lsr	lr, r1, #18
   21950:	str	ip, [sp, #1816]	; 0x718
   21954:	str	r3, [sp, #1824]	; 0x720
   21958:	lsl	ip, r1, #23
   2195c:	mov	r0, sl
   21960:	mov	r1, fp
   21964:	ldrd	sl, [sp, #72]	; 0x48
   21968:	mov	r7, r5
   2196c:	lsl	r3, r5, #30
   21970:	eor	r0, r0, sl
   21974:	eor	r1, r1, fp
   21978:	lsr	r2, r6, #28
   2197c:	strd	r0, [sp, #32]
   21980:	ldr	r1, [sp, #16]
   21984:	sub	r9, pc, #684	; 0x2ac
   21988:	ldrd	r8, [r9]
   2198c:	orr	r3, r3, r6, lsr #2
   21990:	orr	r1, r4, r1, lsl #18
   21994:	ldrd	r4, [sp, #16]
   21998:	str	r1, [sp, #1820]	; 0x71c
   2199c:	str	r3, [sp, #1852]	; 0x73c
   219a0:	orr	r1, lr, r4, lsl #14
   219a4:	str	r1, [sp, #1828]	; 0x724
   219a8:	orr	r1, ip, r4, lsr #9
   219ac:	str	r1, [sp, #1836]	; 0x72c
   219b0:	orr	r1, r2, r7, lsl #4
   219b4:	str	r1, [sp, #1840]	; 0x730
   219b8:	add	r1, sp, #7296	; 0x1c80
   219bc:	add	r1, r1, #8
   219c0:	lsr	ip, r7, #28
   219c4:	ldrd	r0, [r1]
   219c8:	lsl	r3, r7, #25
   219cc:	lsl	r2, r6, #30
   219d0:	adds	r0, r0, r8
   219d4:	orr	ip, ip, r6, lsl #4
   219d8:	orr	r3, r3, r6, lsr #7
   219dc:	adc	r1, r1, r9
   219e0:	str	ip, [sp, #1844]	; 0x734
   219e4:	str	r3, [sp, #1860]	; 0x744
   219e8:	orr	ip, r2, r7, lsr #2
   219ec:	ldrd	r2, [sp, #56]	; 0x38
   219f0:	mov	r8, r0
   219f4:	mov	r9, r1
   219f8:	ldrd	r0, [sp, #32]
   219fc:	adds	r2, r2, r8
   21a00:	adc	r3, r3, r9
   21a04:	and	r0, r0, r4
   21a08:	and	r1, r1, r5
   21a0c:	mov	r8, r2
   21a10:	ldr	r5, [sp, #20]
   21a14:	mov	r2, sl
   21a18:	mov	r9, r3
   21a1c:	eor	r2, r2, r0
   21a20:	mov	r3, fp
   21a24:	mov	r0, r2
   21a28:	lsl	lr, r4, #23
   21a2c:	eor	r3, r3, r1
   21a30:	adds	r8, r8, r0
   21a34:	orr	lr, lr, r5, lsr #9
   21a38:	mov	r1, r3
   21a3c:	add	r3, sp, #1808	; 0x710
   21a40:	adc	r9, r9, r1
   21a44:	str	lr, [sp, #1832]	; 0x728
   21a48:	add	r3, r3, #8
   21a4c:	add	lr, sp, #1824	; 0x720
   21a50:	add	r1, sp, #1824	; 0x720
   21a54:	add	r1, r1, #8
   21a58:	ldrd	r4, [lr]
   21a5c:	ldrd	r2, [r3]
   21a60:	ldrd	r0, [r1]
   21a64:	str	ip, [sp, #1848]	; 0x738
   21a68:	lsl	ip, r6, #25
   21a6c:	eor	r3, r3, r5
   21a70:	ldrd	sl, [sp, #24]
   21a74:	orr	ip, ip, r7, lsr #7
   21a78:	str	ip, [sp, #1856]	; 0x740
   21a7c:	eor	r1, r1, r3
   21a80:	add	ip, sp, #1840	; 0x730
   21a84:	eor	r2, r2, r4
   21a88:	mov	r3, r1
   21a8c:	add	ip, ip, #8
   21a90:	add	r1, sp, #1840	; 0x730
   21a94:	orr	sl, sl, r6
   21a98:	orr	fp, fp, r7
   21a9c:	eor	r0, r0, r2
   21aa0:	mov	r4, sl
   21aa4:	mov	r5, fp
   21aa8:	mov	r2, r0
   21aac:	ldrd	sl, [ip]
   21ab0:	ldrd	r0, [r1]
   21ab4:	add	ip, sp, #1856	; 0x740
   21ab8:	adds	r2, r2, r8
   21abc:	eor	r0, r0, sl
   21ac0:	eor	r1, r1, fp
   21ac4:	ldrd	sl, [sp, #24]
   21ac8:	adc	r3, r3, r9
   21acc:	strd	r6, [sp, #32]
   21ad0:	and	sl, sl, r6
   21ad4:	and	fp, fp, r7
   21ad8:	ldrd	r8, [ip]
   21adc:	mov	r6, sl
   21ae0:	mov	r7, fp
   21ae4:	ldrd	sl, [sp, #8]
   21ae8:	eor	r8, r8, r0
   21aec:	eor	r9, r9, r1
   21af0:	and	sl, sl, r4
   21af4:	and	fp, fp, r5
   21af8:	mov	r0, r8
   21afc:	mov	r1, r9
   21b00:	orr	r8, r6, sl
   21b04:	orr	r9, r7, fp
   21b08:	mov	r4, r8
   21b0c:	mov	r5, r9
   21b10:	ldrd	r8, [sp, #64]	; 0x40
   21b14:	adds	r8, r8, r2
   21b18:	mov	r6, r8
   21b1c:	adc	r9, r9, r3
   21b20:	adds	r0, r0, r4
   21b24:	mov	r7, r9
   21b28:	adc	r1, r1, r5
   21b2c:	adds	r8, r0, r2
   21b30:	adc	r9, r1, r3
   21b34:	lsr	r2, r6, #14
   21b38:	lsr	r3, r6, #18
   21b3c:	orr	ip, r2, r7, lsl #18
   21b40:	orr	r3, r3, r7, lsl #14
   21b44:	mov	sl, r8
   21b48:	mov	fp, r9
   21b4c:	lsr	r4, r7, #14
   21b50:	lsr	r2, r8, #28
   21b54:	str	ip, [sp, #1864]	; 0x748
   21b58:	str	r3, [sp, #1872]	; 0x750
   21b5c:	lsl	r3, r9, #30
   21b60:	ldrd	r8, [sp, #80]	; 0x50
   21b64:	ldrd	r0, [sp, #16]
   21b68:	orr	r5, r4, r6, lsl #18
   21b6c:	lsl	ip, r7, #23
   21b70:	add	r4, sp, #7296	; 0x1c80
   21b74:	orr	ip, ip, r6, lsr #9
   21b78:	add	r4, r4, #16
   21b7c:	str	ip, [sp, #1884]	; 0x75c
   21b80:	orr	r3, r3, sl, lsr #2
   21b84:	orr	ip, r2, fp, lsl #4
   21b88:	eor	r8, r8, r0
   21b8c:	eor	r9, r9, r1
   21b90:	mov	r0, r8
   21b94:	mov	r1, r9
   21b98:	str	r5, [sp, #1868]	; 0x74c
   21b9c:	ldrd	r8, [r4]
   21ba0:	str	ip, [sp, #1888]	; 0x760
   21ba4:	str	r3, [sp, #1900]	; 0x76c
   21ba8:	lsr	ip, fp, #28
   21bac:	lsl	r3, fp, #25
   21bb0:	add	r5, pc, #864	; 0x360
   21bb4:	ldrd	r4, [r5]
   21bb8:	lsl	r2, sl, #30
   21bbc:	orr	ip, ip, sl, lsl #4
   21bc0:	orr	r3, r3, sl, lsr #7
   21bc4:	str	ip, [sp, #1892]	; 0x764
   21bc8:	str	r3, [sp, #1908]	; 0x774
   21bcc:	orr	ip, r2, fp, lsr #2
   21bd0:	ldrd	r2, [sp, #72]	; 0x48
   21bd4:	adds	r4, r4, r8
   21bd8:	adc	r5, r5, r9
   21bdc:	mov	r8, r4
   21be0:	adds	r2, r2, r8
   21be4:	mov	r9, r5
   21be8:	adc	r3, r3, r9
   21bec:	mov	r8, r2
   21bf0:	mov	r9, r3
   21bf4:	mov	r5, r7
   21bf8:	ldrd	r2, [sp, #80]	; 0x50
   21bfc:	lsr	lr, r7, #18
   21c00:	and	r5, r5, r1
   21c04:	orr	lr, lr, r6, lsl #14
   21c08:	mov	r1, r5
   21c0c:	str	lr, [sp, #1876]	; 0x754
   21c10:	eor	r3, r3, r1
   21c14:	lsl	lr, r6, #23
   21c18:	orr	lr, lr, r7, lsr #9
   21c1c:	mov	r1, r3
   21c20:	mov	r4, r6
   21c24:	add	r3, sp, #1856	; 0x740
   21c28:	and	r4, r4, r0
   21c2c:	str	lr, [sp, #1880]	; 0x758
   21c30:	add	r3, r3, #8
   21c34:	add	lr, sp, #1872	; 0x750
   21c38:	eor	r2, r2, r4
   21c3c:	mov	r0, r2
   21c40:	ldrd	r4, [lr]
   21c44:	ldrd	r2, [r3]
   21c48:	str	ip, [sp, #1896]	; 0x768
   21c4c:	lsl	ip, sl, #25
   21c50:	eor	r2, r2, r4
   21c54:	eor	r3, r3, r5
   21c58:	orr	ip, ip, fp, lsr #7
   21c5c:	strd	r2, [sp, #48]	; 0x30
   21c60:	adds	r2, r8, r0
   21c64:	adc	r3, r9, r1
   21c68:	str	ip, [sp, #1904]	; 0x770
   21c6c:	strd	r2, [sp, #56]	; 0x38
   21c70:	add	r3, sp, #1872	; 0x750
   21c74:	add	r3, r3, #8
   21c78:	ldrd	r0, [r3]
   21c7c:	ldrd	r2, [sp, #48]	; 0x30
   21c80:	add	ip, sp, #1888	; 0x760
   21c84:	add	ip, ip, #8
   21c88:	eor	r3, r3, r1
   21c8c:	add	r1, sp, #1888	; 0x760
   21c90:	ldrd	r8, [ip]
   21c94:	eor	r2, r2, r0
   21c98:	ldrd	r0, [r1]
   21c9c:	strd	r6, [sp, #40]	; 0x28
   21ca0:	ldrd	r6, [sp, #32]
   21ca4:	eor	r0, r0, r8
   21ca8:	eor	r1, r1, r9
   21cac:	ldrd	r8, [sp, #56]	; 0x38
   21cb0:	add	ip, sp, #1904	; 0x770
   21cb4:	orr	r4, r6, sl
   21cb8:	adds	r8, r8, r2
   21cbc:	adc	r9, r9, r3
   21cc0:	orr	r5, r7, fp
   21cc4:	mov	r2, r8
   21cc8:	mov	r3, r9
   21ccc:	and	r6, r6, sl
   21cd0:	ldrd	r8, [ip]
   21cd4:	and	r7, r7, fp
   21cd8:	strd	sl, [sp, #48]	; 0x30
   21cdc:	ldrd	sl, [sp, #24]
   21ce0:	eor	r8, r8, r0
   21ce4:	eor	r9, r9, r1
   21ce8:	and	sl, sl, r4
   21cec:	and	fp, fp, r5
   21cf0:	mov	r0, r8
   21cf4:	mov	r1, r9
   21cf8:	orr	r8, r6, sl
   21cfc:	orr	r9, r7, fp
   21d00:	ldrd	r6, [sp, #8]
   21d04:	adds	r6, r6, r2
   21d08:	adc	r7, r7, r3
   21d0c:	adds	r0, r0, r8
   21d10:	adc	r1, r1, r9
   21d14:	adds	r4, r0, r2
   21d18:	lsr	r2, r6, #14
   21d1c:	adc	r5, r1, r3
   21d20:	orr	r1, r2, r7, lsl #18
   21d24:	mov	fp, r5
   21d28:	lsr	r3, r6, #18
   21d2c:	str	r1, [sp, #1912]	; 0x778
   21d30:	lsl	r1, r7, #23
   21d34:	orr	r3, r3, r7, lsl #14
   21d38:	lsr	r2, r4, #28
   21d3c:	orr	r1, r1, r6, lsr #9
   21d40:	lsr	ip, r7, #14
   21d44:	mov	sl, r4
   21d48:	lsr	r0, r7, #18
   21d4c:	ldrd	r8, [sp, #40]	; 0x28
   21d50:	orr	ip, ip, r6, lsl #18
   21d54:	str	r3, [sp, #1920]	; 0x780
   21d58:	lsl	r3, r5, #30
   21d5c:	ldrd	r4, [sp, #16]
   21d60:	str	r1, [sp, #1932]	; 0x78c
   21d64:	orr	r1, r2, fp, lsl #4
   21d68:	str	ip, [sp, #1916]	; 0x77c
   21d6c:	str	r1, [sp, #1936]	; 0x790
   21d70:	orr	ip, r0, r6, lsl #14
   21d74:	mov	r1, fp
   21d78:	mov	r0, sl
   21d7c:	orr	r3, r3, sl, lsr #2
   21d80:	strd	r0, [sp, #8]
   21d84:	add	r1, sp, #7296	; 0x1c80
   21d88:	add	r1, r1, #24
   21d8c:	str	ip, [sp, #1924]	; 0x784
   21d90:	str	r3, [sp, #1948]	; 0x79c
   21d94:	lsl	r2, sl, #30
   21d98:	ldrd	r0, [r1]
   21d9c:	lsr	ip, fp, #28
   21da0:	lsl	r3, fp, #25
   21da4:	add	fp, pc, #372	; 0x174
   21da8:	ldrd	sl, [fp]
   21dac:	eor	r8, r8, r4
   21db0:	eor	r9, r9, r5
   21db4:	adds	r0, r0, sl
   21db8:	adc	r1, r1, fp
   21dbc:	mov	fp, r7
   21dc0:	mov	sl, r6
   21dc4:	lsl	lr, r6, #23
   21dc8:	and	r7, r7, r9
   21dcc:	and	r6, r6, r8
   21dd0:	mov	r8, r6
   21dd4:	mov	r9, r7
   21dd8:	mov	r6, sl
   21ddc:	mov	r7, fp
   21de0:	orr	lr, lr, fp, lsr #9
   21de4:	ldrd	sl, [sp, #8]
   21de8:	str	lr, [sp, #1928]	; 0x788
   21dec:	add	lr, sp, #1920	; 0x780
   21df0:	orr	ip, ip, sl, lsl #4
   21df4:	orr	r3, r3, sl, lsr #7
   21df8:	str	ip, [sp, #1940]	; 0x794
   21dfc:	str	r3, [sp, #1956]	; 0x7a4
   21e00:	orr	ip, r2, fp, lsr #2
   21e04:	ldrd	r2, [sp, #80]	; 0x50
   21e08:	str	ip, [sp, #1944]	; 0x798
   21e0c:	lsl	ip, sl, #25
   21e10:	adds	r2, r2, r0
   21e14:	adc	r3, r3, r1
   21e18:	mov	r0, r2
   21e1c:	mov	r2, r4
   21e20:	mov	r1, r3
   21e24:	eor	r2, r2, r8
   21e28:	mov	r3, r5
   21e2c:	eor	r3, r3, r9
   21e30:	mov	r8, r2
   21e34:	adds	r8, r8, r0
   21e38:	mov	r9, r3
   21e3c:	add	r3, sp, #1904	; 0x770
   21e40:	adc	r9, r9, r1
   21e44:	add	r3, r3, #8
   21e48:	add	r1, sp, #1920	; 0x780
   21e4c:	add	r1, r1, #8
   21e50:	ldrd	sl, [lr]
   21e54:	ldrd	r2, [r3]
   21e58:	ldrd	r0, [r1]
   21e5c:	ldrd	r4, [sp, #8]
   21e60:	eor	r2, r2, sl
   21e64:	eor	r3, r3, fp
   21e68:	eor	r0, r0, r2
   21e6c:	eor	r1, r1, r3
   21e70:	add	r3, sp, #1936	; 0x790
   21e74:	strd	r0, [sp, #56]	; 0x38
   21e78:	ldrd	r0, [r3]
   21e7c:	add	r3, sp, #1936	; 0x790
   21e80:	add	r3, r3, #8
   21e84:	ldrd	sl, [sp, #48]	; 0x30
   21e88:	ldrd	r2, [r3]
   21e8c:	ldr	lr, [sp, #12]
   21e90:	orr	r4, r4, sl
   21e94:	orr	r5, r5, fp
   21e98:	eor	r0, r0, r2
   21e9c:	ldrd	sl, [sp, #48]	; 0x30
   21ea0:	eor	r1, r1, r3
   21ea4:	ldrd	r2, [sp, #8]
   21ea8:	orr	ip, ip, lr, lsr #7
   21eac:	str	ip, [sp, #1952]	; 0x7a0
   21eb0:	and	r2, r2, sl
   21eb4:	and	r3, r3, fp
   21eb8:	mov	sl, r2
   21ebc:	mov	fp, r3
   21ec0:	ldrd	r2, [sp, #32]
   21ec4:	add	ip, sp, #1952	; 0x7a0
   21ec8:	and	r2, r2, r4
   21ecc:	and	r3, r3, r5
   21ed0:	mov	r4, r2
   21ed4:	mov	r5, r3
   21ed8:	ldrd	r2, [sp, #56]	; 0x38
   21edc:	orr	sl, sl, r4
   21ee0:	orr	fp, fp, r5
   21ee4:	adds	r2, r2, r8
   21ee8:	adc	r3, r3, r9
   21eec:	ldrd	r8, [ip]
   21ef0:	eor	r8, r8, r0
   21ef4:	eor	r9, r9, r1
   21ef8:	mov	r0, r8
   21efc:	mov	r1, r9
   21f00:	ldrd	r8, [sp, #24]
   21f04:	adds	r8, r8, r2
   21f08:	adc	r9, r9, r3
   21f0c:	adds	r0, r0, sl
   21f10:	b	21f38 <__assert_fail@plt+0x10c4c>
   21f14:	nop			; (mov r0, r0)
   21f18:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   21f1c:	adcsvc	r5, lr, #116, 26	; 0x1d00
   21f20:	blcc	5c79ec <optarg@@GLIBC_2.4+0x579844>
   21f24:	ldrshhi	fp, [lr], #30
   21f28:	strbcs	r1, [r7, #565]	; 0x235
   21f2c:	blls	ff7239d0 <optarg@@GLIBC_2.4+0xff6d5828>
   21f30:	svcgt	0x00692694
   21f34:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   21f38:	strd	r8, [sp, #24]
   21f3c:	ldrd	r4, [sp, #24]
   21f40:	adc	r1, r1, fp
   21f44:	adds	r8, r0, r2
   21f48:	lsr	r2, r4, #14
   21f4c:	adc	r9, r1, r3
   21f50:	orr	r1, r2, r5, lsl #18
   21f54:	str	r1, [sp, #1960]	; 0x7a8
   21f58:	mov	fp, r9
   21f5c:	lsl	r1, r5, #23
   21f60:	lsr	r2, r8, #28
   21f64:	orr	r1, r1, r4, lsr #9
   21f68:	lsr	r3, r4, #18
   21f6c:	orr	r3, r3, r5, lsl #14
   21f70:	str	r1, [sp, #1980]	; 0x7bc
   21f74:	orr	r1, r2, fp, lsl #4
   21f78:	mov	sl, r8
   21f7c:	str	r3, [sp, #1968]	; 0x7b0
   21f80:	str	r1, [sp, #1984]	; 0x7c0
   21f84:	lsl	r3, r9, #30
   21f88:	add	r1, sp, #7296	; 0x1c80
   21f8c:	ldrd	r8, [sp, #40]	; 0x28
   21f90:	lsr	ip, r5, #14
   21f94:	add	r1, r1, #32
   21f98:	lsr	r0, r5, #18
   21f9c:	orr	ip, ip, r4, lsl #18
   21fa0:	strd	r6, [sp, #56]	; 0x38
   21fa4:	eor	r8, r8, r6
   21fa8:	eor	r9, r9, r7
   21fac:	str	ip, [sp, #1964]	; 0x7ac
   21fb0:	mov	r7, r5
   21fb4:	orr	ip, r0, r4, lsl #14
   21fb8:	mov	r6, r4
   21fbc:	ldrd	r0, [r1]
   21fc0:	lsl	lr, r4, #23
   21fc4:	sub	r5, pc, #164	; 0xa4
   21fc8:	ldrd	r4, [r5]
   21fcc:	orr	r3, r3, sl, lsr #2
   21fd0:	str	r3, [sp, #1996]	; 0x7cc
   21fd4:	adds	r0, r0, r4
   21fd8:	adc	r1, r1, r5
   21fdc:	mov	r4, r6
   21fe0:	mov	r5, r7
   21fe4:	and	r4, r4, r8
   21fe8:	and	r5, r5, r9
   21fec:	mov	r8, r4
   21ff0:	mov	r9, r5
   21ff4:	ldrd	r4, [sp, #16]
   21ff8:	lsl	r3, fp, #25
   21ffc:	orr	r3, r3, sl, lsr #7
   22000:	adds	r4, r4, r0
   22004:	adc	r5, r5, r1
   22008:	mov	r0, r4
   2200c:	mov	r1, r5
   22010:	ldrd	r4, [sp, #40]	; 0x28
   22014:	orr	lr, lr, r7, lsr #9
   22018:	str	r3, [sp, #2004]	; 0x7d4
   2201c:	add	r3, sp, #1952	; 0x7a0
   22020:	str	ip, [sp, #1972]	; 0x7b4
   22024:	str	lr, [sp, #1976]	; 0x7b8
   22028:	eor	r4, r4, r8
   2202c:	eor	r5, r5, r9
   22030:	lsr	ip, fp, #28
   22034:	add	lr, sp, #1968	; 0x7b0
   22038:	add	r3, r3, #8
   2203c:	ldrd	r6, [sp, #8]
   22040:	lsl	r2, sl, #30
   22044:	orr	ip, ip, sl, lsl #4
   22048:	strd	r4, [sp, #16]
   2204c:	str	ip, [sp, #1988]	; 0x7c4
   22050:	ldrd	r4, [lr]
   22054:	orr	ip, r2, fp, lsr #2
   22058:	ldrd	r2, [r3]
   2205c:	orr	r8, r6, sl
   22060:	orr	r9, r7, fp
   22064:	eor	r2, r2, r4
   22068:	eor	r3, r3, r5
   2206c:	mov	r4, r8
   22070:	mov	r5, r9
   22074:	ldrd	r8, [sp, #16]
   22078:	str	ip, [sp, #1992]	; 0x7c8
   2207c:	lsl	ip, sl, #25
   22080:	adds	r8, r8, r0
   22084:	adc	r9, r9, r1
   22088:	add	r1, sp, #1968	; 0x7b0
   2208c:	add	r1, r1, #8
   22090:	orr	ip, ip, fp, lsr #7
   22094:	ldrd	r0, [r1]
   22098:	strd	sl, [sp, #80]	; 0x50
   2209c:	str	ip, [sp, #2000]	; 0x7d0
   220a0:	eor	r0, r0, r2
   220a4:	eor	r1, r1, r3
   220a8:	add	r3, sp, #1984	; 0x7c0
   220ac:	strd	r0, [sp, #16]
   220b0:	ldrd	r0, [r3]
   220b4:	add	r3, sp, #1984	; 0x7c0
   220b8:	add	r3, r3, #8
   220bc:	ldrd	r2, [r3]
   220c0:	eor	r0, r0, r2
   220c4:	eor	r1, r1, r3
   220c8:	mov	r3, r7
   220cc:	strd	r0, [sp, #64]	; 0x40
   220d0:	ldrd	r0, [sp, #48]	; 0x30
   220d4:	and	r3, r3, fp
   220d8:	mov	r2, r6
   220dc:	and	r0, r0, r4
   220e0:	and	r1, r1, r5
   220e4:	mov	r4, r0
   220e8:	mov	r5, r1
   220ec:	ldrd	r0, [sp, #16]
   220f0:	mov	fp, r3
   220f4:	and	r2, r2, sl
   220f8:	adds	r0, r0, r8
   220fc:	adc	r1, r1, r9
   22100:	mov	r3, r1
   22104:	add	r1, sp, #2000	; 0x7d0
   22108:	ldrd	r8, [sp, #64]	; 0x40
   2210c:	mov	sl, r2
   22110:	mov	r2, r0
   22114:	ldrd	r0, [r1]
   22118:	orr	sl, sl, r4
   2211c:	orr	fp, fp, r5
   22120:	eor	r8, r8, r0
   22124:	eor	r9, r9, r1
   22128:	mov	r0, r8
   2212c:	mov	r1, r9
   22130:	ldrd	r8, [sp, #32]
   22134:	adds	r8, r8, r2
   22138:	adc	r9, r9, r3
   2213c:	adds	r0, r0, sl
   22140:	adc	r1, r1, fp
   22144:	adds	r4, r0, r2
   22148:	adc	r5, r1, r3
   2214c:	lsr	r3, r8, #14
   22150:	orr	r3, r3, r9, lsl #18
   22154:	str	r3, [sp, #2008]	; 0x7d8
   22158:	ldrd	r6, [sp, #56]	; 0x38
   2215c:	ldrd	sl, [sp, #24]
   22160:	lsr	r2, r8, #18
   22164:	orr	r1, r2, r9, lsl #14
   22168:	str	r1, [sp, #2016]	; 0x7e0
   2216c:	eor	sl, sl, r6
   22170:	lsr	r1, r4, #28
   22174:	mov	r2, sl
   22178:	orr	r1, r1, r5, lsl #4
   2217c:	mov	sl, r4
   22180:	lsr	lr, r9, #18
   22184:	str	r1, [sp, #2032]	; 0x7f0
   22188:	lsr	r1, r5, #28
   2218c:	lsl	r0, r9, #23
   22190:	orr	lr, lr, r8, lsl #14
   22194:	orr	r1, r1, sl, lsl #4
   22198:	lsr	r3, r9, #14
   2219c:	orr	r3, r3, r8, lsl #18
   221a0:	eor	fp, fp, r7
   221a4:	str	lr, [sp, #2020]	; 0x7e4
   221a8:	lsl	ip, r5, #30
   221ac:	orr	lr, r0, r8, lsr #9
   221b0:	str	r1, [sp, #2036]	; 0x7f4
   221b4:	add	r1, sp, #7296	; 0x1c80
   221b8:	str	r3, [sp, #2012]	; 0x7dc
   221bc:	str	lr, [sp, #2028]	; 0x7ec
   221c0:	mov	r3, fp
   221c4:	orr	ip, ip, r4, lsr #2
   221c8:	mov	fp, r5
   221cc:	lsl	lr, r4, #30
   221d0:	mov	r5, r9
   221d4:	mov	r4, r8
   221d8:	add	r1, r1, #40	; 0x28
   221dc:	lsl	r0, r8, #23
   221e0:	and	r4, r4, r2
   221e4:	and	r5, r5, r3
   221e8:	mov	r2, r4
   221ec:	mov	r3, r5
   221f0:	strd	r8, [sp, #88]	; 0x58
   221f4:	sub	r5, pc, #716	; 0x2cc
   221f8:	ldrd	r4, [r5]
   221fc:	orr	r9, r0, r9, lsr #9
   22200:	ldrd	r0, [r1]
   22204:	orr	lr, lr, fp, lsr #2
   22208:	str	lr, [sp, #2040]	; 0x7f8
   2220c:	adds	r0, r0, r4
   22210:	adc	r1, r1, r5
   22214:	ldrd	r4, [sp, #40]	; 0x28
   22218:	add	lr, sp, #2000	; 0x7d0
   2221c:	add	lr, lr, #8
   22220:	adds	r4, r4, r0
   22224:	adc	r5, r5, r1
   22228:	mov	r0, r4
   2222c:	mov	r1, r5
   22230:	ldrd	r4, [lr]
   22234:	add	lr, sp, #2016	; 0x7e0
   22238:	strd	r6, [sp, #32]
   2223c:	eor	r6, r6, r2
   22240:	eor	r7, r7, r3
   22244:	mov	r2, r6
   22248:	mov	r3, r7
   2224c:	ldrd	r6, [lr]
   22250:	str	r9, [sp, #2024]	; 0x7e8
   22254:	str	ip, [sp, #2044]	; 0x7fc
   22258:	eor	r4, r4, r6
   2225c:	add	r6, sp, #7296	; 0x1c80
   22260:	add	r6, r6, #32
   22264:	mov	r9, fp
   22268:	lsl	ip, fp, #25
   2226c:	ldr	fp, [r6]
   22270:	mov	r8, sl
   22274:	orr	ip, ip, sl, lsr #7
   22278:	strd	r8, [sp, #16]
   2227c:	str	ip, [sp, #2052]	; 0x804
   22280:	adds	r8, r2, r0
   22284:	lsl	ip, sl, #25
   22288:	lsr	fp, fp, #6
   2228c:	orr	ip, ip, r9, lsr #7
   22290:	str	fp, [sp, #224]	; 0xe0
   22294:	adc	r9, r3, r1
   22298:	ldrd	sl, [sp, #80]	; 0x50
   2229c:	ldrd	r0, [sp, #16]
   222a0:	eor	r5, r5, r7
   222a4:	add	lr, sp, #7296	; 0x1c80
   222a8:	orr	r3, fp, r1
   222ac:	add	r1, sp, #2016	; 0x7e0
   222b0:	add	r1, r1, #8
   222b4:	orr	r2, sl, r0
   222b8:	ldrd	r0, [r1]
   222bc:	add	lr, lr, #32
   222c0:	str	ip, [sp, #2048]	; 0x800
   222c4:	eor	r0, r0, r4
   222c8:	eor	r1, r1, r5
   222cc:	ldrd	r4, [sp, #8]
   222d0:	ldr	lr, [lr]
   222d4:	add	ip, sp, #7168	; 0x1c00
   222d8:	and	r4, r4, r2
   222dc:	add	r2, sp, #7296	; 0x1c80
   222e0:	and	r5, r5, r3
   222e4:	add	r2, r2, #36	; 0x24
   222e8:	strd	r4, [sp, #40]	; 0x28
   222ec:	lsr	lr, lr, #19
   222f0:	ldr	r5, [r2]
   222f4:	mov	r7, lr
   222f8:	add	lr, sp, #7168	; 0x1c00
   222fc:	add	lr, lr, #56	; 0x38
   22300:	add	ip, ip, #56	; 0x38
   22304:	orr	r3, r7, r5, lsl #13
   22308:	ldr	lr, [lr]
   2230c:	ldr	ip, [ip]
   22310:	str	r3, [sp, #2056]	; 0x808
   22314:	ldr	r3, [r6]
   22318:	lsl	r4, r5, #3
   2231c:	lsr	lr, lr, #1
   22320:	orr	r3, r4, r3, lsr #29
   22324:	str	r3, [sp, #2068]	; 0x814
   22328:	add	r3, sp, #7168	; 0x1c00
   2232c:	add	r3, r3, #56	; 0x38
   22330:	lsr	ip, ip, #8
   22334:	ldr	r3, [r3]
   22338:	adds	r8, r8, r0
   2233c:	adc	r9, r9, r1
   22340:	lsr	r3, r3, #7
   22344:	str	r3, [sp, #232]	; 0xe8
   22348:	add	r3, sp, #7168	; 0x1c00
   2234c:	add	r3, r3, #60	; 0x3c
   22350:	add	r1, sp, #2032	; 0x7f0
   22354:	ldr	r3, [r3]
   22358:	add	r1, r1, #8
   2235c:	ldrd	r6, [r1]
   22360:	orr	r3, lr, r3, lsl #31
   22364:	str	r3, [sp, #2072]	; 0x818
   22368:	add	r3, sp, #7168	; 0x1c00
   2236c:	add	r3, r3, #60	; 0x3c
   22370:	lsr	r4, r5, #19
   22374:	ldr	r3, [r3]
   22378:	lsr	lr, r3, #1
   2237c:	add	r3, sp, #7168	; 0x1c00
   22380:	add	r3, r3, #60	; 0x3c
   22384:	ldr	r3, [r3]
   22388:	orr	r3, ip, r3, lsl #24
   2238c:	str	r3, [sp, #2080]	; 0x820
   22390:	add	r3, sp, #7168	; 0x1c00
   22394:	add	r3, r3, #60	; 0x3c
   22398:	ldr	r3, [r3]
   2239c:	lsr	ip, r3, #8
   223a0:	ldr	r3, [sp, #224]	; 0xe0
   223a4:	orr	r3, r3, r5, lsl #26
   223a8:	str	r3, [sp, #224]	; 0xe0
   223ac:	add	r3, sp, #2032	; 0x7f0
   223b0:	mov	r5, fp
   223b4:	ldrd	r2, [r3]
   223b8:	eor	r3, r3, r7
   223bc:	mov	r1, r3
   223c0:	add	r3, sp, #2048	; 0x800
   223c4:	eor	r2, r2, r6
   223c8:	mov	r0, r2
   223cc:	ldrd	r2, [r3]
   223d0:	eor	r3, r3, r1
   223d4:	mov	r1, r3
   223d8:	add	r3, sp, #7296	; 0x1c80
   223dc:	add	r3, r3, #32
   223e0:	eor	r2, r2, r0
   223e4:	ldr	r3, [r3]
   223e8:	mov	r0, r2
   223ec:	orr	r3, r4, r3, lsl #13
   223f0:	str	r3, [sp, #2060]	; 0x80c
   223f4:	ldrd	r2, [sp, #16]
   223f8:	mov	r4, sl
   223fc:	and	r4, r4, r2
   22400:	and	r5, r5, r3
   22404:	ldrd	r2, [sp, #40]	; 0x28
   22408:	orr	r2, r2, r4
   2240c:	add	r4, sp, #7296	; 0x1c80
   22410:	add	r4, r4, #32
   22414:	orr	r3, r3, r5
   22418:	ldr	r5, [r4]
   2241c:	lsl	r4, r5, #3
   22420:	add	r5, sp, #7296	; 0x1c80
   22424:	add	r5, r5, #36	; 0x24
   22428:	ldr	r5, [r5]
   2242c:	orr	r5, r4, r5, lsr #29
   22430:	add	r4, sp, #7168	; 0x1c00
   22434:	add	r4, r4, #60	; 0x3c
   22438:	ldr	r7, [r4]
   2243c:	str	r5, [sp, #2064]	; 0x810
   22440:	add	r4, sp, #7168	; 0x1c00
   22444:	ldr	r5, [sp, #232]	; 0xe8
   22448:	add	r4, r4, #56	; 0x38
   2244c:	orr	r5, r5, r7, lsl #25
   22450:	str	r5, [sp, #232]	; 0xe8
   22454:	ldr	r5, [r4]
   22458:	orr	ip, ip, r5, lsl #24
   2245c:	str	ip, [sp, #2084]	; 0x824
   22460:	add	ip, sp, #7296	; 0x1c80
   22464:	orr	lr, lr, r5, lsl #31
   22468:	add	ip, ip, #36	; 0x24
   2246c:	ldrd	r4, [sp, #48]	; 0x30
   22470:	ldr	ip, [ip]
   22474:	str	lr, [sp, #2076]	; 0x81c
   22478:	adds	r4, r4, r8
   2247c:	adc	r5, r5, r9
   22480:	adds	r2, r2, r0
   22484:	adc	r3, r3, r1
   22488:	lsr	ip, ip, #6
   2248c:	add	r1, sp, #2048	; 0x800
   22490:	str	ip, [sp, #228]	; 0xe4
   22494:	add	r1, r1, #8
   22498:	add	ip, sp, #2064	; 0x810
   2249c:	strd	r4, [sp, #64]	; 0x40
   224a0:	ldrd	r0, [r1]
   224a4:	ldrd	r4, [ip]
   224a8:	lsr	ip, r7, #7
   224ac:	str	ip, [sp, #236]	; 0xec
   224b0:	add	ip, sp, #7168	; 0x1c00
   224b4:	add	ip, ip, #48	; 0x30
   224b8:	eor	r0, r0, r4
   224bc:	eor	r1, r1, r5
   224c0:	ldrd	r4, [ip]
   224c4:	add	ip, sp, #7232	; 0x1c40
   224c8:	add	ip, ip, #56	; 0x38
   224cc:	ldrd	r6, [ip]
   224d0:	add	ip, sp, #2080	; 0x820
   224d4:	adds	r4, r4, r6
   224d8:	adc	r5, r5, r7
   224dc:	mov	r6, r4
   224e0:	adds	r4, r2, r8
   224e4:	mov	r7, r5
   224e8:	adc	r5, r3, r9
   224ec:	ldrd	r2, [sp, #224]	; 0xe0
   224f0:	ldrd	r8, [ip]
   224f4:	mov	sl, r4
   224f8:	eor	r3, r3, r1
   224fc:	mov	r1, r3
   22500:	add	r3, sp, #2064	; 0x810
   22504:	add	r3, r3, #8
   22508:	eor	r2, r2, r0
   2250c:	mov	r0, r2
   22510:	ldrd	r2, [r3]
   22514:	adds	r6, r6, r0
   22518:	adc	r7, r7, r1
   2251c:	eor	r2, r2, r8
   22520:	eor	r3, r3, r9
   22524:	ldrd	r8, [sp, #64]	; 0x40
   22528:	mov	r0, r6
   2252c:	mov	r1, r7
   22530:	ldrd	r6, [sp, #232]	; 0xe8
   22534:	mov	fp, r5
   22538:	mov	r4, r2
   2253c:	mov	r5, r3
   22540:	lsr	ip, r8, #14
   22544:	lsr	lr, r8, #18
   22548:	orr	ip, ip, r9, lsl #18
   2254c:	eor	r6, r6, r4
   22550:	eor	r7, r7, r5
   22554:	adds	r6, r0, r6
   22558:	str	ip, [sp, #2088]	; 0x828
   2255c:	mov	r5, r7
   22560:	orr	ip, lr, r9, lsl #14
   22564:	adc	r7, r1, r5
   22568:	str	ip, [sp, #2096]	; 0x830
   2256c:	lsr	r0, r9, #18
   22570:	lsr	ip, r9, #14
   22574:	lsl	r1, r9, #23
   22578:	mov	r4, sl
   2257c:	orr	ip, ip, r8, lsl #18
   22580:	orr	r1, r1, r8, lsr #9
   22584:	lsr	lr, sl, #28
   22588:	orr	sl, r0, r8, lsl #14
   2258c:	mov	r5, fp
   22590:	str	ip, [sp, #2092]	; 0x82c
   22594:	str	sl, [sp, #2100]	; 0x834
   22598:	lsl	ip, fp, #30
   2259c:	str	r1, [sp, #2108]	; 0x83c
   225a0:	ldrd	sl, [sp, #24]
   225a4:	ldrd	r0, [sp, #88]	; 0x58
   225a8:	add	r3, pc, #912	; 0x390
   225ac:	ldrd	r2, [r3]
   225b0:	orr	lr, lr, r5, lsl #4
   225b4:	eor	sl, sl, r0
   225b8:	eor	fp, fp, r1
   225bc:	mov	r0, sl
   225c0:	mov	r1, fp
   225c4:	mov	sl, r4
   225c8:	mov	fp, r5
   225cc:	orr	ip, ip, r4, lsr #2
   225d0:	mov	r5, r9
   225d4:	mov	r4, r8
   225d8:	and	r4, r4, r0
   225dc:	and	r5, r5, r1
   225e0:	mov	r0, r4
   225e4:	mov	r1, r5
   225e8:	ldrd	r4, [sp, #32]
   225ec:	strd	r6, [sp, #160]	; 0xa0
   225f0:	adds	r6, r6, r2
   225f4:	adc	r7, r7, r3
   225f8:	str	ip, [sp, #2124]	; 0x84c
   225fc:	lsl	ip, r8, #23
   22600:	adds	r4, r4, r6
   22604:	mov	r3, r7
   22608:	orr	ip, ip, r9, lsr #9
   2260c:	str	lr, [sp, #2112]	; 0x840
   22610:	lsr	lr, fp, #28
   22614:	orr	lr, lr, sl, lsl #4
   22618:	adc	r5, r5, r3
   2261c:	str	ip, [sp, #2104]	; 0x838
   22620:	lsl	ip, sl, #30
   22624:	orr	ip, ip, fp, lsr #2
   22628:	mov	r2, r4
   2262c:	mov	r3, r5
   22630:	str	lr, [sp, #2116]	; 0x844
   22634:	ldrd	r4, [sp, #24]
   22638:	lsl	lr, fp, #25
   2263c:	str	ip, [sp, #2120]	; 0x848
   22640:	orr	ip, lr, sl, lsr #7
   22644:	add	lr, sp, #2080	; 0x820
   22648:	add	lr, lr, #8
   2264c:	eor	r4, r4, r0
   22650:	eor	r5, r5, r1
   22654:	mov	r0, r4
   22658:	mov	r1, r5
   2265c:	ldrd	r4, [lr]
   22660:	add	lr, sp, #2096	; 0x830
   22664:	mov	r9, fp
   22668:	ldrd	r6, [lr]
   2266c:	add	lr, sp, #7296	; 0x1c80
   22670:	add	lr, lr, #40	; 0x28
   22674:	eor	r4, r4, r6
   22678:	add	r6, sp, #7296	; 0x1c80
   2267c:	add	r6, r6, #40	; 0x28
   22680:	ldr	fp, [r6]
   22684:	ldr	lr, [lr]
   22688:	adds	r8, r0, r2
   2268c:	str	ip, [sp, #2132]	; 0x854
   22690:	lsr	fp, fp, #6
   22694:	lsl	ip, sl, #25
   22698:	orr	ip, ip, r9, lsr #7
   2269c:	lsr	lr, lr, #19
   226a0:	str	fp, [sp, #240]	; 0xf0
   226a4:	mov	fp, r9
   226a8:	adc	r9, r1, r3
   226ac:	add	r1, sp, #2096	; 0x830
   226b0:	eor	r5, r5, r7
   226b4:	add	r1, r1, #8
   226b8:	mov	r7, lr
   226bc:	add	lr, sp, #7232	; 0x1c40
   226c0:	ldr	lr, [lr]
   226c4:	str	ip, [sp, #2128]	; 0x850
   226c8:	ldrd	r0, [r1]
   226cc:	lsr	lr, lr, #1
   226d0:	add	ip, sp, #7232	; 0x1c40
   226d4:	eor	r0, r0, r4
   226d8:	add	r4, sp, #7296	; 0x1c80
   226dc:	add	r4, r4, #44	; 0x2c
   226e0:	eor	r1, r1, r5
   226e4:	mov	r5, r7
   226e8:	ldr	r7, [r4]
   226ec:	ldr	ip, [ip]
   226f0:	adds	r8, r8, r0
   226f4:	orr	r5, r5, r7, lsl #13
   226f8:	str	r5, [sp, #2136]	; 0x858
   226fc:	ldr	r5, [r6]
   22700:	lsl	r4, r7, #3
   22704:	lsr	ip, ip, #8
   22708:	orr	r5, r4, r5, lsr #29
   2270c:	str	r5, [sp, #2148]	; 0x864
   22710:	add	r5, sp, #7232	; 0x1c40
   22714:	adc	r9, r9, r1
   22718:	ldr	r5, [r5]
   2271c:	add	r1, sp, #2112	; 0x840
   22720:	lsr	r4, r7, #19
   22724:	lsr	r5, r5, #7
   22728:	str	r5, [sp, #248]	; 0xf8
   2272c:	add	r5, sp, #7232	; 0x1c40
   22730:	add	r5, r5, #4
   22734:	ldrd	r0, [r1]
   22738:	ldr	r5, [r5]
   2273c:	ldrd	r2, [sp, #16]
   22740:	strd	sl, [sp, #72]	; 0x48
   22744:	orr	lr, lr, r5, lsl #31
   22748:	str	lr, [sp, #2152]	; 0x868
   2274c:	lsr	lr, r5, #1
   22750:	add	r5, sp, #7232	; 0x1c40
   22754:	add	r5, r5, #4
   22758:	orr	r2, r2, sl
   2275c:	ldr	r5, [r5]
   22760:	orr	r3, r3, fp
   22764:	ldrd	sl, [sp, #80]	; 0x50
   22768:	orr	ip, ip, r5, lsl #24
   2276c:	str	ip, [sp, #2160]	; 0x870
   22770:	lsr	ip, r5, #8
   22774:	ldr	r5, [sp, #240]	; 0xf0
   22778:	and	sl, sl, r2
   2277c:	orr	r5, r5, r7, lsl #26
   22780:	str	r5, [sp, #240]	; 0xf0
   22784:	add	r5, sp, #2112	; 0x840
   22788:	add	r5, r5, #8
   2278c:	ldrd	r6, [r5]
   22790:	add	r5, sp, #2128	; 0x850
   22794:	and	fp, fp, r3
   22798:	eor	r0, r0, r6
   2279c:	eor	r1, r1, r7
   227a0:	ldrd	r6, [r5]
   227a4:	add	r5, sp, #7296	; 0x1c80
   227a8:	add	r5, r5, #40	; 0x28
   227ac:	mov	r2, sl
   227b0:	ldr	r5, [r5]
   227b4:	mov	r3, fp
   227b8:	ldrd	sl, [sp, #72]	; 0x48
   227bc:	orr	r5, r4, r5, lsl #13
   227c0:	str	r5, [sp, #2140]	; 0x85c
   227c4:	ldrd	r4, [sp, #16]
   227c8:	eor	r7, r7, r1
   227cc:	mov	r1, r7
   227d0:	and	r4, r4, sl
   227d4:	orr	r2, r2, r4
   227d8:	add	r4, sp, #7296	; 0x1c80
   227dc:	add	r4, r4, #40	; 0x28
   227e0:	and	r5, r5, fp
   227e4:	orr	r3, r3, r5
   227e8:	ldr	r5, [r4]
   227ec:	eor	r6, r6, r0
   227f0:	mov	r0, r6
   227f4:	lsl	r4, r5, #3
   227f8:	add	r5, sp, #7296	; 0x1c80
   227fc:	add	r5, r5, #44	; 0x2c
   22800:	ldr	r5, [r5]
   22804:	orr	r5, r4, r5, lsr #29
   22808:	add	r4, sp, #7232	; 0x1c40
   2280c:	add	r4, r4, #4
   22810:	ldr	r7, [r4]
   22814:	str	r5, [sp, #2144]	; 0x860
   22818:	ldr	r5, [sp, #248]	; 0xf8
   2281c:	add	r4, sp, #7232	; 0x1c40
   22820:	orr	r5, r5, r7, lsl #25
   22824:	str	r5, [sp, #248]	; 0xf8
   22828:	ldr	r5, [r4]
   2282c:	orr	lr, lr, r5, lsl #31
   22830:	orr	ip, ip, r5, lsl #24
   22834:	str	lr, [sp, #2156]	; 0x86c
   22838:	str	ip, [sp, #2164]	; 0x874
   2283c:	add	ip, sp, #7296	; 0x1c80
   22840:	add	ip, ip, #44	; 0x2c
   22844:	ldrd	r6, [sp, #8]
   22848:	ldr	ip, [ip]
   2284c:	adds	r6, r6, r8
   22850:	lsr	ip, ip, #6
   22854:	str	ip, [sp, #244]	; 0xf4
   22858:	add	ip, sp, #2144	; 0x860
   2285c:	adc	r7, r7, r9
   22860:	ldrd	r4, [ip]
   22864:	add	ip, sp, #7232	; 0x1c40
   22868:	add	ip, ip, #4
   2286c:	adds	r2, r2, r0
   22870:	ldr	ip, [ip]
   22874:	adc	r3, r3, r1
   22878:	add	r1, sp, #2128	; 0x850
   2287c:	lsr	ip, ip, #7
   22880:	str	ip, [sp, #252]	; 0xfc
   22884:	add	r1, r1, #8
   22888:	add	ip, sp, #7168	; 0x1c00
   2288c:	add	ip, ip, #56	; 0x38
   22890:	ldrd	r0, [r1]
   22894:	mov	sl, r6
   22898:	mov	fp, r7
   2289c:	ldrd	r6, [ip]
   228a0:	add	ip, sp, #7296	; 0x1c80
   228a4:	eor	r0, r0, r4
   228a8:	eor	r1, r1, r5
   228ac:	ldrd	r4, [ip]
   228b0:	add	ip, sp, #2160	; 0x870
   228b4:	lsr	lr, sl, #18
   228b8:	adds	r6, r6, r4
   228bc:	adc	r7, r7, r5
   228c0:	adds	r8, r8, r2
   228c4:	adc	r9, r9, r3
   228c8:	ldrd	r2, [sp, #240]	; 0xf0
   228cc:	ldrd	r4, [ip]
   228d0:	lsr	ip, sl, #14
   228d4:	eor	r3, r3, r1
   228d8:	mov	r1, r3
   228dc:	add	r3, sp, #2144	; 0x860
   228e0:	add	r3, r3, #8
   228e4:	eor	r2, r2, r0
   228e8:	mov	r0, r2
   228ec:	ldrd	r2, [r3]
   228f0:	adds	r0, r0, r6
   228f4:	adc	r1, r1, r7
   228f8:	mov	r6, sl
   228fc:	mov	r7, fp
   22900:	ldrd	sl, [sp, #248]	; 0xf8
   22904:	eor	r2, r2, r4
   22908:	eor	r3, r3, r5
   2290c:	mov	r4, r2
   22910:	mov	r5, r3
   22914:	eor	sl, sl, r4
   22918:	eor	fp, fp, r5
   2291c:	mov	r4, sl
   22920:	mov	r5, fp
   22924:	mov	sl, r6
   22928:	mov	fp, r7
   2292c:	orr	ip, ip, r7, lsl #18
   22930:	strd	sl, [sp, #48]	; 0x30
   22934:	adds	sl, r0, r4
   22938:	adc	fp, r1, r5
   2293c:	b	22950 <__assert_fail@plt+0x11664>
   22940:			; <UNDEFINED> instruction: 0x9ef14ad2
   22944:	ldr	r6, [fp], #2497	; 0x9c1
   22948:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   2294c:	svc	0x00be4786
   22950:	ldrd	r0, [sp, #48]	; 0x30
   22954:	lsr	r6, r7, #14
   22958:	str	ip, [sp, #2168]	; 0x878
   2295c:	orr	ip, lr, r7, lsl #14
   22960:	lsr	lr, r7, #18
   22964:	orr	r7, r6, r0, lsl #18
   22968:	str	r7, [sp, #2172]	; 0x87c
   2296c:	ldrd	r6, [sp, #88]	; 0x58
   22970:	strd	sl, [sp, #56]	; 0x38
   22974:	ldrd	sl, [sp, #64]	; 0x40
   22978:	lsl	r5, r1, #23
   2297c:	orr	r1, lr, r0, lsl #14
   22980:	str	r1, [sp, #2180]	; 0x884
   22984:	mov	r0, r6
   22988:	mov	r1, r7
   2298c:	eor	r0, r0, sl
   22990:	eor	r1, r1, fp
   22994:	ldrd	sl, [sp, #48]	; 0x30
   22998:	lsr	r4, r8, #28
   2299c:	sub	r3, pc, #92	; 0x5c
   229a0:	ldrd	r2, [r3]
   229a4:	orr	lr, r5, sl, lsr #9
   229a8:	orr	r5, r4, r9, lsl #4
   229ac:	str	r5, [sp, #2192]	; 0x890
   229b0:	ldrd	r4, [sp, #56]	; 0x38
   229b4:	str	lr, [sp, #2188]	; 0x88c
   229b8:	lsl	lr, sl, #23
   229bc:	adds	r4, r4, r2
   229c0:	adc	r5, r5, r3
   229c4:	mov	r2, r4
   229c8:	mov	r3, r5
   229cc:	orr	lr, lr, fp, lsr #9
   229d0:	mov	r4, sl
   229d4:	mov	r5, fp
   229d8:	ldrd	sl, [sp, #24]
   229dc:	str	ip, [sp, #2176]	; 0x880
   229e0:	lsl	ip, r9, #30
   229e4:	adds	sl, sl, r2
   229e8:	orr	ip, ip, r8, lsr #2
   229ec:	and	r5, r5, r1
   229f0:	adc	fp, fp, r3
   229f4:	mov	r1, r5
   229f8:	str	ip, [sp, #2204]	; 0x89c
   229fc:	and	r4, r4, r0
   22a00:	lsr	ip, r9, #28
   22a04:	mov	r3, r7
   22a08:	mov	r0, r4
   22a0c:	orr	ip, ip, r8, lsl #4
   22a10:	lsl	r4, r8, #30
   22a14:	eor	r3, r3, r1
   22a18:	add	r1, sp, #2160	; 0x870
   22a1c:	str	lr, [sp, #2184]	; 0x888
   22a20:	str	ip, [sp, #2196]	; 0x894
   22a24:	lsl	lr, r9, #25
   22a28:	orr	ip, r4, r9, lsr #2
   22a2c:	add	r1, r1, #8
   22a30:	str	ip, [sp, #2200]	; 0x898
   22a34:	orr	ip, lr, r8, lsr #7
   22a38:	str	ip, [sp, #2212]	; 0x8a4
   22a3c:	mov	r2, r6
   22a40:	ldrd	r6, [r1]
   22a44:	add	r1, sp, #2176	; 0x880
   22a48:	eor	r2, r2, r0
   22a4c:	ldrd	r0, [r1]
   22a50:	lsl	ip, r8, #25
   22a54:	add	lr, sp, #2192	; 0x890
   22a58:	eor	r7, r7, r1
   22a5c:	add	r1, sp, #7232	; 0x1c40
   22a60:	add	r1, r1, #8
   22a64:	eor	r6, r6, r0
   22a68:	ldr	r1, [r1]
   22a6c:	add	lr, lr, #8
   22a70:	adds	r2, r2, sl
   22a74:	lsr	r1, r1, #7
   22a78:	str	r1, [sp, #256]	; 0x100
   22a7c:	orr	r1, ip, r9, lsr #7
   22a80:	str	r1, [sp, #2208]	; 0x8a0
   22a84:	add	r1, sp, #7232	; 0x1c40
   22a88:	add	r1, r1, #8
   22a8c:	adc	r3, r3, fp
   22a90:	ldr	r1, [r1]
   22a94:	ldrd	sl, [lr]
   22a98:	add	lr, sp, #7232	; 0x1c40
   22a9c:	lsr	ip, r1, #1
   22aa0:	add	r1, sp, #2176	; 0x880
   22aa4:	add	r1, r1, #8
   22aa8:	add	lr, lr, #12
   22aac:	ldrd	r0, [r1]
   22ab0:	ldr	lr, [lr]
   22ab4:	ldrd	r4, [sp, #72]	; 0x48
   22ab8:	eor	r1, r1, r7
   22abc:	mov	r7, r1
   22ac0:	add	r1, sp, #2192	; 0x890
   22ac4:	eor	r0, r0, r6
   22ac8:	mov	r6, r0
   22acc:	ldrd	r0, [r1]
   22ad0:	orr	ip, ip, lr, lsl #31
   22ad4:	str	ip, [sp, #2216]	; 0x8a8
   22ad8:	eor	r0, r0, sl
   22adc:	eor	r1, r1, fp
   22ae0:	add	ip, sp, #7232	; 0x1c40
   22ae4:	ldrd	sl, [sp, #16]
   22ae8:	add	ip, ip, #8
   22aec:	add	lr, sp, #7232	; 0x1c40
   22af0:	orr	r4, r4, r8
   22af4:	add	lr, lr, #12
   22af8:	and	sl, sl, r4
   22afc:	ldr	ip, [ip]
   22b00:	ldr	lr, [lr]
   22b04:	mov	r4, sl
   22b08:	add	sl, sp, #7232	; 0x1c40
   22b0c:	orr	r5, r5, r9
   22b10:	add	sl, sl, #12
   22b14:	and	fp, fp, r5
   22b18:	lsr	ip, ip, #8
   22b1c:	mov	r5, fp
   22b20:	orr	ip, ip, lr, lsl #24
   22b24:	ldr	fp, [sl]
   22b28:	str	ip, [sp, #2224]	; 0x8b0
   22b2c:	lsr	ip, lr, #1
   22b30:	ldr	lr, [sp, #256]	; 0x100
   22b34:	adds	r2, r2, r6
   22b38:	orr	lr, lr, fp, lsl #25
   22b3c:	ldrd	sl, [sp, #160]	; 0xa0
   22b40:	adc	r3, r3, r7
   22b44:	ldrd	r6, [sp, #72]	; 0x48
   22b48:	str	lr, [sp, #256]	; 0x100
   22b4c:	lsr	lr, sl, #6
   22b50:	and	r6, r6, r8
   22b54:	and	r7, r7, r9
   22b58:	str	lr, [sp, #264]	; 0x108
   22b5c:	add	lr, sp, #2208	; 0x8a0
   22b60:	strd	r6, [sp, #8]
   22b64:	ldrd	r6, [lr]
   22b68:	add	lr, sp, #7232	; 0x1c40
   22b6c:	add	lr, lr, #12
   22b70:	eor	r6, r6, r0
   22b74:	eor	r7, r7, r1
   22b78:	mov	r0, r6
   22b7c:	mov	r1, r7
   22b80:	ldrd	r6, [sp, #8]
   22b84:	ldr	lr, [lr]
   22b88:	orr	r6, r6, r4
   22b8c:	add	r4, sp, #7232	; 0x1c40
   22b90:	add	r4, r4, #8
   22b94:	orr	r7, r7, r5
   22b98:	ldr	r5, [r4]
   22b9c:	mov	r4, sl
   22ba0:	lsr	lr, lr, #8
   22ba4:	orr	ip, ip, r5, lsl #31
   22ba8:	str	ip, [sp, #2220]	; 0x8ac
   22bac:	lsr	ip, sl, #19
   22bb0:	add	sl, sp, #7232	; 0x1c40
   22bb4:	add	sl, sl, #8
   22bb8:	mov	r5, fp
   22bbc:	ldr	fp, [sl]
   22bc0:	add	sl, sp, #7232	; 0x1c40
   22bc4:	orr	ip, ip, r5, lsl #13
   22bc8:	orr	lr, lr, fp, lsl #24
   22bcc:	str	lr, [sp, #2228]	; 0x8b4
   22bd0:	add	sl, sl, #12
   22bd4:	lsl	lr, r5, #3
   22bd8:	str	ip, [sp, #2232]	; 0x8b8
   22bdc:	orr	ip, lr, r4, lsr #29
   22be0:	str	ip, [sp, #2244]	; 0x8c4
   22be4:	ldr	fp, [sl]
   22be8:	lsl	ip, r4, #3
   22bec:	lsr	lr, r5, #19
   22bf0:	lsr	fp, fp, #7
   22bf4:	str	fp, [sp, #260]	; 0x104
   22bf8:	ldr	fp, [sp, #264]	; 0x108
   22bfc:	orr	lr, lr, r4, lsl #13
   22c00:	orr	fp, fp, r5, lsl #26
   22c04:	str	fp, [sp, #264]	; 0x108
   22c08:	ldrd	sl, [sp, #80]	; 0x50
   22c0c:	str	lr, [sp, #2236]	; 0x8bc
   22c10:	adds	sl, sl, r2
   22c14:	adc	fp, fp, r3
   22c18:	adds	r6, r6, r0
   22c1c:	adc	r7, r7, r1
   22c20:	add	r1, sp, #2208	; 0x8a0
   22c24:	strd	sl, [sp, #24]
   22c28:	add	r1, r1, #8
   22c2c:	add	sl, sp, #2224	; 0x8b0
   22c30:	ldrd	r0, [r1]
   22c34:	ldrd	sl, [sl]
   22c38:	eor	r1, r1, fp
   22c3c:	mov	fp, r5
   22c40:	eor	r0, r0, sl
   22c44:	orr	ip, ip, fp, lsr #29
   22c48:	str	ip, [sp, #2240]	; 0x8c0
   22c4c:	lsr	ip, fp, #6
   22c50:	str	ip, [sp, #268]	; 0x10c
   22c54:	add	ip, sp, #7232	; 0x1c40
   22c58:	ldrd	r4, [ip]
   22c5c:	add	ip, sp, #7296	; 0x1c80
   22c60:	add	ip, ip, #8
   22c64:	ldrd	sl, [ip]
   22c68:	adds	r4, r4, sl
   22c6c:	adc	r5, r5, fp
   22c70:	adds	sl, r6, r2
   22c74:	adc	fp, r7, r3
   22c78:	add	r3, sp, #256	; 0x100
   22c7c:	ldrd	r2, [r3]
   22c80:	eor	r3, r3, r1
   22c84:	mov	r1, r3
   22c88:	add	r3, sp, #2224	; 0x8b0
   22c8c:	add	r3, r3, #8
   22c90:	ldrd	r6, [r3]
   22c94:	add	r3, sp, #2240	; 0x8c0
   22c98:	eor	r2, r2, r0
   22c9c:	mov	r0, r2
   22ca0:	ldrd	r2, [r3]
   22ca4:	adds	r0, r0, r4
   22ca8:	adc	r1, r1, r5
   22cac:	eor	r7, r7, r3
   22cb0:	ldr	r3, [sp, #24]
   22cb4:	eor	r6, r6, r2
   22cb8:	ldrd	r4, [sp, #24]
   22cbc:	lsr	ip, r3, #14
   22cc0:	add	r3, sp, #264	; 0x108
   22cc4:	lsr	lr, r4, #18
   22cc8:	ldrd	r2, [r3]
   22ccc:	lsr	r4, r5, #14
   22cd0:	eor	r3, r3, r7
   22cd4:	mov	r7, r3
   22cd8:	orr	r3, ip, r5, lsl #18
   22cdc:	str	r3, [sp, #2248]	; 0x8c8
   22ce0:	ldr	r3, [sp, #28]
   22ce4:	eor	r2, r2, r6
   22ce8:	adds	r2, r0, r2
   22cec:	orr	r3, lr, r3, lsl #14
   22cf0:	str	r3, [sp, #2256]	; 0x8d0
   22cf4:	ldr	r3, [sp, #28]
   22cf8:	lsr	ip, sl, #28
   22cfc:	lsr	lr, r3, #18
   22d00:	adc	r3, r1, r7
   22d04:	ldrd	r6, [sp, #24]
   22d08:	strd	r2, [sp, #32]
   22d0c:	lsl	r1, fp, #30
   22d10:	orr	r3, r4, r6, lsl #18
   22d14:	str	r3, [sp, #2252]	; 0x8cc
   22d18:	orr	r3, lr, r6, lsl #14
   22d1c:	ldrd	r4, [sp, #64]	; 0x40
   22d20:	str	r3, [sp, #2260]	; 0x8d4
   22d24:	ldrd	r2, [sp, #48]	; 0x30
   22d28:	lsl	r0, r7, #23
   22d2c:	eor	r3, r3, r5
   22d30:	mov	r5, r3
   22d34:	orr	r3, r0, r6, lsr #9
   22d38:	str	r3, [sp, #2268]	; 0x8dc
   22d3c:	lsl	r3, r6, #23
   22d40:	str	r3, [sp, #8]
   22d44:	orr	r3, ip, fp, lsl #4
   22d48:	str	r3, [sp, #2272]	; 0x8e0
   22d4c:	orr	r3, r1, sl, lsr #2
   22d50:	str	r3, [sp, #2284]	; 0x8ec
   22d54:	eor	r2, r2, r4
   22d58:	lsr	r3, fp, #28
   22d5c:	mov	r4, r2
   22d60:	str	r3, [sp, #40]	; 0x28
   22d64:	add	r1, pc, #876	; 0x36c
   22d68:	ldrd	r0, [r1]
   22d6c:	ldrd	r2, [sp, #32]
   22d70:	lsl	ip, sl, #30
   22d74:	and	r6, r6, r4
   22d78:	adds	r0, r0, r2
   22d7c:	adc	r1, r1, r3
   22d80:	mov	r3, r1
   22d84:	mov	r1, r7
   22d88:	mov	lr, r1
   22d8c:	ldr	r1, [sp, #8]
   22d90:	mov	r2, r0
   22d94:	orr	lr, r1, lr, lsr #9
   22d98:	ldr	r1, [sp, #40]	; 0x28
   22d9c:	lsl	r0, fp, #25
   22da0:	orr	r1, r1, sl, lsl #4
   22da4:	str	r1, [sp, #2276]	; 0x8e4
   22da8:	orr	r1, ip, fp, lsr #2
   22dac:	str	r1, [sp, #2280]	; 0x8e8
   22db0:	orr	r1, r0, sl, lsr #7
   22db4:	str	r1, [sp, #2292]	; 0x8f4
   22db8:	ldrd	r0, [sp, #88]	; 0x58
   22dbc:	str	lr, [sp, #2264]	; 0x8d8
   22dc0:	add	lr, sp, #2240	; 0x8c0
   22dc4:	adds	r0, r0, r2
   22dc8:	adc	r1, r1, r3
   22dcc:	ldrd	r2, [sp, #64]	; 0x40
   22dd0:	add	lr, lr, #8
   22dd4:	and	r7, r7, r5
   22dd8:	eor	r2, r2, r6
   22ddc:	eor	r3, r3, r7
   22de0:	ldrd	r6, [lr]
   22de4:	add	lr, sp, #2256	; 0x8d0
   22de8:	adds	r2, r2, r0
   22dec:	ldrd	r4, [lr]
   22df0:	adc	r3, r3, r1
   22df4:	add	lr, sp, #7232	; 0x1c40
   22df8:	add	r1, sp, #2256	; 0x8d0
   22dfc:	add	lr, lr, #16
   22e00:	add	r1, r1, #8
   22e04:	ldr	lr, [lr]
   22e08:	ldrd	r0, [r1]
   22e0c:	eor	r6, r6, r4
   22e10:	eor	r7, r7, r5
   22e14:	eor	r0, r0, r6
   22e18:	eor	r1, r1, r7
   22e1c:	lsr	lr, lr, #7
   22e20:	str	lr, [sp, #272]	; 0x110
   22e24:	add	lr, sp, #2272	; 0x8e0
   22e28:	strd	r0, [sp, #8]
   22e2c:	add	lr, lr, #8
   22e30:	add	r1, sp, #2272	; 0x8e0
   22e34:	ldrd	r6, [lr]
   22e38:	ldrd	r0, [r1]
   22e3c:	lsl	ip, sl, #25
   22e40:	orr	r5, r9, fp
   22e44:	eor	r0, r0, r6
   22e48:	eor	r1, r1, r7
   22e4c:	mov	r6, r0
   22e50:	mov	r7, r1
   22e54:	ldrd	r0, [sp, #72]	; 0x48
   22e58:	orr	ip, ip, fp, lsr #7
   22e5c:	str	ip, [sp, #2288]	; 0x8f0
   22e60:	and	r1, r1, r5
   22e64:	add	ip, sp, #7232	; 0x1c40
   22e68:	mov	r5, r1
   22e6c:	add	ip, ip, #16
   22e70:	add	r1, sp, #7232	; 0x1c40
   22e74:	add	r1, r1, #20
   22e78:	ldr	ip, [ip]
   22e7c:	ldr	r1, [r1]
   22e80:	orr	r4, r8, sl
   22e84:	lsr	ip, ip, #1
   22e88:	orr	r1, ip, r1, lsl #31
   22e8c:	str	r1, [sp, #2296]	; 0x8f8
   22e90:	add	r1, sp, #7232	; 0x1c40
   22e94:	add	r1, r1, #16
   22e98:	and	r0, r0, r4
   22e9c:	ldr	r1, [r1]
   22ea0:	mov	r4, r0
   22ea4:	add	r0, sp, #7232	; 0x1c40
   22ea8:	lsr	ip, r1, #8
   22eac:	add	r1, sp, #7232	; 0x1c40
   22eb0:	add	r1, r1, #20
   22eb4:	add	r0, r0, #20
   22eb8:	ldr	r1, [r1]
   22ebc:	ldr	lr, [r0]
   22ec0:	orr	r1, ip, r1, lsl #24
   22ec4:	str	r1, [sp, #2304]	; 0x900
   22ec8:	add	r1, sp, #7232	; 0x1c40
   22ecc:	add	r1, r1, #20
   22ed0:	ldr	r1, [r1]
   22ed4:	lsr	ip, r1, #1
   22ed8:	ldr	r1, [sp, #272]	; 0x110
   22edc:	orr	r1, r1, lr, lsl #25
   22ee0:	str	r1, [sp, #272]	; 0x110
   22ee4:	ldr	r1, [sp, #56]	; 0x38
   22ee8:	lsr	lr, lr, #8
   22eec:	lsr	r1, r1, #6
   22ef0:	str	r1, [sp, #280]	; 0x118
   22ef4:	ldrd	r0, [sp, #8]
   22ef8:	adds	r0, r0, r2
   22efc:	adc	r1, r1, r3
   22f00:	mov	r2, r0
   22f04:	mov	r3, r1
   22f08:	and	r0, r8, sl
   22f0c:	and	r1, r9, fp
   22f10:	strd	r0, [sp, #40]	; 0x28
   22f14:	add	r1, sp, #2288	; 0x8f0
   22f18:	ldrd	r0, [r1]
   22f1c:	eor	r6, r6, r0
   22f20:	eor	r7, r7, r1
   22f24:	mov	r0, r6
   22f28:	mov	r1, r7
   22f2c:	ldrd	r6, [sp, #40]	; 0x28
   22f30:	strd	r0, [sp, #8]
   22f34:	add	r1, sp, #7232	; 0x1c40
   22f38:	add	r1, r1, #16
   22f3c:	orr	r7, r7, r5
   22f40:	ldr	r5, [r1]
   22f44:	orr	r6, r6, r4
   22f48:	ldr	r1, [r1]
   22f4c:	orr	ip, ip, r5, lsl #31
   22f50:	ldrd	r4, [sp, #56]	; 0x38
   22f54:	str	ip, [sp, #2300]	; 0x8fc
   22f58:	orr	lr, lr, r1, lsl #24
   22f5c:	lsr	ip, r4, #19
   22f60:	orr	r1, ip, r5, lsl #13
   22f64:	str	lr, [sp, #2308]	; 0x904
   22f68:	lsl	lr, r5, #3
   22f6c:	str	r1, [sp, #2312]	; 0x908
   22f70:	orr	r1, lr, r4, lsr #29
   22f74:	str	r1, [sp, #2324]	; 0x914
   22f78:	add	r1, sp, #7232	; 0x1c40
   22f7c:	add	r1, r1, #20
   22f80:	lsr	lr, r5, #19
   22f84:	ldr	r1, [r1]
   22f88:	lsl	ip, r4, #3
   22f8c:	lsr	r1, r1, #7
   22f90:	str	r1, [sp, #276]	; 0x114
   22f94:	ldr	r1, [sp, #280]	; 0x118
   22f98:	orr	r1, r1, r5, lsl #26
   22f9c:	ldrd	r4, [sp, #16]
   22fa0:	str	r1, [sp, #280]	; 0x118
   22fa4:	ldrd	r0, [sp, #8]
   22fa8:	adds	r4, r4, r2
   22fac:	adc	r5, r5, r3
   22fb0:	adds	r0, r0, r6
   22fb4:	adc	r1, r1, r7
   22fb8:	mov	r7, r1
   22fbc:	add	r1, sp, #2288	; 0x8f0
   22fc0:	strd	r4, [sp, #40]	; 0x28
   22fc4:	add	r1, r1, #8
   22fc8:	add	r4, sp, #2304	; 0x900
   22fcc:	mov	r6, r0
   22fd0:	ldrd	r4, [r4]
   22fd4:	ldrd	r0, [r1]
   22fd8:	eor	r0, r0, r4
   22fdc:	eor	r1, r1, r5
   22fe0:	strd	r0, [sp, #8]
   22fe4:	ldrd	r0, [sp, #56]	; 0x38
   22fe8:	orr	ip, ip, r1, lsr #29
   22fec:	lsr	r1, r1, #6
   22ff0:	str	ip, [sp, #2320]	; 0x910
   22ff4:	str	r1, [sp, #284]	; 0x11c
   22ff8:	add	ip, sp, #7296	; 0x1c80
   22ffc:	add	r1, sp, #7232	; 0x1c40
   23000:	add	ip, ip, #16
   23004:	add	r1, r1, #8
   23008:	ldrd	r4, [ip]
   2300c:	orr	lr, lr, r0, lsl #13
   23010:	ldrd	r0, [r1]
   23014:	str	lr, [sp, #2316]	; 0x90c
   23018:	adds	r0, r0, r4
   2301c:	adc	r1, r1, r5
   23020:	mov	r4, r0
   23024:	adds	r0, r6, r2
   23028:	mov	r5, r1
   2302c:	adc	r1, r7, r3
   23030:	add	r3, sp, #272	; 0x110
   23034:	strd	r0, [sp, #16]
   23038:	ldrd	r0, [r3]
   2303c:	ldrd	r2, [sp, #8]
   23040:	eor	r3, r3, r1
   23044:	mov	r1, r3
   23048:	add	r3, sp, #2304	; 0x900
   2304c:	add	r3, r3, #8
   23050:	ldrd	r6, [r3]
   23054:	add	r3, sp, #2320	; 0x910
   23058:	eor	r2, r2, r0
   2305c:	mov	r0, r2
   23060:	ldrd	r2, [r3]
   23064:	ldr	ip, [sp, #40]	; 0x28
   23068:	eor	r6, r6, r2
   2306c:	adds	r2, r0, r4
   23070:	eor	r7, r7, r3
   23074:	adc	r3, r1, r5
   23078:	add	r1, sp, #280	; 0x118
   2307c:	ldrd	r4, [sp, #40]	; 0x28
   23080:	ldrd	r0, [r1]
   23084:	lsr	ip, ip, #14
   23088:	lsr	lr, r4, #18
   2308c:	eor	r1, r1, r7
   23090:	mov	r7, r1
   23094:	eor	r0, r0, r6
   23098:	orr	r1, ip, r5, lsl #18
   2309c:	mov	r6, r0
   230a0:	str	r1, [sp, #2328]	; 0x918
   230a4:	lsr	r1, r5, #14
   230a8:	adds	r0, r2, r6
   230ac:	str	r1, [sp, #8]
   230b0:	orr	r1, lr, r5, lsl #14
   230b4:	str	r1, [sp, #2336]	; 0x920
   230b8:	adc	r1, r3, r7
   230bc:	mov	r4, r0
   230c0:	lsr	lr, r5, #18
   230c4:	mov	r5, r1
   230c8:	ldrd	r6, [sp, #16]
   230cc:	strd	r4, [sp, #168]	; 0xa8
   230d0:	b	230e8 <__assert_fail@plt+0x11dfc>
   230d4:	nop			; (mov r0, r0)
   230d8:	blhi	fe3587b4 <optarg@@GLIBC_2.4+0xfe30a60c>
   230dc:	svceq	0x00c19dc6
   230e0:	strvc	r9, [ip, r5, ror #24]!
   230e4:	strcs	sl, [ip], #-460	; 0xfffffe34
   230e8:	ldrd	r4, [sp, #40]	; 0x28
   230ec:	ldr	r3, [sp, #8]
   230f0:	lsr	ip, r6, #28
   230f4:	mov	r6, r4
   230f8:	lsl	r0, r5, #23
   230fc:	lsl	r1, r7, #30
   23100:	mov	r7, r5
   23104:	orr	r5, r3, r4, lsl #18
   23108:	mov	r2, r6
   2310c:	mov	r3, r7
   23110:	orr	lr, lr, r6, lsl #14
   23114:	str	r5, [sp, #2332]	; 0x91c
   23118:	ldrd	r6, [sp, #48]	; 0x30
   2311c:	ldrd	r4, [sp, #24]
   23120:	str	lr, [sp, #2340]	; 0x924
   23124:	orr	lr, r0, r2, lsr #9
   23128:	eor	r6, r6, r4
   2312c:	eor	r7, r7, r5
   23130:	sub	r5, pc, #88	; 0x58
   23134:	ldrd	r4, [r5]
   23138:	strd	r6, [sp, #8]
   2313c:	ldrd	r6, [sp, #16]
   23140:	lsl	r0, r2, #23
   23144:	str	lr, [sp, #2348]	; 0x92c
   23148:	orr	r1, r1, r6, lsr #2
   2314c:	orr	ip, ip, r7, lsl #4
   23150:	str	r1, [sp, #2364]	; 0x93c
   23154:	lsr	r1, r7, #28
   23158:	ldrd	r6, [sp, #168]	; 0xa8
   2315c:	str	ip, [sp, #2352]	; 0x930
   23160:	add	lr, sp, #2320	; 0x910
   23164:	adds	r4, r4, r6
   23168:	adc	r5, r5, r7
   2316c:	mov	r6, r4
   23170:	mov	r7, r5
   23174:	ldrd	r4, [sp, #8]
   23178:	strd	r6, [sp, #80]	; 0x50
   2317c:	ldrd	r6, [sp, #16]
   23180:	and	r5, r5, r3
   23184:	ldr	r3, [sp, #44]	; 0x2c
   23188:	lsl	ip, r6, #30
   2318c:	and	r4, r4, r2
   23190:	orr	r3, r0, r3, lsr #9
   23194:	str	r3, [sp, #2344]	; 0x928
   23198:	orr	r3, r1, r6, lsl #4
   2319c:	lsl	r0, r7, #25
   231a0:	str	r3, [sp, #2356]	; 0x934
   231a4:	orr	r3, ip, r7, lsr #2
   231a8:	str	r3, [sp, #2360]	; 0x938
   231ac:	orr	r3, r0, r6, lsr #7
   231b0:	str	r3, [sp, #2372]	; 0x944
   231b4:	ldrd	r0, [sp, #64]	; 0x40
   231b8:	ldrd	r2, [sp, #80]	; 0x50
   231bc:	lsl	ip, r6, #25
   231c0:	ldrd	r6, [sp, #48]	; 0x30
   231c4:	adds	r2, r2, r0
   231c8:	add	lr, lr, #8
   231cc:	adc	r3, r3, r1
   231d0:	eor	r6, r6, r4
   231d4:	eor	r7, r7, r5
   231d8:	mov	r0, r2
   231dc:	mov	r1, r3
   231e0:	mov	r2, r6
   231e4:	mov	r3, r7
   231e8:	ldrd	r6, [lr]
   231ec:	add	lr, sp, #2336	; 0x920
   231f0:	ldrd	r4, [lr]
   231f4:	add	lr, sp, #7232	; 0x1c40
   231f8:	add	lr, lr, #24
   231fc:	eor	r6, r6, r4
   23200:	eor	r7, r7, r5
   23204:	ldr	lr, [lr]
   23208:	strd	r6, [sp, #64]	; 0x40
   2320c:	ldrd	r6, [sp, #16]
   23210:	lsr	lr, lr, #7
   23214:	str	lr, [sp, #288]	; 0x120
   23218:	orr	r4, r6, sl
   2321c:	adds	r6, r2, r0
   23220:	orr	r5, r7, fp
   23224:	orr	ip, ip, r7, lsr #7
   23228:	adc	r7, r3, r1
   2322c:	add	r3, sp, #2336	; 0x920
   23230:	add	r3, r3, #8
   23234:	ldrd	r0, [r3]
   23238:	ldrd	r2, [sp, #64]	; 0x40
   2323c:	strd	r6, [sp, #8]
   23240:	str	ip, [sp, #2368]	; 0x940
   23244:	eor	r3, r3, r1
   23248:	mov	r7, r3
   2324c:	add	r3, sp, #2352	; 0x930
   23250:	eor	r2, r2, r0
   23254:	ldrd	r0, [r3]
   23258:	add	r3, sp, #2352	; 0x930
   2325c:	add	r3, r3, #8
   23260:	mov	r6, r2
   23264:	ldrd	r2, [r3]
   23268:	add	ip, sp, #7232	; 0x1c40
   2326c:	add	ip, ip, #24
   23270:	eor	r1, r1, r3
   23274:	add	r3, sp, #7232	; 0x1c40
   23278:	add	r3, r3, #28
   2327c:	ldr	ip, [ip]
   23280:	ldr	r3, [r3]
   23284:	eor	r0, r0, r2
   23288:	lsr	ip, ip, #1
   2328c:	orr	r3, ip, r3, lsl #31
   23290:	str	r3, [sp, #2376]	; 0x948
   23294:	add	r3, sp, #7232	; 0x1c40
   23298:	add	r3, r3, #24
   2329c:	add	r2, sp, #7232	; 0x1c40
   232a0:	ldr	r3, [r3]
   232a4:	add	r2, r2, #28
   232a8:	ldr	lr, [r2]
   232ac:	lsr	ip, r3, #8
   232b0:	add	r3, sp, #7232	; 0x1c40
   232b4:	add	r3, r3, #28
   232b8:	and	r4, r4, r8
   232bc:	ldr	r3, [r3]
   232c0:	and	r5, r5, r9
   232c4:	orr	r3, ip, r3, lsl #24
   232c8:	str	r3, [sp, #2384]	; 0x950
   232cc:	add	r3, sp, #7232	; 0x1c40
   232d0:	add	r3, r3, #28
   232d4:	ldr	r3, [r3]
   232d8:	lsr	ip, r3, #1
   232dc:	ldr	r3, [sp, #288]	; 0x120
   232e0:	orr	r3, r3, lr, lsl #25
   232e4:	str	r3, [sp, #288]	; 0x120
   232e8:	ldr	r3, [sp, #32]
   232ec:	lsr	lr, lr, #8
   232f0:	lsr	r3, r3, #6
   232f4:	str	r3, [sp, #296]	; 0x128
   232f8:	ldrd	r2, [sp, #8]
   232fc:	adds	r2, r2, r6
   23300:	adc	r3, r3, r7
   23304:	ldrd	r6, [sp, #16]
   23308:	strd	r2, [sp, #8]
   2330c:	add	r3, sp, #2368	; 0x940
   23310:	and	r6, r6, sl
   23314:	ldrd	r2, [r3]
   23318:	and	r7, r7, fp
   2331c:	orr	r6, r6, r4
   23320:	eor	r3, r3, r1
   23324:	mov	r1, r3
   23328:	add	r3, sp, #7232	; 0x1c40
   2332c:	add	r3, r3, #24
   23330:	orr	r7, r7, r5
   23334:	ldr	r3, [r3]
   23338:	ldrd	r4, [sp, #32]
   2333c:	eor	r2, r2, r0
   23340:	orr	r3, ip, r3, lsl #31
   23344:	str	r3, [sp, #2380]	; 0x94c
   23348:	add	r3, sp, #7232	; 0x1c40
   2334c:	add	r3, r3, #24
   23350:	lsr	ip, r4, #19
   23354:	ldr	r3, [r3]
   23358:	mov	r0, r2
   2335c:	orr	r3, lr, r3, lsl #24
   23360:	str	r3, [sp, #2388]	; 0x954
   23364:	lsl	lr, r5, #3
   23368:	orr	r3, ip, r5, lsl #13
   2336c:	str	r3, [sp, #2392]	; 0x958
   23370:	orr	r3, lr, r4, lsr #29
   23374:	str	r3, [sp, #2404]	; 0x964
   23378:	add	r3, sp, #7232	; 0x1c40
   2337c:	add	r3, r3, #28
   23380:	lsr	lr, r5, #19
   23384:	ldr	r3, [r3]
   23388:	lsl	ip, r4, #3
   2338c:	lsr	r3, r3, #7
   23390:	str	r3, [sp, #292]	; 0x124
   23394:	ldr	r3, [sp, #296]	; 0x128
   23398:	orr	r3, r3, r5, lsl #26
   2339c:	str	r3, [sp, #296]	; 0x128
   233a0:	ldrd	r4, [sp, #72]	; 0x48
   233a4:	ldrd	r2, [sp, #8]
   233a8:	adds	r2, r2, r4
   233ac:	adc	r3, r3, r5
   233b0:	mov	r5, r3
   233b4:	add	r3, sp, #2368	; 0x940
   233b8:	add	r3, r3, #8
   233bc:	adds	r6, r6, r0
   233c0:	adc	r7, r7, r1
   233c4:	ldrd	r0, [r3]
   233c8:	add	r3, sp, #2384	; 0x950
   233cc:	mov	r4, r2
   233d0:	ldrd	r2, [r3]
   233d4:	strd	r4, [sp, #64]	; 0x40
   233d8:	eor	r0, r0, r2
   233dc:	eor	r1, r1, r3
   233e0:	strd	r0, [sp, #72]	; 0x48
   233e4:	ldrd	r0, [sp, #32]
   233e8:	orr	r3, lr, r0, lsl #13
   233ec:	str	r3, [sp, #2396]	; 0x95c
   233f0:	orr	r3, ip, r1, lsr #29
   233f4:	str	r3, [sp, #2400]	; 0x960
   233f8:	lsr	r3, r1, #6
   233fc:	str	r3, [sp, #300]	; 0x12c
   23400:	add	r3, sp, #7232	; 0x1c40
   23404:	add	r3, r3, #16
   23408:	ldrd	r4, [r3]
   2340c:	add	r3, sp, #7296	; 0x1c80
   23410:	add	r3, r3, #24
   23414:	ldrd	r0, [r3]
   23418:	ldrd	r2, [sp, #8]
   2341c:	adds	r4, r4, r0
   23420:	adc	r5, r5, r1
   23424:	adds	r2, r2, r6
   23428:	adc	r3, r3, r7
   2342c:	mov	r0, r2
   23430:	mov	r1, r3
   23434:	add	r3, sp, #288	; 0x120
   23438:	strd	r0, [sp, #8]
   2343c:	ldrd	r0, [r3]
   23440:	ldrd	r2, [sp, #72]	; 0x48
   23444:	eor	r3, r3, r1
   23448:	mov	r1, r3
   2344c:	add	r3, sp, #2384	; 0x950
   23450:	add	r3, r3, #8
   23454:	ldrd	r6, [r3]
   23458:	add	r3, sp, #2400	; 0x960
   2345c:	eor	r2, r2, r0
   23460:	mov	r0, r2
   23464:	ldrd	r2, [r3]
   23468:	adds	r0, r0, r4
   2346c:	add	r4, sp, #296	; 0x128
   23470:	eor	r6, r6, r2
   23474:	eor	r7, r7, r3
   23478:	ldrd	r2, [sp, #64]	; 0x40
   2347c:	adc	r1, r1, r5
   23480:	ldrd	r4, [r4]
   23484:	lsr	ip, r2, #14
   23488:	orr	ip, ip, r3, lsl #18
   2348c:	eor	r4, r4, r6
   23490:	eor	r5, r5, r7
   23494:	adds	r4, r0, r4
   23498:	lsr	lr, r2, #18
   2349c:	mov	r7, r5
   234a0:	str	ip, [sp, #2408]	; 0x968
   234a4:	lsr	ip, r3, #14
   234a8:	adc	r5, r1, r7
   234ac:	mov	r0, r2
   234b0:	str	ip, [sp, #64]	; 0x40
   234b4:	mov	r1, r3
   234b8:	orr	ip, lr, r3, lsl #14
   234bc:	lsl	r6, r3, #23
   234c0:	lsr	lr, r3, #18
   234c4:	ldrd	r2, [sp, #8]
   234c8:	strd	r4, [sp, #88]	; 0x58
   234cc:	str	ip, [sp, #2416]	; 0x970
   234d0:	lsr	r4, r2, #28
   234d4:	ldr	r2, [sp, #64]	; 0x40
   234d8:	lsl	ip, r3, #30
   234dc:	orr	r3, r2, r0, lsl #18
   234e0:	str	r3, [sp, #2412]	; 0x96c
   234e4:	orr	r3, lr, r0, lsl #14
   234e8:	strd	r0, [sp, #64]	; 0x40
   234ec:	str	r3, [sp, #2420]	; 0x974
   234f0:	ldrd	r0, [sp, #24]
   234f4:	ldrd	r2, [sp, #40]	; 0x28
   234f8:	eor	r2, r2, r0
   234fc:	eor	r3, r3, r1
   23500:	mov	r0, r2
   23504:	mov	r1, r3
   23508:	ldrd	r2, [sp, #64]	; 0x40
   2350c:	orr	lr, r6, r2, lsr #9
   23510:	mov	r7, r3
   23514:	str	lr, [sp, #2428]	; 0x97c
   23518:	mov	r6, r2
   2351c:	lsl	lr, r2, #23
   23520:	ldrd	r2, [sp, #8]
   23524:	orr	lr, lr, r7, lsr #9
   23528:	str	lr, [sp, #2424]	; 0x978
   2352c:	orr	r5, r4, r3, lsl #4
   23530:	str	r5, [sp, #2432]	; 0x980
   23534:	mov	r5, r3
   23538:	orr	r3, ip, r2, lsr #2
   2353c:	str	r3, [sp, #2444]	; 0x98c
   23540:	lsr	ip, r5, #28
   23544:	ldrd	r2, [sp, #88]	; 0x58
   23548:	add	r5, pc, #864	; 0x360
   2354c:	ldrd	r4, [r5]
   23550:	adds	r4, r4, r2
   23554:	adc	r5, r5, r3
   23558:	mov	r3, r5
   2355c:	mov	r5, r7
   23560:	and	r5, r5, r1
   23564:	mov	r2, r4
   23568:	mov	r1, r5
   2356c:	mov	r4, r6
   23570:	ldr	r5, [sp, #8]
   23574:	ldrd	r6, [sp, #8]
   23578:	and	r4, r4, r0
   2357c:	mov	r0, r4
   23580:	orr	ip, ip, r6, lsl #4
   23584:	lsl	r4, r5, #30
   23588:	lsl	lr, r7, #25
   2358c:	str	ip, [sp, #2436]	; 0x984
   23590:	orr	ip, r4, r7, lsr #2
   23594:	str	ip, [sp, #2440]	; 0x988
   23598:	orr	ip, lr, r6, lsr #7
   2359c:	str	ip, [sp, #2452]	; 0x994
   235a0:	lsl	ip, r6, #25
   235a4:	ldrd	r6, [sp, #48]	; 0x30
   235a8:	ldrd	r4, [sp, #24]
   235ac:	add	lr, sp, #7232	; 0x1c40
   235b0:	adds	r6, r6, r2
   235b4:	adc	r7, r7, r3
   235b8:	add	r3, sp, #2400	; 0x960
   235bc:	eor	r4, r4, r0
   235c0:	eor	r5, r5, r1
   235c4:	add	r3, r3, #8
   235c8:	strd	r4, [sp, #48]	; 0x30
   235cc:	ldrd	r4, [r3]
   235d0:	add	r3, sp, #2416	; 0x970
   235d4:	ldrd	r0, [sp, #8]
   235d8:	ldrd	r2, [r3]
   235dc:	add	lr, lr, #32
   235e0:	eor	r4, r4, r2
   235e4:	eor	r5, r5, r3
   235e8:	ldrd	r2, [sp, #16]
   235ec:	ldr	lr, [lr]
   235f0:	orr	r3, r3, r1
   235f4:	orr	r1, ip, r1, lsr #7
   235f8:	str	r1, [sp, #2448]	; 0x990
   235fc:	add	r1, sp, #7232	; 0x1c40
   23600:	add	r1, r1, #32
   23604:	orr	r2, r2, r0
   23608:	ldr	r1, [r1]
   2360c:	lsr	lr, lr, #7
   23610:	str	lr, [sp, #304]	; 0x130
   23614:	lsr	ip, r1, #1
   23618:	ldrd	r0, [sp, #48]	; 0x30
   2361c:	add	lr, sp, #2416	; 0x970
   23620:	add	lr, lr, #8
   23624:	adds	r0, r0, r6
   23628:	adc	r1, r1, r7
   2362c:	ldrd	r6, [lr]
   23630:	add	lr, sp, #2432	; 0x980
   23634:	and	r3, r3, fp
   23638:	eor	r6, r6, r4
   2363c:	eor	r7, r7, r5
   23640:	and	r2, r2, sl
   23644:	strd	r6, [sp, #48]	; 0x30
   23648:	ldrd	r6, [lr]
   2364c:	add	lr, sp, #2432	; 0x980
   23650:	add	lr, lr, #8
   23654:	ldrd	r4, [lr]
   23658:	add	lr, sp, #7232	; 0x1c40
   2365c:	add	lr, lr, #36	; 0x24
   23660:	eor	r6, r6, r4
   23664:	ldr	lr, [lr]
   23668:	add	r4, sp, #7232	; 0x1c40
   2366c:	add	r4, r4, #36	; 0x24
   23670:	orr	ip, ip, lr, lsl #31
   23674:	str	ip, [sp, #2456]	; 0x998
   23678:	add	ip, sp, #7232	; 0x1c40
   2367c:	add	ip, ip, #32
   23680:	add	lr, sp, #7232	; 0x1c40
   23684:	add	lr, lr, #36	; 0x24
   23688:	ldr	ip, [ip]
   2368c:	ldr	lr, [lr]
   23690:	eor	r7, r7, r5
   23694:	lsr	ip, ip, #8
   23698:	orr	ip, ip, lr, lsl #24
   2369c:	ldr	r5, [r4]
   236a0:	str	ip, [sp, #2464]	; 0x9a0
   236a4:	lsr	ip, lr, #1
   236a8:	ldr	lr, [sp, #304]	; 0x130
   236ac:	orr	lr, lr, r5, lsl #25
   236b0:	ldrd	r4, [sp, #48]	; 0x30
   236b4:	str	lr, [sp, #304]	; 0x130
   236b8:	ldr	lr, [sp, #168]	; 0xa8
   236bc:	adds	r4, r4, r0
   236c0:	adc	r5, r5, r1
   236c4:	ldrd	r0, [sp, #8]
   236c8:	strd	r4, [sp, #48]	; 0x30
   236cc:	ldrd	r4, [sp, #16]
   236d0:	lsr	lr, lr, #6
   236d4:	str	lr, [sp, #312]	; 0x138
   236d8:	and	r5, r5, r1
   236dc:	add	r1, sp, #2448	; 0x990
   236e0:	and	r4, r4, r0
   236e4:	ldrd	r0, [r1]
   236e8:	orr	r3, r3, r5
   236ec:	add	r5, sp, #7232	; 0x1c40
   236f0:	add	r5, r5, #32
   236f4:	eor	r1, r1, r7
   236f8:	ldr	r5, [r5]
   236fc:	mov	r7, r1
   23700:	add	r1, sp, #7232	; 0x1c40
   23704:	add	r1, r1, #36	; 0x24
   23708:	orr	ip, ip, r5, lsl #31
   2370c:	ldr	r1, [r1]
   23710:	add	r5, sp, #7232	; 0x1c40
   23714:	add	r5, r5, #32
   23718:	eor	r0, r0, r6
   2371c:	orr	r2, r2, r4
   23720:	mov	r6, r0
   23724:	lsr	r4, r1, #8
   23728:	ldr	r5, [r5]
   2372c:	ldrd	r0, [sp, #168]	; 0xa8
   23730:	str	ip, [sp, #2460]	; 0x99c
   23734:	orr	r5, r4, r5, lsl #24
   23738:	lsr	lr, r0, #19
   2373c:	mov	r4, r0
   23740:	lsl	ip, r1, #3
   23744:	str	r5, [sp, #2468]	; 0x9a4
   23748:	mov	r5, r1
   2374c:	orr	r1, lr, r1, lsl #13
   23750:	str	r1, [sp, #2472]	; 0x9a8
   23754:	orr	r1, ip, r4, lsr #29
   23758:	str	r1, [sp, #2484]	; 0x9b4
   2375c:	add	r1, sp, #7232	; 0x1c40
   23760:	add	r1, r1, #36	; 0x24
   23764:	lsr	lr, r5, #19
   23768:	ldr	r1, [r1]
   2376c:	lsl	ip, r4, #3
   23770:	orr	lr, lr, r4, lsl #13
   23774:	lsr	r1, r1, #7
   23778:	str	r1, [sp, #308]	; 0x134
   2377c:	ldr	r1, [sp, #312]	; 0x138
   23780:	str	lr, [sp, #2476]	; 0x9ac
   23784:	orr	r1, r1, r5, lsl #26
   23788:	str	r1, [sp, #312]	; 0x138
   2378c:	ldrd	r0, [sp, #48]	; 0x30
   23790:	adds	r0, r0, r8
   23794:	adc	r1, r1, r9
   23798:	adds	r6, r6, r2
   2379c:	adc	r7, r7, r3
   237a0:	add	r3, sp, #2448	; 0x990
   237a4:	add	r3, r3, #8
   237a8:	mov	r9, r5
   237ac:	ldrd	r4, [r3]
   237b0:	add	r3, sp, #2464	; 0x9a0
   237b4:	lsr	lr, r0, #18
   237b8:	ldrd	r2, [r3]
   237bc:	eor	r5, r5, r3
   237c0:	orr	r3, ip, r9, lsr #29
   237c4:	str	r3, [sp, #2480]	; 0x9b0
   237c8:	lsr	r3, r9, #6
   237cc:	str	r3, [sp, #316]	; 0x13c
   237d0:	eor	r4, r4, r2
   237d4:	ldrd	r2, [sp, #48]	; 0x30
   237d8:	lsr	ip, r0, #14
   237dc:	orr	ip, ip, r1, lsl #18
   237e0:	adds	r2, r2, r6
   237e4:	adc	r3, r3, r7
   237e8:	mov	r9, r3
   237ec:	add	r3, sp, #7232	; 0x1c40
   237f0:	add	r3, r3, #24
   237f4:	ldrd	r6, [r3]
   237f8:	add	r3, sp, #7296	; 0x1c80
   237fc:	add	r3, r3, #32
   23800:	mov	r8, r2
   23804:	ldrd	r2, [r3]
   23808:	str	ip, [sp, #2488]	; 0x9b8
   2380c:	orr	ip, lr, r1, lsl #14
   23810:	adds	r6, r6, r2
   23814:	adc	r7, r7, r3
   23818:	add	r3, sp, #304	; 0x130
   2381c:	strd	r6, [sp, #48]	; 0x30
   23820:	ldrd	r6, [r3]
   23824:	add	r3, sp, #2464	; 0x9a0
   23828:	add	r3, r3, #8
   2382c:	eor	r6, r6, r4
   23830:	eor	r7, r7, r5
   23834:	mov	r4, r6
   23838:	mov	r5, r7
   2383c:	ldrd	r6, [r3]
   23840:	add	r3, sp, #2480	; 0x9b0
   23844:	lsr	lr, r1, #18
   23848:	ldrd	r2, [r3]
   2384c:	str	ip, [sp, #2496]	; 0x9c0
   23850:	eor	r6, r6, r2
   23854:	eor	r7, r7, r3
   23858:	ldrd	r2, [sp, #48]	; 0x30
   2385c:	strd	r0, [sp, #48]	; 0x30
   23860:	adds	r2, r2, r4
   23864:	add	r4, sp, #312	; 0x138
   23868:	adc	r3, r3, r5
   2386c:	ldrd	r4, [r4]
   23870:	eor	r4, r4, r6
   23874:	eor	r5, r5, r7
   23878:	adds	r0, r2, r4
   2387c:	mov	r7, r5
   23880:	lsr	r5, r1, #14
   23884:	adc	r1, r3, r7
   23888:	ldrd	r2, [sp, #48]	; 0x30
   2388c:	strd	r0, [sp, #96]	; 0x60
   23890:	lsr	r6, r8, #28
   23894:	orr	r1, r5, r2, lsl #18
   23898:	lsl	ip, r3, #23
   2389c:	orr	r3, lr, r2, lsl #14
   238a0:	str	r1, [sp, #2492]	; 0x9bc
   238a4:	str	r3, [sp, #2500]	; 0x9c4
   238a8:	ldrd	r0, [sp, #64]	; 0x40
   238ac:	b	238c0 <__assert_fail@plt+0x125d4>
   238b0:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   238b4:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   238b8:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   238bc:	bmi	1d44b6c <optarg@@GLIBC_2.4+0x1cf69c4>
   238c0:	ldrd	r2, [sp, #40]	; 0x28
   238c4:	lsl	r4, r9, #30
   238c8:	mov	r7, r9
   238cc:	eor	r3, r3, r1
   238d0:	orr	r1, r6, r9, lsl #4
   238d4:	str	r1, [sp, #2512]	; 0x9d0
   238d8:	orr	r1, r4, r8, lsr #2
   238dc:	ldrd	r4, [sp, #48]	; 0x30
   238e0:	str	r1, [sp, #2524]	; 0x9dc
   238e4:	mov	r6, r8
   238e8:	orr	r1, ip, r4, lsr #9
   238ec:	eor	r2, r2, r0
   238f0:	lsr	lr, r9, #28
   238f4:	str	r1, [sp, #2508]	; 0x9cc
   238f8:	lsl	ip, r8, #30
   238fc:	sub	r1, pc, #76	; 0x4c
   23900:	ldrd	r0, [r1]
   23904:	ldrd	r8, [sp, #96]	; 0x60
   23908:	orr	ip, ip, r7, lsr #2
   2390c:	str	ip, [sp, #2520]	; 0x9d8
   23910:	adds	r0, r0, r8
   23914:	mov	r8, r4
   23918:	adc	r1, r1, r9
   2391c:	and	r4, r4, r2
   23920:	mov	r9, r5
   23924:	mov	r2, r4
   23928:	lsl	r4, r8, #23
   2392c:	orr	ip, r4, r9, lsr #9
   23930:	ldrd	r8, [sp, #24]
   23934:	and	r5, r5, r3
   23938:	mov	r3, r5
   2393c:	adds	r8, r8, r0
   23940:	adc	r9, r9, r1
   23944:	ldrd	r0, [sp, #40]	; 0x28
   23948:	orr	lr, lr, r6, lsl #4
   2394c:	str	lr, [sp, #2516]	; 0x9d4
   23950:	eor	r1, r1, r3
   23954:	mov	r3, r1
   23958:	add	r1, sp, #2480	; 0x9b0
   2395c:	lsl	lr, r7, #25
   23960:	add	r1, r1, #8
   23964:	str	ip, [sp, #2504]	; 0x9c8
   23968:	orr	ip, lr, r6, lsr #7
   2396c:	mov	r4, r6
   23970:	mov	r5, r7
   23974:	str	ip, [sp, #2532]	; 0x9e4
   23978:	lsl	ip, r6, #25
   2397c:	ldrd	r6, [r1]
   23980:	add	r1, sp, #2496	; 0x9c0
   23984:	strd	r8, [sp, #24]
   23988:	eor	r0, r0, r2
   2398c:	ldrd	r8, [r1]
   23990:	mov	r2, r0
   23994:	mov	r1, r5
   23998:	mov	r0, r4
   2399c:	eor	r6, r6, r8
   239a0:	eor	r7, r7, r9
   239a4:	ldrd	r8, [sp, #8]
   239a8:	strd	r0, [sp, #72]	; 0x48
   239ac:	orr	r1, ip, r1, lsr #7
   239b0:	str	r1, [sp, #2528]	; 0x9e0
   239b4:	add	r1, sp, #7232	; 0x1c40
   239b8:	add	r1, r1, #40	; 0x28
   239bc:	add	lr, sp, #7232	; 0x1c40
   239c0:	ldr	r1, [r1]
   239c4:	add	lr, lr, #40	; 0x28
   239c8:	orr	r8, r8, r4
   239cc:	lsr	ip, r1, #1
   239d0:	ldrd	r0, [sp, #24]
   239d4:	ldr	lr, [lr]
   239d8:	orr	r9, r9, r5
   239dc:	adds	r0, r0, r2
   239e0:	adc	r1, r1, r3
   239e4:	mov	r3, r1
   239e8:	add	r1, sp, #2496	; 0x9c0
   239ec:	add	r1, r1, #8
   239f0:	mov	r4, r8
   239f4:	mov	r5, r9
   239f8:	lsr	lr, lr, #7
   239fc:	ldrd	r8, [r1]
   23a00:	str	lr, [sp, #320]	; 0x140
   23a04:	add	lr, sp, #2512	; 0x9d0
   23a08:	add	lr, lr, #8
   23a0c:	eor	r8, r8, r6
   23a10:	eor	r9, r9, r7
   23a14:	mov	r6, r8
   23a18:	mov	r7, r9
   23a1c:	ldrd	r8, [lr]
   23a20:	add	lr, sp, #7232	; 0x1c40
   23a24:	add	lr, lr, #44	; 0x2c
   23a28:	add	r1, sp, #2512	; 0x9d0
   23a2c:	ldr	lr, [lr]
   23a30:	mov	r2, r0
   23a34:	ldrd	r0, [r1]
   23a38:	orr	ip, ip, lr, lsl #31
   23a3c:	str	ip, [sp, #2536]	; 0x9e8
   23a40:	eor	r0, r0, r8
   23a44:	eor	r1, r1, r9
   23a48:	add	ip, sp, #7232	; 0x1c40
   23a4c:	ldrd	r8, [sp, #16]
   23a50:	add	ip, ip, #40	; 0x28
   23a54:	add	lr, sp, #7232	; 0x1c40
   23a58:	add	lr, lr, #44	; 0x2c
   23a5c:	and	r8, r8, r4
   23a60:	ldr	ip, [ip]
   23a64:	ldr	lr, [lr]
   23a68:	mov	r4, r8
   23a6c:	add	r8, sp, #7232	; 0x1c40
   23a70:	add	r8, r8, #44	; 0x2c
   23a74:	and	r9, r9, r5
   23a78:	lsr	ip, ip, #8
   23a7c:	mov	r5, r9
   23a80:	orr	ip, ip, lr, lsl #24
   23a84:	ldr	r9, [r8]
   23a88:	str	ip, [sp, #2544]	; 0x9f0
   23a8c:	lsr	ip, lr, #1
   23a90:	ldr	lr, [sp, #320]	; 0x140
   23a94:	adds	r8, r2, r6
   23a98:	orr	lr, lr, r9, lsl #25
   23a9c:	adc	r9, r3, r7
   23aa0:	ldrd	r6, [sp, #72]	; 0x48
   23aa4:	ldrd	r2, [sp, #8]
   23aa8:	str	lr, [sp, #320]	; 0x140
   23aac:	ldr	lr, [sp, #88]	; 0x58
   23ab0:	and	r3, r3, r7
   23ab4:	mov	r7, r3
   23ab8:	add	r3, sp, #2528	; 0x9e0
   23abc:	and	r2, r2, r6
   23ac0:	mov	r6, r2
   23ac4:	orr	r7, r7, r5
   23ac8:	ldrd	r2, [r3]
   23acc:	add	r5, sp, #7232	; 0x1c40
   23ad0:	add	r5, r5, #40	; 0x28
   23ad4:	eor	r3, r3, r1
   23ad8:	ldr	r5, [r5]
   23adc:	mov	r1, r3
   23ae0:	add	r3, sp, #7232	; 0x1c40
   23ae4:	add	r3, r3, #44	; 0x2c
   23ae8:	orr	ip, ip, r5, lsl #31
   23aec:	add	r5, sp, #7232	; 0x1c40
   23af0:	ldr	r3, [r3]
   23af4:	add	r5, r5, #40	; 0x28
   23af8:	eor	r2, r2, r0
   23afc:	ldr	r5, [r5]
   23b00:	mov	r0, r2
   23b04:	orr	r6, r6, r4
   23b08:	lsr	r4, r3, #8
   23b0c:	ldrd	r2, [sp, #88]	; 0x58
   23b10:	orr	r5, r4, r5, lsl #24
   23b14:	lsr	lr, lr, #6
   23b18:	add	r4, sp, #7232	; 0x1c40
   23b1c:	str	lr, [sp, #328]	; 0x148
   23b20:	str	ip, [sp, #2540]	; 0x9ec
   23b24:	lsr	lr, r2, #19
   23b28:	lsl	ip, r3, #3
   23b2c:	add	r4, r4, #44	; 0x2c
   23b30:	orr	lr, lr, r3, lsl #13
   23b34:	orr	ip, ip, r2, lsr #29
   23b38:	str	lr, [sp, #2552]	; 0x9f8
   23b3c:	str	ip, [sp, #2564]	; 0xa04
   23b40:	str	r5, [sp, #2548]	; 0x9f4
   23b44:	ldr	r5, [r4]
   23b48:	adds	r4, r8, sl
   23b4c:	lsl	ip, r2, #3
   23b50:	lsr	r5, r5, #7
   23b54:	str	r5, [sp, #324]	; 0x144
   23b58:	ldr	r5, [sp, #328]	; 0x148
   23b5c:	strd	r8, [sp, #24]
   23b60:	orr	r5, r5, r3, lsl #26
   23b64:	str	r5, [sp, #328]	; 0x148
   23b68:	adc	r5, r9, fp
   23b6c:	adds	r6, r6, r0
   23b70:	adc	r7, r7, r1
   23b74:	add	r1, sp, #2528	; 0x9e0
   23b78:	add	r1, r1, #8
   23b7c:	ldrd	sl, [r1]
   23b80:	add	r1, sp, #2544	; 0x9f0
   23b84:	mov	r8, r4
   23b88:	mov	r9, r5
   23b8c:	orr	ip, ip, r3, lsr #29
   23b90:	ldrd	r4, [r1]
   23b94:	lsr	lr, r3, #19
   23b98:	lsr	r3, r3, #6
   23b9c:	str	r3, [sp, #332]	; 0x14c
   23ba0:	add	r3, sp, #7232	; 0x1c40
   23ba4:	add	r3, r3, #32
   23ba8:	eor	sl, sl, r4
   23bac:	eor	fp, fp, r5
   23bb0:	mov	r0, sl
   23bb4:	mov	r1, fp
   23bb8:	ldrd	sl, [r3]
   23bbc:	add	r3, sp, #7296	; 0x1c80
   23bc0:	add	r3, r3, #40	; 0x28
   23bc4:	orr	lr, lr, r2, lsl #13
   23bc8:	ldrd	r2, [r3]
   23bcc:	str	lr, [sp, #2556]	; 0x9fc
   23bd0:	str	ip, [sp, #2560]	; 0xa00
   23bd4:	adds	sl, sl, r2
   23bd8:	adc	fp, fp, r3
   23bdc:	ldrd	r2, [sp, #24]
   23be0:	mov	r5, fp
   23be4:	mov	r4, sl
   23be8:	adds	r2, r2, r6
   23bec:	adc	r3, r3, r7
   23bf0:	mov	fp, r3
   23bf4:	add	r3, sp, #320	; 0x140
   23bf8:	mov	sl, r2
   23bfc:	ldrd	r6, [r3]
   23c00:	add	r3, sp, #2544	; 0x9f0
   23c04:	add	r3, r3, #8
   23c08:	eor	r6, r6, r0
   23c0c:	eor	r7, r7, r1
   23c10:	mov	r0, r6
   23c14:	mov	r1, r7
   23c18:	ldrd	r6, [r3]
   23c1c:	add	r3, sp, #2560	; 0xa00
   23c20:	adds	r0, r0, r4
   23c24:	add	r4, sp, #328	; 0x148
   23c28:	ldrd	r2, [r3]
   23c2c:	adc	r1, r1, r5
   23c30:	ldrd	r4, [r4]
   23c34:	eor	r6, r6, r2
   23c38:	eor	r7, r7, r3
   23c3c:	eor	r4, r4, r6
   23c40:	mov	r6, r4
   23c44:	lsr	ip, r8, #14
   23c48:	lsr	r4, r9, #14
   23c4c:	eor	r5, r5, r7
   23c50:	adds	r2, r0, r6
   23c54:	lsr	lr, r8, #18
   23c58:	mov	r7, r5
   23c5c:	orr	ip, ip, r9, lsl #18
   23c60:	orr	r5, r4, r8, lsl #18
   23c64:	adc	r3, r1, r7
   23c68:	str	ip, [sp, #2568]	; 0xa08
   23c6c:	ldrd	r6, [sp, #64]	; 0x40
   23c70:	orr	ip, lr, r9, lsl #14
   23c74:	lsl	r1, r9, #23
   23c78:	str	r5, [sp, #2572]	; 0xa0c
   23c7c:	ldrd	r4, [sp, #48]	; 0x30
   23c80:	orr	r1, r1, r8, lsr #9
   23c84:	str	ip, [sp, #2576]	; 0xa10
   23c88:	lsl	ip, fp, #30
   23c8c:	orr	ip, ip, sl, lsr #2
   23c90:	lsr	lr, r9, #18
   23c94:	str	r1, [sp, #2588]	; 0xa1c
   23c98:	lsl	r1, sl, #30
   23c9c:	orr	lr, lr, r8, lsl #14
   23ca0:	eor	r4, r4, r6
   23ca4:	eor	r5, r5, r7
   23ca8:	mov	r6, r8
   23cac:	mov	r7, r9
   23cb0:	orr	r1, r1, fp, lsr #2
   23cb4:	str	ip, [sp, #2604]	; 0xa2c
   23cb8:	mov	ip, r8
   23cbc:	add	r9, pc, #900	; 0x384
   23cc0:	ldrd	r8, [r9]
   23cc4:	str	r1, [sp, #2600]	; 0xa28
   23cc8:	add	r1, sp, #7232	; 0x1c40
   23ccc:	add	r1, r1, #48	; 0x30
   23cd0:	adds	r8, r8, r2
   23cd4:	lsr	r0, sl, #28
   23cd8:	adc	r9, r9, r3
   23cdc:	ldr	r1, [r1]
   23ce0:	strd	r2, [sp, #152]	; 0x98
   23ce4:	str	lr, [sp, #2580]	; 0xa14
   23ce8:	mov	r3, r9
   23cec:	orr	lr, r0, fp, lsl #4
   23cf0:	mov	r9, r7
   23cf4:	lsr	r0, fp, #28
   23cf8:	mov	r2, r8
   23cfc:	str	lr, [sp, #2592]	; 0xa20
   23d00:	mov	r8, r6
   23d04:	orr	lr, r0, sl, lsl #4
   23d08:	and	r6, r6, r4
   23d0c:	lsl	ip, ip, #23
   23d10:	add	r4, sp, #7232	; 0x1c40
   23d14:	lsl	r0, fp, #25
   23d18:	str	lr, [sp, #2596]	; 0xa24
   23d1c:	add	r4, r4, #52	; 0x34
   23d20:	lsr	lr, r1, #1
   23d24:	orr	r1, ip, r9, lsr #9
   23d28:	str	r1, [sp, #2584]	; 0xa18
   23d2c:	orr	r1, r0, sl, lsr #7
   23d30:	and	r7, r7, r5
   23d34:	strd	r8, [sp, #80]	; 0x50
   23d38:	str	r1, [sp, #2612]	; 0xa34
   23d3c:	ldr	r5, [r4]
   23d40:	ldrd	r0, [sp, #40]	; 0x28
   23d44:	mov	r9, fp
   23d48:	orr	lr, lr, r5, lsl #31
   23d4c:	str	lr, [sp, #2616]	; 0xa38
   23d50:	add	lr, sp, #7232	; 0x1c40
   23d54:	add	lr, lr, #48	; 0x30
   23d58:	adds	r0, r0, r2
   23d5c:	ldr	lr, [lr]
   23d60:	mov	r8, sl
   23d64:	adc	r1, r1, r3
   23d68:	lsl	ip, sl, #25
   23d6c:	add	r3, sp, #2560	; 0xa00
   23d70:	ldrd	sl, [sp, #64]	; 0x40
   23d74:	lsr	lr, lr, #8
   23d78:	orr	lr, lr, r5, lsl #24
   23d7c:	add	r3, r3, #8
   23d80:	str	lr, [sp, #2624]	; 0xa40
   23d84:	add	lr, sp, #7232	; 0x1c40
   23d88:	eor	sl, sl, r6
   23d8c:	eor	fp, fp, r7
   23d90:	add	lr, lr, #48	; 0x30
   23d94:	ldrd	r6, [r3]
   23d98:	add	r3, sp, #2576	; 0xa10
   23d9c:	ldr	lr, [lr]
   23da0:	ldrd	r2, [r3]
   23da4:	orr	ip, ip, r9, lsr #7
   23da8:	lsr	lr, lr, #7
   23dac:	eor	r6, r6, r2
   23db0:	eor	r7, r7, r3
   23db4:	str	lr, [sp, #336]	; 0x150
   23db8:	mov	r2, r6
   23dbc:	mov	r3, r7
   23dc0:	add	lr, sp, #2592	; 0xa20
   23dc4:	ldrd	r6, [sp, #72]	; 0x48
   23dc8:	add	lr, lr, #8
   23dcc:	str	ip, [sp, #2608]	; 0xa30
   23dd0:	add	ip, sp, #7232	; 0x1c40
   23dd4:	orr	r4, r6, r8
   23dd8:	orr	r5, r7, r9
   23ddc:	strd	r8, [sp, #40]	; 0x28
   23de0:	add	ip, ip, #52	; 0x34
   23de4:	ldrd	r8, [lr]
   23de8:	add	lr, sp, #7232	; 0x1c40
   23dec:	adds	sl, sl, r0
   23df0:	add	lr, lr, #48	; 0x30
   23df4:	adc	fp, fp, r1
   23df8:	ldr	ip, [ip]
   23dfc:	add	r1, sp, #2576	; 0xa10
   23e00:	ldr	lr, [lr]
   23e04:	add	r1, r1, #8
   23e08:	lsr	ip, ip, #1
   23e0c:	ldrd	r0, [r1]
   23e10:	orr	ip, ip, lr, lsl #31
   23e14:	str	ip, [sp, #2620]	; 0xa3c
   23e18:	add	ip, sp, #7232	; 0x1c40
   23e1c:	eor	r1, r1, r3
   23e20:	add	ip, ip, #52	; 0x34
   23e24:	add	lr, sp, #7232	; 0x1c40
   23e28:	mov	r3, r1
   23e2c:	eor	r0, r0, r2
   23e30:	add	r1, sp, #2592	; 0xa20
   23e34:	add	lr, lr, #48	; 0x30
   23e38:	mov	r2, r0
   23e3c:	ldr	ip, [ip]
   23e40:	adds	sl, sl, r2
   23e44:	ldrd	r0, [r1]
   23e48:	ldr	lr, [lr]
   23e4c:	adc	fp, fp, r3
   23e50:	ldrd	r2, [sp, #40]	; 0x28
   23e54:	lsr	ip, ip, #8
   23e58:	eor	r0, r0, r8
   23e5c:	eor	r1, r1, r9
   23e60:	orr	ip, ip, lr, lsl #24
   23e64:	ldrd	r8, [sp, #8]
   23e68:	add	lr, sp, #7232	; 0x1c40
   23e6c:	and	r7, r7, r3
   23e70:	add	lr, lr, #52	; 0x34
   23e74:	add	r3, sp, #2608	; 0xa30
   23e78:	ldr	lr, [lr]
   23e7c:	and	r6, r6, r2
   23e80:	and	r8, r8, r4
   23e84:	ldrd	r2, [r3]
   23e88:	and	r9, r9, r5
   23e8c:	mov	r4, r8
   23e90:	mov	r5, r9
   23e94:	str	ip, [sp, #2628]	; 0xa44
   23e98:	ldrd	r8, [sp, #96]	; 0x60
   23e9c:	ldr	ip, [sp, #336]	; 0x150
   23ea0:	orr	r4, r4, r6
   23ea4:	orr	ip, ip, lr, lsl #25
   23ea8:	eor	r3, r3, r1
   23eac:	add	r6, sp, #7232	; 0x1c40
   23eb0:	str	ip, [sp, #336]	; 0x150
   23eb4:	mov	r1, r3
   23eb8:	lsr	ip, r8, #19
   23ebc:	lsl	r3, r9, #3
   23ec0:	add	r6, r6, #52	; 0x34
   23ec4:	lsr	lr, r8, #6
   23ec8:	orr	ip, ip, r9, lsl #13
   23ecc:	orr	r3, r3, r8, lsr #29
   23ed0:	orr	r5, r5, r7
   23ed4:	str	lr, [sp, #344]	; 0x158
   23ed8:	str	ip, [sp, #2632]	; 0xa48
   23edc:	str	r3, [sp, #2644]	; 0xa54
   23ee0:	ldr	r7, [r6]
   23ee4:	lsr	lr, r9, #19
   23ee8:	lsl	ip, r8, #3
   23eec:	lsr	r7, r7, #7
   23ef0:	str	r7, [sp, #340]	; 0x154
   23ef4:	ldr	r7, [sp, #344]	; 0x158
   23ef8:	eor	r2, r2, r0
   23efc:	orr	r3, r7, r9, lsl #26
   23f00:	ldrd	r8, [sp, #16]
   23f04:	str	r3, [sp, #344]	; 0x158
   23f08:	mov	r0, r2
   23f0c:	adds	r8, r8, sl
   23f10:	add	r3, sp, #2608	; 0xa30
   23f14:	adc	r9, r9, fp
   23f18:	add	r3, r3, #8
   23f1c:	adds	r0, r0, r4
   23f20:	add	r4, sp, #2624	; 0xa40
   23f24:	mov	r6, r8
   23f28:	mov	r7, r9
   23f2c:	ldrd	r2, [r3]
   23f30:	ldrd	r8, [r4]
   23f34:	adc	r1, r1, r5
   23f38:	adds	sl, sl, r0
   23f3c:	eor	r2, r2, r8
   23f40:	eor	r3, r3, r9
   23f44:	ldrd	r8, [sp, #96]	; 0x60
   23f48:	adc	fp, fp, r1
   23f4c:	add	r1, sp, #2624	; 0xa40
   23f50:	orr	ip, ip, r9, lsr #29
   23f54:	str	ip, [sp, #2640]	; 0xa50
   23f58:	add	ip, sp, #336	; 0x150
   23f5c:	add	r1, r1, #8
   23f60:	ldrd	r4, [ip]
   23f64:	lsr	ip, r9, #6
   23f68:	str	ip, [sp, #348]	; 0x15c
   23f6c:	add	ip, sp, #2640	; 0xa50
   23f70:	orr	lr, lr, r8, lsl #13
   23f74:	str	lr, [sp, #2636]	; 0xa4c
   23f78:	ldrd	r8, [ip]
   23f7c:	ldrd	r0, [r1]
   23f80:	add	ip, sp, #7232	; 0x1c40
   23f84:	add	ip, ip, #40	; 0x28
   23f88:	eor	r0, r0, r8
   23f8c:	eor	r1, r1, r9
   23f90:	ldrd	r8, [ip]
   23f94:	eor	r4, r4, r2
   23f98:	eor	r5, r5, r3
   23f9c:	adds	r8, r8, r4
   23fa0:	add	r4, sp, #344	; 0x158
   23fa4:	adc	r9, r9, r5
   23fa8:	ldrd	r4, [r4]
   23fac:	lsr	ip, r6, #18
   23fb0:	mov	r2, r8
   23fb4:	eor	r4, r4, r0
   23fb8:	eor	r5, r5, r1
   23fbc:	mov	r0, r4
   23fc0:	mov	r1, r5
   23fc4:	ldrd	r4, [sp, #160]	; 0xa0
   23fc8:	orr	ip, ip, r7, lsl #14
   23fcc:	mov	r3, r9
   23fd0:	adds	r4, r4, r2
   23fd4:	lsr	lr, r6, #14
   23fd8:	str	ip, [sp, #2656]	; 0xa60
   23fdc:	lsr	ip, r7, #18
   23fe0:	adc	r5, r5, r3
   23fe4:	orr	lr, lr, r7, lsl #18
   23fe8:	str	ip, [sp, #16]
   23fec:	adds	r4, r4, r0
   23ff0:	ldr	r2, [sp, #16]
   23ff4:	mov	r3, r5
   23ff8:	str	lr, [sp, #2648]	; 0xa58
   23ffc:	lsr	lr, r7, #14
   24000:	adc	r5, r3, r1
   24004:	orr	r3, lr, r6, lsl #18
   24008:	str	r3, [sp, #2652]	; 0xa5c
   2400c:	orr	r3, r2, r6, lsl #14
   24010:	strd	r4, [sp, #104]	; 0x68
   24014:	str	r3, [sp, #2660]	; 0xa64
   24018:	ldrd	r4, [sp, #80]	; 0x50
   2401c:	ldrd	r2, [sp, #48]	; 0x30
   24020:	lsl	ip, fp, #30
   24024:	orr	ip, ip, sl, lsr #2
   24028:	lsl	r1, r7, #23
   2402c:	add	r9, pc, #28
   24030:	ldrd	r8, [r9]
   24034:	eor	r2, r2, r4
   24038:	eor	r3, r3, r5
   2403c:	mov	r4, r6
   24040:	b	24058 <__assert_fail@plt+0x12d6c>
   24044:	nop			; (mov r0, r0)
   24048:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   2404c:			; <UNDEFINED> instruction: 0x5cb0a9dc
   24050:	tsthi	r1, #-738197502	; 0xd4000002
   24054:	usatvc	r8, #25, sl, asr #17
   24058:	mov	r5, r7
   2405c:	orr	r1, r1, r6, lsr #9
   24060:	str	ip, [sp, #2684]	; 0xa7c
   24064:	mov	ip, r6
   24068:	ldrd	r6, [sp, #104]	; 0x68
   2406c:	str	r1, [sp, #2668]	; 0xa6c
   24070:	lsl	r1, sl, #30
   24074:	orr	r1, r1, fp, lsr #2
   24078:	adds	r6, r6, r8
   2407c:	lsr	r0, sl, #28
   24080:	str	r1, [sp, #2680]	; 0xa78
   24084:	add	r1, sp, #7232	; 0x1c40
   24088:	orr	lr, r0, fp, lsl #4
   2408c:	adc	r7, r7, r9
   24090:	lsr	r0, fp, #28
   24094:	add	r1, r1, #56	; 0x38
   24098:	mov	r8, r6
   2409c:	mov	r9, r7
   240a0:	mov	r6, r4
   240a4:	mov	r7, r5
   240a8:	str	lr, [sp, #2672]	; 0xa70
   240ac:	and	r4, r4, r2
   240b0:	orr	lr, r0, sl, lsl #4
   240b4:	and	r5, r5, r3
   240b8:	mov	r2, r4
   240bc:	mov	r3, r5
   240c0:	str	lr, [sp, #2676]	; 0xa74
   240c4:	ldr	r1, [r1]
   240c8:	ldrd	r4, [sp, #64]	; 0x40
   240cc:	lsl	ip, ip, #23
   240d0:	lsl	r0, fp, #25
   240d4:	adds	r4, r4, r8
   240d8:	orr	ip, ip, r7, lsr #9
   240dc:	str	ip, [sp, #2664]	; 0xa68
   240e0:	adc	r5, r5, r9
   240e4:	orr	ip, r0, sl, lsr #7
   240e8:	add	r0, sp, #2640	; 0xa50
   240ec:	mov	r8, r4
   240f0:	mov	r9, r5
   240f4:	add	r0, r0, #8
   240f8:	ldrd	r4, [sp, #48]	; 0x30
   240fc:	strd	r6, [sp, #112]	; 0x70
   24100:	ldrd	r6, [r0]
   24104:	add	r0, sp, #2656	; 0xa60
   24108:	eor	r4, r4, r2
   2410c:	eor	r5, r5, r3
   24110:	mov	r2, r4
   24114:	mov	r3, r5
   24118:	ldrd	r4, [r0]
   2411c:	add	r0, sp, #7232	; 0x1c40
   24120:	add	r0, r0, #60	; 0x3c
   24124:	ldr	lr, [r0]
   24128:	lsr	r1, r1, #1
   2412c:	str	ip, [sp, #2692]	; 0xa84
   24130:	orr	r1, r1, lr, lsl #31
   24134:	str	r1, [sp, #2696]	; 0xa88
   24138:	add	r1, sp, #7232	; 0x1c40
   2413c:	add	r1, r1, #56	; 0x38
   24140:	lsl	ip, sl, #25
   24144:	ldr	r1, [r1]
   24148:	orr	ip, ip, fp, lsr #7
   2414c:	str	ip, [sp, #2688]	; 0xa80
   24150:	lsr	r1, r1, #8
   24154:	orr	r1, r1, lr, lsl #24
   24158:	lsr	ip, lr, #1
   2415c:	add	lr, sp, #2656	; 0xa60
   24160:	add	lr, lr, #8
   24164:	adds	r2, r2, r8
   24168:	adc	r3, r3, r9
   2416c:	str	r1, [sp, #2704]	; 0xa90
   24170:	ldrd	r8, [lr]
   24174:	add	r1, sp, #7232	; 0x1c40
   24178:	add	lr, sp, #2672	; 0xa70
   2417c:	add	r1, r1, #56	; 0x38
   24180:	eor	r6, r6, r4
   24184:	eor	r7, r7, r5
   24188:	ldrd	r4, [lr]
   2418c:	add	lr, sp, #2672	; 0xa70
   24190:	ldr	r1, [r1]
   24194:	add	lr, lr, #8
   24198:	eor	r8, r8, r6
   2419c:	eor	r9, r9, r7
   241a0:	mov	r6, r8
   241a4:	mov	r7, r9
   241a8:	ldrd	r8, [lr]
   241ac:	lsr	r1, r1, #7
   241b0:	str	r1, [sp, #352]	; 0x160
   241b4:	ldrd	r0, [sp, #40]	; 0x28
   241b8:	eor	r4, r4, r8
   241bc:	eor	r5, r5, r9
   241c0:	ldrd	r8, [sp, #72]	; 0x48
   241c4:	orr	r1, r1, fp
   241c8:	orr	r0, r0, sl
   241cc:	and	r9, r9, r1
   241d0:	add	r1, sp, #7232	; 0x1c40
   241d4:	add	r1, r1, #56	; 0x38
   241d8:	ldr	lr, [r1]
   241dc:	add	r1, sp, #7232	; 0x1c40
   241e0:	add	r1, r1, #60	; 0x3c
   241e4:	orr	ip, ip, lr, lsl #31
   241e8:	str	ip, [sp, #2700]	; 0xa8c
   241ec:	ldr	ip, [r1]
   241f0:	add	r1, sp, #7232	; 0x1c40
   241f4:	and	r8, r8, r0
   241f8:	add	r1, r1, #60	; 0x3c
   241fc:	lsr	ip, ip, #8
   24200:	orr	ip, ip, lr, lsl #24
   24204:	strd	r8, [sp, #24]
   24208:	ldr	lr, [r1]
   2420c:	ldrd	r8, [sp, #152]	; 0x98
   24210:	adds	r0, r2, r6
   24214:	str	ip, [sp, #2708]	; 0xa94
   24218:	ldr	ip, [sp, #352]	; 0x160
   2421c:	adc	r1, r3, r7
   24220:	add	r3, sp, #2688	; 0xa80
   24224:	orr	ip, ip, lr, lsl #25
   24228:	lsr	lr, r8, #6
   2422c:	ldrd	r6, [sp, #40]	; 0x28
   24230:	str	ip, [sp, #352]	; 0x160
   24234:	str	lr, [sp, #360]	; 0x168
   24238:	strd	r0, [sp, #16]
   2423c:	ldrd	r2, [r3]
   24240:	ldrd	r0, [sp, #24]
   24244:	lsr	ip, r8, #19
   24248:	eor	r3, r3, r5
   2424c:	mov	r5, r3
   24250:	add	r3, sp, #7232	; 0x1c40
   24254:	add	r3, r3, #60	; 0x3c
   24258:	and	r6, r6, sl
   2425c:	ldr	r3, [r3]
   24260:	orr	r0, r0, r6
   24264:	lsl	r6, r9, #3
   24268:	lsr	r3, r3, #7
   2426c:	str	r3, [sp, #356]	; 0x164
   24270:	orr	r3, ip, r9, lsl #13
   24274:	str	r3, [sp, #2712]	; 0xa98
   24278:	orr	r3, r6, r8, lsr #29
   2427c:	str	r3, [sp, #2724]	; 0xaa4
   24280:	ldr	r3, [sp, #360]	; 0x168
   24284:	and	r7, r7, fp
   24288:	orr	r3, r3, r9, lsl #26
   2428c:	eor	r2, r2, r4
   24290:	orr	r1, r1, r7
   24294:	str	r3, [sp, #360]	; 0x168
   24298:	ldrd	r6, [sp, #8]
   2429c:	mov	r4, r2
   242a0:	ldrd	r2, [sp, #16]
   242a4:	lsr	lr, r9, #19
   242a8:	lsl	ip, r8, #3
   242ac:	adds	r2, r2, r6
   242b0:	adc	r3, r3, r7
   242b4:	mov	r7, r3
   242b8:	adds	r4, r4, r0
   242bc:	add	r3, sp, #2688	; 0xa80
   242c0:	adc	r5, r5, r1
   242c4:	add	r3, r3, #8
   242c8:	add	r1, sp, #2704	; 0xa90
   242cc:	mov	r6, r2
   242d0:	ldrd	r0, [r1]
   242d4:	ldrd	r2, [r3]
   242d8:	eor	r3, r3, r1
   242dc:	mov	r1, r3
   242e0:	add	r3, sp, #352	; 0x160
   242e4:	eor	r2, r2, r0
   242e8:	mov	r0, r2
   242ec:	ldrd	r2, [r3]
   242f0:	eor	r3, r3, r1
   242f4:	mov	r1, r3
   242f8:	orr	r3, lr, r8, lsl #13
   242fc:	str	r3, [sp, #2716]	; 0xa9c
   24300:	orr	r3, ip, r9, lsr #29
   24304:	str	r3, [sp, #2720]	; 0xaa0
   24308:	eor	r2, r2, r0
   2430c:	lsr	r3, r9, #6
   24310:	mov	r0, r2
   24314:	str	r3, [sp, #364]	; 0x16c
   24318:	ldrd	r2, [sp, #16]
   2431c:	add	ip, sp, #2720	; 0xaa0
   24320:	lsr	lr, r7, #14
   24324:	adds	r2, r2, r4
   24328:	adc	r3, r3, r5
   2432c:	mov	r9, r3
   24330:	add	r3, sp, #2704	; 0xa90
   24334:	add	r3, r3, #8
   24338:	ldrd	r4, [ip]
   2433c:	mov	r8, r2
   24340:	ldrd	r2, [r3]
   24344:	strd	r8, [sp, #24]
   24348:	add	ip, sp, #360	; 0x168
   2434c:	eor	r3, r3, r5
   24350:	mov	r9, r3
   24354:	add	r3, sp, #7232	; 0x1c40
   24358:	add	r3, r3, #48	; 0x30
   2435c:	eor	r2, r2, r4
   24360:	mov	r8, r2
   24364:	ldrd	r2, [r3]
   24368:	ldrd	r4, [sp, #56]	; 0x38
   2436c:	adds	r2, r2, r0
   24370:	adc	r3, r3, r1
   24374:	mov	r0, r2
   24378:	adds	r4, r4, r0
   2437c:	mov	r1, r3
   24380:	adc	r5, r5, r1
   24384:	mov	r0, r4
   24388:	mov	r1, r5
   2438c:	ldrd	r4, [ip]
   24390:	lsr	r2, r6, #14
   24394:	orr	ip, r2, r7, lsl #18
   24398:	eor	r8, r8, r4
   2439c:	lsr	r2, r7, #18
   243a0:	lsr	r3, r6, #18
   243a4:	mov	r4, r6
   243a8:	eor	r9, r9, r5
   243ac:	orr	r3, r3, r7, lsl #14
   243b0:	str	r2, [sp, #16]
   243b4:	mov	r5, r7
   243b8:	adds	r2, r0, r8
   243bc:	lsl	r0, r7, #23
   243c0:	ldrd	r6, [sp, #24]
   243c4:	str	r3, [sp, #2736]	; 0xab0
   243c8:	adc	r3, r1, r9
   243cc:	str	ip, [sp, #2728]	; 0xaa8
   243d0:	strd	r2, [sp, #8]
   243d4:	lsl	r3, r7, #30
   243d8:	ldr	r2, [sp, #16]
   243dc:	mov	r8, r3
   243e0:	orr	r3, lr, r4, lsl #18
   243e4:	str	r3, [sp, #2732]	; 0xaac
   243e8:	orr	r3, r2, r4, lsl #14
   243ec:	mov	r9, r0
   243f0:	str	r3, [sp, #2740]	; 0xab4
   243f4:	ldrd	r2, [sp, #112]	; 0x70
   243f8:	ldrd	r0, [sp, #80]	; 0x50
   243fc:	lsr	ip, r6, #28
   24400:	eor	r3, r3, r1
   24404:	orr	r1, r9, r4, lsr #9
   24408:	str	r1, [sp, #2748]	; 0xabc
   2440c:	orr	r1, ip, r7, lsl #4
   24410:	str	r1, [sp, #2752]	; 0xac0
   24414:	orr	r1, r8, r6, lsr #2
   24418:	str	r1, [sp, #2764]	; 0xacc
   2441c:	add	r9, pc, #884	; 0x374
   24420:	ldrd	r8, [r9]
   24424:	lsr	r1, r7, #28
   24428:	ldrd	r6, [sp, #8]
   2442c:	eor	r2, r2, r0
   24430:	lsl	r0, r4, #23
   24434:	adds	r8, r8, r6
   24438:	adc	r9, r9, r7
   2443c:	mov	r6, r4
   24440:	mov	r7, r5
   24444:	and	r4, r4, r2
   24448:	and	r5, r5, r3
   2444c:	mov	r2, r4
   24450:	mov	r3, r5
   24454:	ldrd	r4, [sp, #24]
   24458:	orr	lr, r0, r7, lsr #9
   2445c:	str	lr, [sp, #2744]	; 0xab8
   24460:	orr	r1, r1, r4, lsl #4
   24464:	str	r1, [sp, #2756]	; 0xac4
   24468:	add	r1, sp, #7296	; 0x1c80
   2446c:	lsl	ip, r4, #30
   24470:	ldr	r1, [r1]
   24474:	lsl	r0, r5, #25
   24478:	strd	r6, [sp, #64]	; 0x40
   2447c:	lsr	lr, r1, #1
   24480:	orr	r1, ip, r5, lsr #2
   24484:	str	r1, [sp, #2760]	; 0xac8
   24488:	orr	r1, r0, r4, lsr #7
   2448c:	str	r1, [sp, #2772]	; 0xad4
   24490:	ldrd	r0, [sp, #48]	; 0x30
   24494:	add	r6, sp, #2736	; 0xab0
   24498:	lsl	ip, r4, #25
   2449c:	adds	r0, r0, r8
   244a0:	adc	r1, r1, r9
   244a4:	mov	r8, r0
   244a8:	mov	r9, r1
   244ac:	ldrd	r0, [sp, #80]	; 0x50
   244b0:	ldrd	r6, [r6]
   244b4:	orr	r4, r4, sl
   244b8:	eor	r1, r1, r3
   244bc:	mov	r3, r1
   244c0:	add	r1, sp, #2720	; 0xaa0
   244c4:	add	r1, r1, #8
   244c8:	eor	r0, r0, r2
   244cc:	mov	r2, r0
   244d0:	ldrd	r0, [r1]
   244d4:	adds	r2, r2, r8
   244d8:	adc	r3, r3, r9
   244dc:	eor	r0, r0, r6
   244e0:	add	r6, sp, #7296	; 0x1c80
   244e4:	add	r6, r6, #4
   244e8:	eor	r1, r1, r7
   244ec:	ldr	r7, [r6]
   244f0:	orr	r5, r5, fp
   244f4:	mov	r6, r4
   244f8:	orr	lr, lr, r7, lsl #31
   244fc:	str	lr, [sp, #2776]	; 0xad8
   24500:	add	lr, sp, #7296	; 0x1c80
   24504:	ldr	lr, [lr]
   24508:	lsr	lr, lr, #8
   2450c:	orr	lr, lr, r7, lsl #24
   24510:	str	lr, [sp, #2784]	; 0xae0
   24514:	add	lr, sp, #7296	; 0x1c80
   24518:	mov	r7, r5
   2451c:	ldr	lr, [lr]
   24520:	lsr	lr, lr, #7
   24524:	str	lr, [sp, #368]	; 0x170
   24528:	ldr	lr, [sp, #28]
   2452c:	orr	ip, ip, lr, lsr #7
   24530:	add	lr, sp, #2736	; 0xab0
   24534:	add	lr, lr, #8
   24538:	ldrd	r8, [lr]
   2453c:	add	lr, sp, #2752	; 0xac0
   24540:	str	ip, [sp, #2768]	; 0xad0
   24544:	ldrd	r4, [lr]
   24548:	add	lr, sp, #2752	; 0xac0
   2454c:	add	lr, lr, #8
   24550:	add	ip, sp, #7296	; 0x1c80
   24554:	eor	r8, r8, r0
   24558:	eor	r9, r9, r1
   2455c:	add	ip, ip, #4
   24560:	mov	r0, r8
   24564:	mov	r1, r9
   24568:	ldrd	r8, [lr]
   2456c:	add	lr, sp, #7296	; 0x1c80
   24570:	ldr	ip, [ip]
   24574:	ldr	lr, [lr]
   24578:	eor	r4, r4, r8
   2457c:	lsr	ip, ip, #1
   24580:	orr	ip, ip, lr, lsl #31
   24584:	str	ip, [sp, #2780]	; 0xadc
   24588:	add	ip, sp, #7296	; 0x1c80
   2458c:	add	ip, ip, #4
   24590:	add	lr, sp, #7296	; 0x1c80
   24594:	ldr	ip, [ip]
   24598:	eor	r5, r5, r9
   2459c:	ldrd	r8, [sp, #40]	; 0x28
   245a0:	ldr	lr, [lr]
   245a4:	lsr	ip, ip, #8
   245a8:	adds	r2, r2, r0
   245ac:	orr	ip, ip, lr, lsl #24
   245b0:	add	lr, sp, #7296	; 0x1c80
   245b4:	adc	r3, r3, r1
   245b8:	add	lr, lr, #4
   245bc:	ldrd	r0, [sp, #24]
   245c0:	ldr	lr, [lr]
   245c4:	and	r8, r8, r6
   245c8:	and	r9, r9, r7
   245cc:	str	ip, [sp, #2788]	; 0xae4
   245d0:	and	r1, r1, fp
   245d4:	ldr	ip, [sp, #368]	; 0x170
   245d8:	mov	r6, r8
   245dc:	mov	r7, r9
   245e0:	ldrd	r8, [sp, #104]	; 0x68
   245e4:	mov	r9, r1
   245e8:	add	r1, sp, #2768	; 0xad0
   245ec:	orr	ip, ip, lr, lsl #25
   245f0:	and	r0, r0, sl
   245f4:	str	ip, [sp, #368]	; 0x170
   245f8:	lsr	lr, r8, #6
   245fc:	lsr	ip, r8, #19
   24600:	mov	r8, r0
   24604:	ldrd	r0, [r1]
   24608:	orr	r6, r6, r8
   2460c:	orr	r7, r7, r9
   24610:	ldrd	r8, [sp, #104]	; 0x68
   24614:	eor	r1, r1, r5
   24618:	mov	r5, r1
   2461c:	lsl	r1, r9, #3
   24620:	orr	r1, r1, r8, lsr #29
   24624:	str	r1, [sp, #2804]	; 0xaf4
   24628:	add	r1, sp, #7296	; 0x1c80
   2462c:	add	r1, r1, #4
   24630:	orr	ip, ip, r9, lsl #13
   24634:	str	ip, [sp, #2792]	; 0xae8
   24638:	ldr	ip, [r1]
   2463c:	str	lr, [sp, #376]	; 0x178
   24640:	mov	r1, r9
   24644:	lsr	lr, r9, #19
   24648:	ldr	r9, [sp, #376]	; 0x178
   2464c:	lsr	ip, ip, #7
   24650:	str	ip, [sp, #372]	; 0x174
   24654:	orr	r1, r9, r1, lsl #26
   24658:	lsl	ip, r8, #3
   2465c:	ldrd	r8, [sp, #72]	; 0x48
   24660:	eor	r0, r0, r4
   24664:	str	r1, [sp, #376]	; 0x178
   24668:	adds	r8, r8, r2
   2466c:	mov	r4, r0
   24670:	add	r1, sp, #2768	; 0xad0
   24674:	adc	r9, r9, r3
   24678:	add	r1, r1, #8
   2467c:	adds	r4, r4, r6
   24680:	add	r6, sp, #2784	; 0xae0
   24684:	strd	r8, [sp, #72]	; 0x48
   24688:	ldrd	r0, [r1]
   2468c:	ldrd	r8, [r6]
   24690:	adc	r5, r5, r7
   24694:	eor	r0, r0, r8
   24698:	eor	r1, r1, r9
   2469c:	ldrd	r8, [sp, #104]	; 0x68
   246a0:	orr	ip, ip, r9, lsr #29
   246a4:	str	ip, [sp, #2800]	; 0xaf0
   246a8:	add	ip, sp, #368	; 0x170
   246ac:	orr	lr, lr, r8, lsl #13
   246b0:	adds	r8, r4, r2
   246b4:	ldrd	r6, [ip]
   246b8:	lsr	ip, r9, #6
   246bc:	adc	r9, r5, r3
   246c0:	add	r3, sp, #2784	; 0xae0
   246c4:	str	ip, [sp, #380]	; 0x17c
   246c8:	add	r3, r3, #8
   246cc:	add	ip, sp, #2800	; 0xaf0
   246d0:	str	lr, [sp, #2796]	; 0xaec
   246d4:	ldrd	r4, [ip]
   246d8:	ldrd	r2, [r3]
   246dc:	eor	r7, r7, r1
   246e0:	add	r1, sp, #376	; 0x178
   246e4:	eor	r3, r3, r5
   246e8:	mov	r5, r3
   246ec:	add	r3, sp, #7232	; 0x1c40
   246f0:	add	r3, r3, #56	; 0x38
   246f4:	eor	r6, r6, r0
   246f8:	eor	r2, r2, r4
   246fc:	ldrd	r0, [r1]
   24700:	mov	r4, r2
   24704:	ldrd	r2, [r3]
   24708:	eor	r0, r0, r4
   2470c:	eor	r1, r1, r5
   24710:	adds	r2, r2, r6
   24714:	mov	r4, r0
   24718:	mov	r5, r1
   2471c:	ldrd	r0, [sp, #32]
   24720:	adc	r3, r3, r7
   24724:	ldrd	r6, [sp, #72]	; 0x48
   24728:	adds	r0, r0, r2
   2472c:	adc	r1, r1, r3
   24730:	lsr	lr, r6, #14
   24734:	lsr	ip, r6, #18
   24738:	mov	r3, r1
   2473c:	orr	r1, lr, r7, lsl #18
   24740:	adds	r0, r0, r4
   24744:	str	r1, [sp, #2808]	; 0xaf8
   24748:	orr	r1, ip, r7, lsl #14
   2474c:	str	r1, [sp, #2816]	; 0xb00
   24750:	adc	r1, r3, r5
   24754:	ldrd	r2, [sp, #72]	; 0x48
   24758:	lsr	lr, r7, #14
   2475c:	lsr	r6, r7, #18
   24760:	strd	r0, [sp, #16]
   24764:	lsl	r5, r3, #23
   24768:	orr	r1, lr, r2, lsl #18
   2476c:	orr	r3, r6, r2, lsl #14
   24770:	ldrd	r6, [sp, #112]	; 0x70
   24774:	str	r1, [sp, #2812]	; 0xafc
   24778:	ldrd	r0, [sp, #64]	; 0x40
   2477c:	str	r3, [sp, #2820]	; 0xb04
   24780:	mov	r3, r7
   24784:	eor	r3, r3, r1
   24788:	ldr	r1, [sp, #72]	; 0x48
   2478c:	lsr	r4, r8, #28
   24790:	lsl	ip, r9, #30
   24794:	b	247a8 <__assert_fail@plt+0x134bc>
   24798:	cdp	15, 6, cr13, cr6, cr11, {5}
   2479c:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   247a0:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   247a4:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   247a8:	orr	r1, r5, r1, lsr #9
   247ac:	str	r1, [sp, #2828]	; 0xb0c
   247b0:	ldr	r1, [sp, #72]	; 0x48
   247b4:	mov	r2, r6
   247b8:	eor	r2, r2, r0
   247bc:	lsl	lr, r1, #23
   247c0:	orr	r1, r4, r9, lsl #4
   247c4:	str	r1, [sp, #2832]	; 0xb10
   247c8:	orr	r1, ip, r8, lsr #2
   247cc:	str	r1, [sp, #2844]	; 0xb1c
   247d0:	sub	r5, pc, #56	; 0x38
   247d4:	ldrd	r4, [r5]
   247d8:	ldrd	r0, [sp, #16]
   247dc:	lsr	ip, r9, #28
   247e0:	orr	ip, ip, r8, lsl #4
   247e4:	adds	r4, r4, r0
   247e8:	adc	r5, r5, r1
   247ec:	mov	r0, r4
   247f0:	mov	r1, r5
   247f4:	ldrd	r4, [sp, #72]	; 0x48
   247f8:	str	ip, [sp, #2836]	; 0xb14
   247fc:	add	ip, sp, #7296	; 0x1c80
   24800:	and	r5, r5, r3
   24804:	add	ip, ip, #8
   24808:	mov	r3, r5
   2480c:	ldr	r5, [sp, #76]	; 0x4c
   24810:	ldr	ip, [ip]
   24814:	and	r4, r4, r2
   24818:	mov	r2, r4
   2481c:	orr	lr, lr, r5, lsr #9
   24820:	lsl	r4, r8, #30
   24824:	lsl	r5, r9, #25
   24828:	str	lr, [sp, #2824]	; 0xb08
   2482c:	lsr	lr, ip, #1
   24830:	orr	ip, r4, r9, lsr #2
   24834:	str	ip, [sp, #2840]	; 0xb18
   24838:	orr	ip, r5, r8, lsr #7
   2483c:	ldrd	r4, [sp, #80]	; 0x50
   24840:	eor	r6, r6, r2
   24844:	mov	r2, r6
   24848:	adds	r4, r4, r0
   2484c:	mov	r0, r4
   24850:	add	r4, sp, #2800	; 0xaf0
   24854:	add	r4, r4, #8
   24858:	add	r6, sp, #2816	; 0xb00
   2485c:	adc	r5, r5, r1
   24860:	eor	r7, r7, r3
   24864:	mov	r1, r5
   24868:	mov	r3, r7
   2486c:	ldrd	r4, [r4]
   24870:	ldrd	r6, [r6]
   24874:	str	ip, [sp, #2852]	; 0xb24
   24878:	lsl	ip, r8, #25
   2487c:	eor	r4, r4, r6
   24880:	mov	r6, r4
   24884:	add	r4, sp, #7296	; 0x1c80
   24888:	add	r4, r4, #12
   2488c:	eor	r5, r5, r7
   24890:	mov	r7, r5
   24894:	ldr	r5, [r4]
   24898:	orr	ip, ip, r9, lsr #7
   2489c:	str	ip, [sp, #2848]	; 0xb20
   248a0:	orr	lr, lr, r5, lsl #31
   248a4:	str	lr, [sp, #2856]	; 0xb28
   248a8:	add	lr, sp, #7296	; 0x1c80
   248ac:	add	lr, lr, #8
   248b0:	add	ip, sp, #7296	; 0x1c80
   248b4:	ldr	lr, [lr]
   248b8:	add	ip, ip, #12
   248bc:	lsr	lr, lr, #8
   248c0:	orr	lr, lr, r5, lsl #24
   248c4:	ldrd	r4, [sp, #24]
   248c8:	str	lr, [sp, #2864]	; 0xb30
   248cc:	add	lr, sp, #7296	; 0x1c80
   248d0:	orr	r4, r4, r8
   248d4:	orr	r5, r5, r9
   248d8:	add	lr, lr, #8
   248dc:	strd	r4, [sp, #80]	; 0x50
   248e0:	adds	r4, r2, r0
   248e4:	adc	r5, r3, r1
   248e8:	add	r3, sp, #2816	; 0xb00
   248ec:	add	r3, r3, #8
   248f0:	ldr	lr, [lr]
   248f4:	ldr	ip, [ip]
   248f8:	strd	r4, [sp, #48]	; 0x30
   248fc:	ldrd	r0, [r3]
   24900:	add	r3, sp, #2832	; 0xb10
   24904:	lsr	ip, ip, #1
   24908:	eor	r0, r0, r6
   2490c:	eor	r1, r1, r7
   24910:	mov	r6, r0
   24914:	mov	r7, r1
   24918:	ldrd	r0, [r3]
   2491c:	add	r3, sp, #2832	; 0xb10
   24920:	add	r3, r3, #8
   24924:	lsr	lr, lr, #7
   24928:	ldrd	r2, [r3]
   2492c:	ldrd	r4, [sp, #80]	; 0x50
   24930:	eor	r1, r1, r3
   24934:	add	r3, sp, #7296	; 0x1c80
   24938:	add	r3, r3, #8
   2493c:	eor	r0, r0, r2
   24940:	ldr	r3, [r3]
   24944:	add	r2, sp, #7296	; 0x1c80
   24948:	add	r2, r2, #12
   2494c:	orr	r3, ip, r3, lsl #31
   24950:	str	r3, [sp, #2860]	; 0xb2c
   24954:	add	r3, sp, #7296	; 0x1c80
   24958:	add	r3, r3, #12
   2495c:	and	r4, r4, sl
   24960:	ldr	r3, [r3]
   24964:	and	r5, r5, fp
   24968:	lsr	ip, r3, #8
   2496c:	add	r3, sp, #7296	; 0x1c80
   24970:	add	r3, r3, #8
   24974:	ldr	r3, [r3]
   24978:	orr	r3, ip, r3, lsl #24
   2497c:	ldr	ip, [r2]
   24980:	str	r3, [sp, #2868]	; 0xb34
   24984:	orr	r3, lr, ip, lsl #25
   24988:	str	r3, [sp, #384]	; 0x180
   2498c:	ldr	r3, [sp, #8]
   24990:	lsr	ip, r3, #19
   24994:	lsr	r3, r3, #6
   24998:	str	r3, [sp, #392]	; 0x188
   2499c:	ldrd	r2, [sp, #48]	; 0x30
   249a0:	adds	r2, r2, r6
   249a4:	adc	r3, r3, r7
   249a8:	ldrd	r6, [sp, #24]
   249ac:	strd	r2, [sp, #48]	; 0x30
   249b0:	add	r3, sp, #2848	; 0xb20
   249b4:	and	r6, r6, r8
   249b8:	and	r7, r7, r9
   249bc:	ldrd	r2, [r3]
   249c0:	orr	r4, r4, r6
   249c4:	orr	r5, r5, r7
   249c8:	ldrd	r6, [sp, #8]
   249cc:	eor	r3, r3, r1
   249d0:	mov	r1, r3
   249d4:	lsl	lr, r7, #3
   249d8:	orr	r3, ip, r7, lsl #13
   249dc:	str	r3, [sp, #2872]	; 0xb38
   249e0:	orr	r3, lr, r6, lsr #29
   249e4:	str	r3, [sp, #2884]	; 0xb44
   249e8:	add	r3, sp, #7296	; 0x1c80
   249ec:	add	r3, r3, #12
   249f0:	eor	r2, r2, r0
   249f4:	ldr	r3, [r3]
   249f8:	lsr	lr, r7, #19
   249fc:	lsl	ip, r6, #3
   24a00:	lsr	r3, r3, #7
   24a04:	str	r3, [sp, #388]	; 0x184
   24a08:	ldr	r3, [sp, #392]	; 0x188
   24a0c:	mov	r0, r2
   24a10:	orr	r3, r3, r7, lsl #26
   24a14:	str	r3, [sp, #392]	; 0x188
   24a18:	ldrd	r6, [sp, #40]	; 0x28
   24a1c:	ldrd	r2, [sp, #48]	; 0x30
   24a20:	adds	r2, r2, r6
   24a24:	adc	r3, r3, r7
   24a28:	mov	r7, r3
   24a2c:	add	r3, sp, #2848	; 0xb20
   24a30:	adds	r0, r0, r4
   24a34:	add	r3, r3, #8
   24a38:	add	r4, sp, #2864	; 0xb30
   24a3c:	mov	r6, r2
   24a40:	adc	r1, r1, r5
   24a44:	ldrd	r2, [r3]
   24a48:	ldrd	r4, [r4]
   24a4c:	strd	r6, [sp, #40]	; 0x28
   24a50:	ldrd	r6, [sp, #8]
   24a54:	eor	r3, r3, r5
   24a58:	mov	r5, r3
   24a5c:	orr	r3, lr, r6, lsl #13
   24a60:	str	r3, [sp, #2876]	; 0xb3c
   24a64:	orr	r3, ip, r7, lsr #29
   24a68:	str	r3, [sp, #2880]	; 0xb40
   24a6c:	add	r3, sp, #384	; 0x180
   24a70:	eor	r2, r2, r4
   24a74:	mov	r4, r2
   24a78:	ldrd	r2, [r3]
   24a7c:	eor	r3, r3, r5
   24a80:	mov	r5, r3
   24a84:	eor	r2, r2, r4
   24a88:	lsr	r3, r7, #6
   24a8c:	mov	r4, r2
   24a90:	str	r3, [sp, #396]	; 0x18c
   24a94:	ldrd	r2, [sp, #48]	; 0x30
   24a98:	adds	r2, r2, r0
   24a9c:	adc	r3, r3, r1
   24aa0:	mov	r7, r3
   24aa4:	add	r3, sp, #2864	; 0xb30
   24aa8:	add	r3, r3, #8
   24aac:	add	r1, sp, #2880	; 0xb40
   24ab0:	mov	r6, r2
   24ab4:	ldrd	r0, [r1]
   24ab8:	ldrd	r2, [r3]
   24abc:	strd	r6, [sp, #80]	; 0x50
   24ac0:	ldrd	r6, [sp, #40]	; 0x28
   24ac4:	eor	r3, r3, r1
   24ac8:	mov	r1, r3
   24acc:	add	r3, sp, #7296	; 0x1c80
   24ad0:	eor	r2, r2, r0
   24ad4:	mov	r0, r2
   24ad8:	ldrd	r2, [r3]
   24adc:	lsr	ip, r6, #18
   24ae0:	orr	ip, ip, r7, lsl #14
   24ae4:	adds	r2, r2, r4
   24ae8:	add	r4, sp, #392	; 0x188
   24aec:	adc	r3, r3, r5
   24af0:	ldrd	r4, [r4]
   24af4:	str	ip, [sp, #2896]	; 0xb50
   24af8:	lsr	lr, r6, #14
   24afc:	eor	r4, r4, r0
   24b00:	eor	r5, r5, r1
   24b04:	mov	r0, r4
   24b08:	mov	r1, r5
   24b0c:	ldrd	r4, [sp, #168]	; 0xa8
   24b10:	orr	lr, lr, r7, lsl #18
   24b14:	lsr	r6, r7, #18
   24b18:	adds	r4, r4, r2
   24b1c:	adc	r5, r5, r3
   24b20:	mov	r3, r5
   24b24:	adds	r4, r4, r0
   24b28:	adc	r5, r3, r1
   24b2c:	ldr	r3, [sp, #44]	; 0x2c
   24b30:	str	lr, [sp, #2888]	; 0xb48
   24b34:	lsr	lr, r7, #14
   24b38:	lsl	r0, r3, #23
   24b3c:	ldrd	r2, [sp, #80]	; 0x50
   24b40:	strd	r4, [sp, #128]	; 0x80
   24b44:	lsr	ip, r2, #28
   24b48:	lsl	r1, r3, #30
   24b4c:	ldrd	r2, [sp, #40]	; 0x28
   24b50:	orr	r3, r6, r2, lsl #14
   24b54:	orr	lr, lr, r2, lsl #18
   24b58:	ldrd	r6, [sp, #64]	; 0x40
   24b5c:	str	r3, [sp, #2900]	; 0xb54
   24b60:	ldrd	r2, [sp, #72]	; 0x48
   24b64:	str	lr, [sp, #2892]	; 0xb4c
   24b68:	eor	r2, r2, r6
   24b6c:	eor	r3, r3, r7
   24b70:	ldrd	r6, [sp, #40]	; 0x28
   24b74:	orr	lr, r0, r6, lsr #9
   24b78:	lsl	r0, r6, #23
   24b7c:	ldrd	r6, [sp, #80]	; 0x50
   24b80:	str	r0, [sp, #48]	; 0x30
   24b84:	str	lr, [sp, #2908]	; 0xb5c
   24b88:	orr	r1, r1, r6, lsr #2
   24b8c:	str	r1, [sp, #2924]	; 0xb6c
   24b90:	add	r1, pc, #872	; 0x368
   24b94:	ldrd	r0, [r1]
   24b98:	lsr	lr, r7, #28
   24b9c:	orr	ip, ip, r7, lsl #4
   24ba0:	adds	r0, r0, r4
   24ba4:	adc	r1, r1, r5
   24ba8:	mov	r4, r0
   24bac:	mov	r5, r1
   24bb0:	ldrd	r0, [sp, #40]	; 0x28
   24bb4:	str	ip, [sp, #2912]	; 0xb60
   24bb8:	lsl	ip, r6, #30
   24bbc:	and	r1, r1, r3
   24bc0:	mov	r3, r1
   24bc4:	and	r0, r0, r2
   24bc8:	ldr	r1, [sp, #44]	; 0x2c
   24bcc:	mov	r2, r0
   24bd0:	ldr	r0, [sp, #48]	; 0x30
   24bd4:	orr	ip, ip, r7, lsr #2
   24bd8:	orr	r1, r0, r1, lsr #9
   24bdc:	str	r1, [sp, #2904]	; 0xb58
   24be0:	orr	r1, lr, r6, lsl #4
   24be4:	str	r1, [sp, #2916]	; 0xb64
   24be8:	add	r1, sp, #7296	; 0x1c80
   24bec:	add	r1, r1, #16
   24bf0:	lsl	r0, r7, #25
   24bf4:	ldr	r1, [r1]
   24bf8:	str	ip, [sp, #2920]	; 0xb68
   24bfc:	orr	ip, r0, r6, lsr #7
   24c00:	str	ip, [sp, #2932]	; 0xb74
   24c04:	lsl	ip, r6, #25
   24c08:	ldrd	r6, [sp, #112]	; 0x70
   24c0c:	lsr	r1, r1, #1
   24c10:	add	lr, sp, #2912	; 0xb60
   24c14:	adds	r6, r6, r4
   24c18:	adc	r7, r7, r5
   24c1c:	mov	r4, r6
   24c20:	mov	r5, r7
   24c24:	ldrd	r6, [sp, #64]	; 0x40
   24c28:	add	lr, lr, #8
   24c2c:	eor	r7, r7, r3
   24c30:	add	r3, sp, #2880	; 0xb40
   24c34:	eor	r6, r6, r2
   24c38:	add	r3, r3, #8
   24c3c:	strd	r6, [sp, #48]	; 0x30
   24c40:	ldrd	r6, [r3]
   24c44:	add	r3, sp, #2896	; 0xb50
   24c48:	ldrd	r2, [r3]
   24c4c:	eor	r7, r7, r3
   24c50:	add	r3, sp, #7296	; 0x1c80
   24c54:	add	r3, r3, #20
   24c58:	eor	r6, r6, r2
   24c5c:	ldr	r3, [r3]
   24c60:	orr	r3, r1, r3, lsl #31
   24c64:	str	r3, [sp, #2936]	; 0xb78
   24c68:	add	r3, sp, #7296	; 0x1c80
   24c6c:	add	r3, r3, #16
   24c70:	ldr	r3, [r3]
   24c74:	lsr	r1, r3, #8
   24c78:	add	r3, sp, #7296	; 0x1c80
   24c7c:	add	r3, r3, #20
   24c80:	ldr	r3, [r3]
   24c84:	orr	r3, r1, r3, lsl #24
   24c88:	str	r3, [sp, #2944]	; 0xb80
   24c8c:	add	r3, sp, #7296	; 0x1c80
   24c90:	add	r3, r3, #16
   24c94:	ldr	r3, [r3]
   24c98:	lsr	r3, r3, #7
   24c9c:	str	r3, [sp, #400]	; 0x190
   24ca0:	ldrd	r2, [sp, #80]	; 0x50
   24ca4:	orr	r1, r3, r9
   24ca8:	orr	r3, ip, r3, lsr #7
   24cac:	str	r3, [sp, #2928]	; 0xb70
   24cb0:	add	r3, sp, #7296	; 0x1c80
   24cb4:	add	r3, r3, #20
   24cb8:	orr	r0, r2, r8
   24cbc:	ldr	r3, [r3]
   24cc0:	lsr	ip, r3, #1
   24cc4:	ldrd	r2, [sp, #48]	; 0x30
   24cc8:	adds	r2, r2, r4
   24ccc:	adc	r3, r3, r5
   24cd0:	ldrd	r4, [lr]
   24cd4:	strd	r2, [sp, #48]	; 0x30
   24cd8:	add	r3, sp, #2896	; 0xb50
   24cdc:	add	r3, r3, #8
   24ce0:	ldrd	r2, [r3]
   24ce4:	eor	r3, r3, r7
   24ce8:	mov	r7, r3
   24cec:	add	r3, sp, #2912	; 0xb60
   24cf0:	eor	r2, r2, r6
   24cf4:	mov	r6, r2
   24cf8:	ldrd	r2, [r3]
   24cfc:	eor	r2, r2, r4
   24d00:	eor	r3, r3, r5
   24d04:	mov	r4, r2
   24d08:	mov	r5, r3
   24d0c:	ldrd	r2, [sp, #24]
   24d10:	and	r2, r2, r0
   24d14:	and	r3, r3, r1
   24d18:	strd	r2, [sp, #120]	; 0x78
   24d1c:	add	r3, sp, #7296	; 0x1c80
   24d20:	add	r3, r3, #16
   24d24:	add	r2, sp, #7296	; 0x1c80
   24d28:	ldr	r3, [r3]
   24d2c:	add	r2, r2, #20
   24d30:	ldr	r1, [r2]
   24d34:	orr	r3, ip, r3, lsl #31
   24d38:	str	r3, [sp, #2940]	; 0xb7c
   24d3c:	add	r3, sp, #7296	; 0x1c80
   24d40:	add	r3, r3, #20
   24d44:	ldr	r3, [r3]
   24d48:	lsr	ip, r3, #8
   24d4c:	add	r3, sp, #7296	; 0x1c80
   24d50:	add	r3, r3, #16
   24d54:	ldr	r3, [r3]
   24d58:	orr	r3, ip, r3, lsl #24
   24d5c:	str	r3, [sp, #2948]	; 0xb84
   24d60:	ldr	r3, [sp, #400]	; 0x190
   24d64:	orr	r3, r3, r1, lsl #25
   24d68:	ldrd	r0, [sp, #16]
   24d6c:	str	r3, [sp, #400]	; 0x190
   24d70:	lsr	r3, r0, #6
   24d74:	str	r3, [sp, #408]	; 0x198
   24d78:	ldrd	r2, [sp, #48]	; 0x30
   24d7c:	lsr	ip, r0, #19
   24d80:	adds	r2, r2, r6
   24d84:	adc	r3, r3, r7
   24d88:	ldrd	r6, [sp, #80]	; 0x50
   24d8c:	strd	r2, [sp, #112]	; 0x70
   24d90:	add	r3, sp, #2928	; 0xb70
   24d94:	and	r7, r7, r9
   24d98:	ldrd	r0, [r3]
   24d9c:	ldr	r3, [sp, #20]
   24da0:	and	r6, r6, r8
   24da4:	eor	r0, r0, r4
   24da8:	eor	r1, r1, r5
   24dac:	mov	r4, r0
   24db0:	mov	r5, r1
   24db4:	ldrd	r0, [sp, #120]	; 0x78
   24db8:	orr	r1, r1, r7
   24dbc:	mov	r7, r1
   24dc0:	lsl	r1, r3, #3
   24dc4:	add	r3, sp, #7296	; 0x1c80
   24dc8:	add	r3, r3, #20
   24dcc:	orr	r0, r0, r6
   24dd0:	ldr	r3, [r3]
   24dd4:	mov	r6, r0
   24dd8:	lsr	r3, r3, #7
   24ddc:	str	r3, [sp, #404]	; 0x194
   24de0:	ldr	r3, [sp, #20]
   24de4:	orr	r3, ip, r3, lsl #13
   24de8:	str	r3, [sp, #2952]	; 0xb88
   24dec:	ldr	r3, [sp, #16]
   24df0:	orr	r3, r1, r3, lsr #29
   24df4:	str	r3, [sp, #2964]	; 0xb94
   24df8:	add	r3, sp, #2928	; 0xb70
   24dfc:	add	r3, r3, #8
   24e00:	ldrd	r0, [r3]
   24e04:	add	r3, sp, #2944	; 0xb80
   24e08:	ldrd	r2, [r3]
   24e0c:	eor	r0, r0, r2
   24e10:	eor	r1, r1, r3
   24e14:	ldr	r3, [sp, #408]	; 0x198
   24e18:	strd	r0, [sp, #120]	; 0x78
   24e1c:	ldr	r1, [sp, #20]
   24e20:	orr	r3, r3, r1, lsl #26
   24e24:	ldrd	r0, [sp, #112]	; 0x70
   24e28:	str	r3, [sp, #408]	; 0x198
   24e2c:	add	r3, sp, #400	; 0x190
   24e30:	adds	r0, r0, sl
   24e34:	adc	r1, r1, fp
   24e38:	ldrd	sl, [sp, #16]
   24e3c:	strd	r0, [sp, #48]	; 0x30
   24e40:	ldrd	r0, [r3]
   24e44:	lsr	lr, fp, #19
   24e48:	orr	r3, lr, sl, lsl #13
   24e4c:	lsl	ip, sl, #3
   24e50:	str	r3, [sp, #2956]	; 0xb8c
   24e54:	orr	r3, ip, fp, lsr #29
   24e58:	str	r3, [sp, #2960]	; 0xb90
   24e5c:	lsr	r3, fp, #6
   24e60:	str	r3, [sp, #412]	; 0x19c
   24e64:	ldrd	r2, [sp, #112]	; 0x70
   24e68:	adds	r6, r6, r4
   24e6c:	adc	r7, r7, r5
   24e70:	adds	r2, r2, r6
   24e74:	adc	r3, r3, r7
   24e78:	mov	fp, r3
   24e7c:	ldrd	r4, [sp, #120]	; 0x78
   24e80:	add	r3, sp, #7296	; 0x1c80
   24e84:	add	r3, r3, #8
   24e88:	mov	sl, r2
   24e8c:	eor	r5, r5, r1
   24e90:	ldrd	r2, [r3]
   24e94:	add	r1, sp, #2944	; 0xb80
   24e98:	add	ip, sp, #2960	; 0xb90
   24e9c:	add	r1, r1, #8
   24ea0:	eor	r4, r4, r0
   24ea4:	ldrd	r6, [ip]
   24ea8:	adds	r2, r2, r4
   24eac:	ldrd	r0, [r1]
   24eb0:	adc	r3, r3, r5
   24eb4:	ldrd	r4, [sp, #48]	; 0x30
   24eb8:	eor	r0, r0, r6
   24ebc:	eor	r1, r1, r7
   24ec0:	mov	r6, r0
   24ec4:	mov	r7, r1
   24ec8:	lsr	r0, r4, #14
   24ecc:	lsr	r1, r4, #18
   24ed0:	ldrd	r4, [sp, #88]	; 0x58
   24ed4:	add	ip, sp, #408	; 0x198
   24ed8:	adds	r4, r4, r2
   24edc:	adc	r5, r5, r3
   24ee0:	mov	r2, r4
   24ee4:	mov	r3, r5
   24ee8:	ldrd	r4, [ip]
   24eec:	eor	r4, r4, r6
   24ef0:	eor	r5, r5, r7
   24ef4:	mov	r6, r4
   24ef8:	b	24f10 <__assert_fail@plt+0x13c24>
   24efc:	nop			; (mov r0, r0)
   24f00:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   24f04:	andlt	r2, r3, r8, asr #15
   24f08:	cdplt	14, 14, cr0, cr15, cr4, {7}
   24f0c:	svclt	0x00597fc7
   24f10:	mov	r7, r5
   24f14:	ldrd	r4, [sp, #48]	; 0x30
   24f18:	adds	r4, r2, r6
   24f1c:	orr	ip, r0, r5, lsl #18
   24f20:	orr	r1, r1, r5, lsl #14
   24f24:	lsr	r0, r5, #14
   24f28:	lsr	lr, r5, #18
   24f2c:	adc	r5, r3, r7
   24f30:	ldrd	r2, [sp, #48]	; 0x30
   24f34:	strd	r4, [sp, #112]	; 0x70
   24f38:	str	r1, [sp, #2976]	; 0xba0
   24f3c:	orr	r5, r0, r2, lsl #18
   24f40:	lsl	r6, r3, #23
   24f44:	orr	r3, lr, r2, lsl #14
   24f48:	str	r5, [sp, #2972]	; 0xb9c
   24f4c:	str	r3, [sp, #2980]	; 0xba4
   24f50:	ldrd	r4, [sp, #40]	; 0x28
   24f54:	ldrd	r2, [sp, #72]	; 0x48
   24f58:	lsl	r1, fp, #30
   24f5c:	orr	r1, r1, sl, lsr #2
   24f60:	eor	r2, r2, r4
   24f64:	eor	r3, r3, r5
   24f68:	ldrd	r4, [sp, #48]	; 0x30
   24f6c:	strd	r2, [sp, #120]	; 0x78
   24f70:	sub	r3, pc, #112	; 0x70
   24f74:	ldrd	r2, [r3]
   24f78:	orr	lr, r6, r4, lsr #9
   24f7c:	mov	r7, r5
   24f80:	mov	r6, r4
   24f84:	lsl	r0, r4, #23
   24f88:	ldrd	r4, [sp, #112]	; 0x70
   24f8c:	str	r1, [sp, #3004]	; 0xbbc
   24f90:	lsr	r1, fp, #28
   24f94:	adds	r2, r2, r4
   24f98:	adc	r3, r3, r5
   24f9c:	mov	r4, r2
   24fa0:	mov	r5, r3
   24fa4:	ldrd	r2, [sp, #120]	; 0x78
   24fa8:	orr	r1, r1, sl, lsl #4
   24fac:	str	r1, [sp, #2996]	; 0xbb4
   24fb0:	and	r2, r2, r6
   24fb4:	and	r3, r3, r7
   24fb8:	ldrd	r6, [sp, #64]	; 0x40
   24fbc:	add	r1, sp, #7296	; 0x1c80
   24fc0:	add	r1, r1, #24
   24fc4:	adds	r6, r6, r4
   24fc8:	adc	r7, r7, r5
   24fcc:	str	ip, [sp, #2968]	; 0xb98
   24fd0:	ldr	r1, [r1]
   24fd4:	lsr	ip, sl, #28
   24fd8:	str	lr, [sp, #2988]	; 0xbac
   24fdc:	ldr	lr, [sp, #52]	; 0x34
   24fe0:	orr	ip, ip, fp, lsl #4
   24fe4:	str	ip, [sp, #2992]	; 0xbb0
   24fe8:	strd	r6, [sp, #64]	; 0x40
   24fec:	lsl	ip, sl, #30
   24ff0:	ldrd	r6, [sp, #72]	; 0x48
   24ff4:	orr	lr, r0, lr, lsr #9
   24ff8:	lsr	r0, r1, #1
   24ffc:	orr	r1, ip, fp, lsr #2
   25000:	add	ip, sp, #2960	; 0xb90
   25004:	add	ip, ip, #8
   25008:	eor	r6, r6, r2
   2500c:	eor	r7, r7, r3
   25010:	mov	r2, r6
   25014:	mov	r3, r7
   25018:	ldrd	r6, [ip]
   2501c:	add	ip, sp, #2976	; 0xba0
   25020:	str	lr, [sp, #2984]	; 0xba8
   25024:	ldrd	r4, [ip]
   25028:	add	ip, sp, #7296	; 0x1c80
   2502c:	add	ip, ip, #28
   25030:	lsl	lr, fp, #25
   25034:	ldr	ip, [ip]
   25038:	str	r1, [sp, #3000]	; 0xbb8
   2503c:	orr	r1, lr, sl, lsr #7
   25040:	orr	ip, r0, ip, lsl #31
   25044:	add	r0, sp, #7296	; 0x1c80
   25048:	add	r0, r0, #24
   2504c:	str	ip, [sp, #3016]	; 0xbc8
   25050:	ldr	ip, [r0]
   25054:	str	r1, [sp, #3012]	; 0xbc4
   25058:	lsl	r1, sl, #25
   2505c:	lsr	r0, ip, #8
   25060:	add	ip, sp, #7296	; 0x1c80
   25064:	add	ip, ip, #28
   25068:	orr	r1, r1, fp, lsr #7
   2506c:	ldr	ip, [ip]
   25070:	eor	r6, r6, r4
   25074:	eor	r7, r7, r5
   25078:	orr	ip, r0, ip, lsl #24
   2507c:	add	r0, sp, #7296	; 0x1c80
   25080:	str	ip, [sp, #3024]	; 0xbd0
   25084:	add	r0, r0, #24
   25088:	str	r1, [sp, #3008]	; 0xbc0
   2508c:	add	r1, sp, #7296	; 0x1c80
   25090:	add	r1, r1, #28
   25094:	ldr	ip, [r0]
   25098:	ldrd	r4, [sp, #80]	; 0x50
   2509c:	add	lr, sp, #2992	; 0xbb0
   250a0:	ldr	r1, [r1]
   250a4:	add	lr, lr, #8
   250a8:	strd	sl, [sp, #176]	; 0xb0
   250ac:	lsr	ip, ip, #7
   250b0:	orr	r4, r4, sl
   250b4:	orr	r5, r5, fp
   250b8:	ldrd	sl, [lr]
   250bc:	add	lr, sp, #7296	; 0x1c80
   250c0:	str	ip, [sp, #416]	; 0x1a0
   250c4:	add	lr, lr, #24
   250c8:	lsr	ip, r1, #1
   250cc:	ldrd	r0, [sp, #64]	; 0x40
   250d0:	ldr	lr, [lr]
   250d4:	and	r5, r5, r9
   250d8:	adds	r0, r0, r2
   250dc:	adc	r1, r1, r3
   250e0:	orr	ip, ip, lr, lsl #31
   250e4:	mov	r3, r1
   250e8:	add	r1, sp, #2976	; 0xba0
   250ec:	str	ip, [sp, #3020]	; 0xbcc
   250f0:	add	r1, r1, #8
   250f4:	add	ip, sp, #7296	; 0x1c80
   250f8:	add	ip, ip, #28
   250fc:	add	lr, sp, #7296	; 0x1c80
   25100:	mov	r2, r0
   25104:	add	lr, lr, #24
   25108:	ldrd	r0, [r1]
   2510c:	ldr	ip, [ip]
   25110:	ldr	lr, [lr]
   25114:	eor	r1, r1, r7
   25118:	mov	r7, r1
   2511c:	lsr	ip, ip, #8
   25120:	add	r1, sp, #2992	; 0xbb0
   25124:	orr	ip, ip, lr, lsl #24
   25128:	eor	r0, r0, r6
   2512c:	add	lr, sp, #7296	; 0x1c80
   25130:	mov	r6, r0
   25134:	add	lr, lr, #28
   25138:	ldrd	r0, [r1]
   2513c:	ldr	lr, [lr]
   25140:	str	ip, [sp, #3028]	; 0xbd4
   25144:	eor	r0, r0, sl
   25148:	eor	r1, r1, fp
   2514c:	ldr	ip, [sp, #416]	; 0x1a0
   25150:	ldrd	sl, [sp, #128]	; 0x80
   25154:	adds	r2, r2, r6
   25158:	orr	ip, ip, lr, lsl #25
   2515c:	adc	r3, r3, r7
   25160:	lsr	lr, sl, #6
   25164:	ldrd	r6, [sp, #176]	; 0xb0
   25168:	str	ip, [sp, #416]	; 0x1a0
   2516c:	lsr	ip, sl, #19
   25170:	ldrd	sl, [sp, #80]	; 0x50
   25174:	str	lr, [sp, #424]	; 0x1a8
   25178:	add	lr, sp, #3008	; 0xbc0
   2517c:	and	sl, sl, r6
   25180:	and	fp, fp, r7
   25184:	mov	r6, sl
   25188:	mov	r7, fp
   2518c:	ldrd	sl, [lr]
   25190:	orr	r5, r5, r7
   25194:	ldr	r7, [sp, #424]	; 0x1a8
   25198:	eor	sl, sl, r0
   2519c:	eor	fp, fp, r1
   251a0:	mov	r0, sl
   251a4:	mov	r1, fp
   251a8:	ldrd	sl, [sp, #128]	; 0x80
   251ac:	and	r4, r4, r8
   251b0:	orr	r4, r4, r6
   251b4:	lsl	lr, fp, #3
   251b8:	orr	ip, ip, fp, lsl #13
   251bc:	orr	r7, r7, fp, lsl #26
   251c0:	str	ip, [sp, #3032]	; 0xbd8
   251c4:	orr	ip, lr, sl, lsr #29
   251c8:	str	ip, [sp, #3044]	; 0xbe4
   251cc:	str	r7, [sp, #424]	; 0x1a8
   251d0:	add	ip, sp, #7296	; 0x1c80
   251d4:	ldrd	r6, [sp, #24]
   251d8:	add	ip, ip, #28
   251dc:	lsr	lr, fp, #19
   251e0:	adds	r6, r6, r2
   251e4:	ldr	ip, [ip]
   251e8:	adc	r7, r7, r3
   251ec:	adds	r0, r0, r4
   251f0:	add	r4, sp, #3008	; 0xbc0
   251f4:	strd	r6, [sp, #24]
   251f8:	lsr	ip, ip, #7
   251fc:	add	r4, r4, #8
   25200:	add	r6, sp, #3024	; 0xbd0
   25204:	str	ip, [sp, #420]	; 0x1a4
   25208:	lsl	ip, sl, #3
   2520c:	adc	r1, r1, r5
   25210:	orr	ip, ip, fp, lsr #29
   25214:	ldrd	r4, [r4]
   25218:	ldrd	r6, [r6]
   2521c:	str	ip, [sp, #3040]	; 0xbe0
   25220:	add	ip, sp, #416	; 0x1a0
   25224:	orr	lr, lr, sl, lsl #13
   25228:	adds	sl, r0, r2
   2522c:	eor	r4, r4, r6
   25230:	eor	r5, r5, r7
   25234:	ldrd	r6, [ip]
   25238:	lsr	ip, fp, #6
   2523c:	adc	fp, r1, r3
   25240:	add	r3, sp, #3024	; 0xbd0
   25244:	add	r3, r3, #8
   25248:	add	r1, sp, #3040	; 0xbe0
   2524c:	str	lr, [sp, #3036]	; 0xbdc
   25250:	ldrd	r0, [r1]
   25254:	ldrd	r2, [r3]
   25258:	eor	r7, r7, r5
   2525c:	eor	r6, r6, r4
   25260:	eor	r3, r3, r1
   25264:	mov	r5, r3
   25268:	add	r3, sp, #7296	; 0x1c80
   2526c:	add	r3, r3, #16
   25270:	eor	r2, r2, r0
   25274:	mov	r4, r2
   25278:	ldrd	r2, [r3]
   2527c:	strd	sl, [sp, #144]	; 0x90
   25280:	ldrd	sl, [sp, #24]
   25284:	adds	r2, r2, r6
   25288:	add	r6, sp, #424	; 0x1a8
   2528c:	str	ip, [sp, #428]	; 0x1ac
   25290:	lsr	lr, sl, #14
   25294:	lsr	ip, sl, #18
   25298:	ldrd	sl, [r6]
   2529c:	adc	r3, r3, r7
   252a0:	ldrd	r6, [sp, #96]	; 0x60
   252a4:	eor	sl, sl, r4
   252a8:	eor	fp, fp, r5
   252ac:	mov	r4, sl
   252b0:	mov	r5, fp
   252b4:	ldrd	sl, [sp, #24]
   252b8:	adds	r6, r6, r2
   252bc:	mov	r2, r6
   252c0:	adc	r7, r7, r3
   252c4:	orr	lr, lr, fp, lsl #18
   252c8:	adds	sl, r2, r4
   252cc:	orr	ip, ip, fp, lsl #14
   252d0:	lsr	r6, fp, #18
   252d4:	str	lr, [sp, #3048]	; 0xbe8
   252d8:	lsr	lr, fp, #14
   252dc:	adc	fp, r7, r5
   252e0:	ldrd	r2, [sp, #144]	; 0x90
   252e4:	strd	sl, [sp, #64]	; 0x40
   252e8:	ldrd	sl, [sp, #24]
   252ec:	str	ip, [sp, #3056]	; 0xbf0
   252f0:	lsl	ip, r3, #30
   252f4:	orr	r3, lr, sl, lsl #18
   252f8:	lsl	r5, fp, #23
   252fc:	str	r3, [sp, #3052]	; 0xbec
   25300:	orr	r3, r6, sl, lsl #14
   25304:	ldrd	sl, [sp, #40]	; 0x28
   25308:	ldrd	r6, [sp, #48]	; 0x30
   2530c:	lsr	r4, r2, #28
   25310:	str	r3, [sp, #3060]	; 0xbf4
   25314:	eor	r6, r6, sl
   25318:	eor	r7, r7, fp
   2531c:	mov	r2, r6
   25320:	mov	r3, r7
   25324:	ldrd	r6, [sp, #24]
   25328:	add	r1, pc, #896	; 0x380
   2532c:	ldrd	r0, [r1]
   25330:	orr	lr, r5, r6, lsr #9
   25334:	str	lr, [sp, #3068]	; 0xbfc
   25338:	lsl	lr, r6, #23
   2533c:	ldrd	r6, [sp, #144]	; 0x90
   25340:	orr	r5, r4, r7, lsl #4
   25344:	str	r5, [sp, #3072]	; 0xc00
   25348:	mov	r5, r7
   2534c:	orr	ip, ip, r6, lsr #2
   25350:	mov	r4, r6
   25354:	mov	r6, r4
   25358:	mov	r7, r5
   2535c:	str	ip, [sp, #3084]	; 0xc0c
   25360:	lsr	ip, r5, #28
   25364:	ldrd	r4, [sp, #64]	; 0x40
   25368:	orr	ip, ip, r6, lsl #4
   2536c:	adds	r4, r4, r0
   25370:	adc	r5, r5, r1
   25374:	mov	r0, r4
   25378:	mov	r1, r5
   2537c:	ldrd	r4, [sp, #24]
   25380:	and	r5, r5, r3
   25384:	mov	r3, r5
   25388:	ldr	r5, [sp, #28]
   2538c:	and	r4, r4, r2
   25390:	mov	r2, r4
   25394:	orr	lr, lr, r5, lsr #9
   25398:	str	lr, [sp, #3064]	; 0xbf8
   2539c:	str	ip, [sp, #3076]	; 0xc04
   253a0:	add	ip, sp, #7296	; 0x1c80
   253a4:	add	ip, ip, #32
   253a8:	lsl	r4, r6, #30
   253ac:	ldr	ip, [ip]
   253b0:	lsl	r5, r7, #25
   253b4:	lsr	lr, ip, #1
   253b8:	orr	ip, r4, r7, lsr #2
   253bc:	str	ip, [sp, #3080]	; 0xc08
   253c0:	orr	ip, r5, r6, lsr #7
   253c4:	str	ip, [sp, #3092]	; 0xc14
   253c8:	lsl	ip, r6, #25
   253cc:	ldrd	r6, [sp, #72]	; 0x48
   253d0:	mov	r4, sl
   253d4:	eor	r4, r4, r2
   253d8:	adds	r6, r6, r0
   253dc:	mov	r2, r4
   253e0:	add	r4, sp, #3040	; 0xbe0
   253e4:	mov	r0, r6
   253e8:	mov	r5, fp
   253ec:	add	r4, r4, #8
   253f0:	add	r6, sp, #3056	; 0xbf0
   253f4:	adc	r7, r7, r1
   253f8:	eor	r5, r5, r3
   253fc:	mov	r1, r7
   25400:	mov	r3, r5
   25404:	ldrd	r6, [r6]
   25408:	ldrd	r4, [r4]
   2540c:	ldrd	sl, [sp, #144]	; 0x90
   25410:	adds	r2, r2, r0
   25414:	eor	r4, r4, r6
   25418:	mov	r6, r4
   2541c:	add	r4, sp, #7296	; 0x1c80
   25420:	add	r4, r4, #36	; 0x24
   25424:	eor	r5, r5, r7
   25428:	mov	r7, r5
   2542c:	ldr	r5, [r4]
   25430:	orr	ip, ip, fp, lsr #7
   25434:	str	ip, [sp, #3088]	; 0xc10
   25438:	orr	lr, lr, r5, lsl #31
   2543c:	str	lr, [sp, #3096]	; 0xc18
   25440:	add	lr, sp, #7296	; 0x1c80
   25444:	add	lr, lr, #32
   25448:	add	ip, sp, #7296	; 0x1c80
   2544c:	ldr	lr, [lr]
   25450:	add	ip, ip, #36	; 0x24
   25454:	adc	r3, r3, r1
   25458:	lsr	lr, lr, #8
   2545c:	orr	lr, lr, r5, lsl #24
   25460:	str	lr, [sp, #3104]	; 0xc20
   25464:	add	lr, sp, #7296	; 0x1c80
   25468:	add	lr, lr, #32
   2546c:	ldrd	r4, [sp, #176]	; 0xb0
   25470:	ldr	lr, [lr]
   25474:	ldr	ip, [ip]
   25478:	orr	r4, r4, sl
   2547c:	lsr	lr, lr, #7
   25480:	str	lr, [sp, #432]	; 0x1b0
   25484:	add	lr, sp, #3072	; 0xc00
   25488:	add	lr, lr, #8
   2548c:	orr	r5, r5, fp
   25490:	ldrd	sl, [lr]
   25494:	add	lr, sp, #7296	; 0x1c80
   25498:	add	lr, lr, #32
   2549c:	add	r1, sp, #3056	; 0xbf0
   254a0:	ldr	lr, [lr]
   254a4:	add	r1, r1, #8
   254a8:	lsr	ip, ip, #1
   254ac:	ldrd	r0, [r1]
   254b0:	orr	ip, ip, lr, lsl #31
   254b4:	str	ip, [sp, #3100]	; 0xc1c
   254b8:	add	ip, sp, #7296	; 0x1c80
   254bc:	eor	r1, r1, r7
   254c0:	add	ip, ip, #36	; 0x24
   254c4:	add	lr, sp, #7296	; 0x1c80
   254c8:	mov	r7, r1
   254cc:	add	lr, lr, #32
   254d0:	add	r1, sp, #3072	; 0xc00
   254d4:	eor	r0, r0, r6
   254d8:	ldr	ip, [ip]
   254dc:	mov	r6, r0
   254e0:	ldr	lr, [lr]
   254e4:	ldrd	r0, [r1]
   254e8:	lsr	ip, ip, #8
   254ec:	orr	ip, ip, lr, lsl #24
   254f0:	eor	r0, r0, sl
   254f4:	eor	r1, r1, fp
   254f8:	add	lr, sp, #7296	; 0x1c80
   254fc:	ldrd	sl, [sp, #80]	; 0x50
   25500:	add	lr, lr, #36	; 0x24
   25504:	str	ip, [sp, #3108]	; 0xc24
   25508:	ldr	lr, [lr]
   2550c:	and	sl, sl, r4
   25510:	and	fp, fp, r5
   25514:	ldr	ip, [sp, #432]	; 0x1b0
   25518:	mov	r4, sl
   2551c:	mov	r5, fp
   25520:	ldrd	sl, [sp, #112]	; 0x70
   25524:	orr	ip, ip, lr, lsl #25
   25528:	str	ip, [sp, #432]	; 0x1b0
   2552c:	lsr	lr, sl, #6
   25530:	lsr	ip, sl, #19
   25534:	adds	sl, r2, r6
   25538:	adc	fp, r3, r7
   2553c:	ldrd	r2, [sp, #176]	; 0xb0
   25540:	str	lr, [sp, #440]	; 0x1b8
   25544:	mov	r6, r2
   25548:	mov	r7, r3
   2554c:	strd	r2, [sp, #72]	; 0x48
   25550:	ldrd	r2, [sp, #144]	; 0x90
   25554:	and	r7, r7, r3
   25558:	add	r3, sp, #3088	; 0xc10
   2555c:	and	r6, r6, r2
   25560:	ldrd	r2, [r3]
   25564:	orr	r4, r4, r6
   25568:	orr	r5, r5, r7
   2556c:	ldrd	r6, [sp, #112]	; 0x70
   25570:	eor	r3, r3, r1
   25574:	mov	r1, r3
   25578:	lsl	lr, r7, #3
   2557c:	orr	r3, ip, r7, lsl #13
   25580:	str	r3, [sp, #3112]	; 0xc28
   25584:	orr	r3, lr, r6, lsr #29
   25588:	str	r3, [sp, #3124]	; 0xc34
   2558c:	add	r3, sp, #7296	; 0x1c80
   25590:	add	r3, r3, #36	; 0x24
   25594:	eor	r2, r2, r0
   25598:	ldr	r3, [r3]
   2559c:	mov	r0, r2
   255a0:	adds	r2, sl, r8
   255a4:	lsr	r3, r3, #7
   255a8:	str	r3, [sp, #436]	; 0x1b4
   255ac:	ldr	r3, [sp, #440]	; 0x1b8
   255b0:	lsr	lr, r7, #19
   255b4:	orr	r3, r3, r7, lsl #26
   255b8:	str	r3, [sp, #440]	; 0x1b8
   255bc:	adc	r3, fp, r9
   255c0:	lsl	ip, r6, #3
   255c4:	strd	r2, [sp, #120]	; 0x78
   255c8:	add	r3, sp, #3088	; 0xc10
   255cc:	add	r3, r3, #8
   255d0:	ldrd	r8, [r3]
   255d4:	add	r3, sp, #3104	; 0xc20
   255d8:	adds	r0, r0, r4
   255dc:	ldrd	r2, [r3]
   255e0:	adc	r1, r1, r5
   255e4:	eor	r9, r9, r3
   255e8:	orr	r3, lr, r6, lsl #13
   255ec:	str	r3, [sp, #3116]	; 0xc2c
   255f0:	orr	r3, ip, r7, lsr #29
   255f4:	str	r3, [sp, #3120]	; 0xc30
   255f8:	add	r3, sp, #432	; 0x1b0
   255fc:	eor	r8, r8, r2
   25600:	ldrd	r2, [r3]
   25604:	mov	r5, r9
   25608:	eor	r3, r3, r5
   2560c:	mov	r5, r3
   25610:	lsr	r3, r7, #6
   25614:	str	r3, [sp, #444]	; 0x1bc
   25618:	add	r3, sp, #3104	; 0xc20
   2561c:	add	r3, r3, #8
   25620:	eor	r2, r2, r8
   25624:	adds	r8, sl, r0
   25628:	adc	r9, fp, r1
   2562c:	ldrd	r6, [sp, #120]	; 0x78
   25630:	ldrd	r0, [r3]
   25634:	add	r3, sp, #3120	; 0xc30
   25638:	mov	r4, r2
   2563c:	ldrd	r2, [r3]
   25640:	lsr	ip, r6, #18
   25644:	lsr	lr, r6, #14
   25648:	add	r6, sp, #440	; 0x1b8
   2564c:	eor	r1, r1, r3
   25650:	ldrd	r6, [r6]
   25654:	add	r3, sp, #7296	; 0x1c80
   25658:	add	r3, r3, #24
   2565c:	eor	r0, r0, r2
   25660:	eor	r6, r6, r0
   25664:	ldrd	r2, [r3]
   25668:	eor	r7, r7, r1
   2566c:	mov	r0, r6
   25670:	mov	r1, r7
   25674:	ldrd	r6, [sp, #152]	; 0x98
   25678:	adds	r2, r2, r4
   2567c:	adc	r3, r3, r5
   25680:	adds	r6, r6, r2
   25684:	adc	r7, r7, r3
   25688:	mov	sl, r6
   2568c:	mov	fp, r7
   25690:	ldrd	r6, [sp, #120]	; 0x78
   25694:	add	r5, pc, #28
   25698:	ldrd	r4, [r5]
   2569c:	lsr	r2, r7, #18
   256a0:	orr	r3, ip, r7, lsl #14
   256a4:	str	r2, [sp, #136]	; 0x88
   256a8:	b	256c0 <__assert_fail@plt+0x143d4>
   256ac:	nop			; (mov r0, r0)
   256b0:	stccc	15, cr8, [r8, #776]!	; 0x308
   256b4:			; <UNDEFINED> instruction: 0xc6e00bf3
   256b8:	movwls	sl, #42789	; 0xa725
   256bc:	strle	r9, [r7, #327]!	; 0x147
   256c0:	adds	r2, sl, r0
   256c4:	orr	lr, lr, r7, lsl #18
   256c8:	str	r3, [sp, #3136]	; 0xc40
   256cc:	adc	r3, fp, r1
   256d0:	mov	r6, r2
   256d4:	str	lr, [sp, #3128]	; 0xc38
   256d8:	lsr	lr, r7, #14
   256dc:	mov	r7, r3
   256e0:	ldrd	r2, [sp, #120]	; 0x78
   256e4:	lsl	r1, r9, #30
   256e8:	str	r1, [sp, #176]	; 0xb0
   256ec:	lsl	r0, r3, #23
   256f0:	orr	lr, lr, r2, lsl #18
   256f4:	mov	r3, r2
   256f8:	ldr	r2, [sp, #136]	; 0x88
   256fc:	str	lr, [sp, #3132]	; 0xc3c
   25700:	orr	r3, r2, r3, lsl #14
   25704:	str	r3, [sp, #3140]	; 0xc44
   25708:	ldrd	r2, [sp, #48]	; 0x30
   2570c:	ldrd	sl, [sp, #24]
   25710:	strd	r6, [sp, #136]	; 0x88
   25714:	adds	r6, r6, r4
   25718:	eor	sl, sl, r2
   2571c:	eor	fp, fp, r3
   25720:	mov	r2, sl
   25724:	mov	r3, fp
   25728:	ldrd	sl, [sp, #120]	; 0x78
   2572c:	adc	r7, r7, r5
   25730:	mov	r4, r6
   25734:	mov	r5, r7
   25738:	mov	r6, sl
   2573c:	mov	r7, fp
   25740:	and	r6, r6, r2
   25744:	and	r7, r7, r3
   25748:	mov	r2, r6
   2574c:	mov	r3, r7
   25750:	ldrd	r6, [sp, #40]	; 0x28
   25754:	orr	r1, r0, sl, lsr #9
   25758:	lsr	ip, r8, #28
   2575c:	adds	r6, r6, r4
   25760:	adc	r7, r7, r5
   25764:	mov	r4, r6
   25768:	mov	r5, r7
   2576c:	ldrd	r6, [sp, #48]	; 0x30
   25770:	str	r1, [sp, #3148]	; 0xc4c
   25774:	orr	r1, ip, r9, lsl #4
   25778:	eor	r7, r7, r3
   2577c:	add	r3, sp, #3120	; 0xc30
   25780:	add	r3, r3, #8
   25784:	lsl	r0, sl, #23
   25788:	str	r1, [sp, #3152]	; 0xc50
   2578c:	eor	r6, r6, r2
   25790:	ldr	r1, [sp, #176]	; 0xb0
   25794:	orr	lr, r0, fp, lsr #9
   25798:	mov	sl, r6
   2579c:	mov	fp, r7
   257a0:	ldrd	r6, [r3]
   257a4:	add	r3, sp, #3136	; 0xc40
   257a8:	orr	r1, r1, r8, lsr #2
   257ac:	ldrd	r2, [r3]
   257b0:	str	r1, [sp, #3164]	; 0xc5c
   257b4:	lsr	r1, r9, #28
   257b8:	orr	r1, r1, r8, lsl #4
   257bc:	str	r1, [sp, #3156]	; 0xc54
   257c0:	add	r1, sp, #7296	; 0x1c80
   257c4:	eor	r7, r7, r3
   257c8:	add	r1, r1, #40	; 0x28
   257cc:	add	r3, sp, #7296	; 0x1c80
   257d0:	add	r3, r3, #44	; 0x2c
   257d4:	ldr	r1, [r1]
   257d8:	ldr	r3, [r3]
   257dc:	lsl	ip, r8, #30
   257e0:	lsr	r1, r1, #1
   257e4:	orr	r3, r1, r3, lsl #31
   257e8:	str	r3, [sp, #3176]	; 0xc68
   257ec:	add	r3, sp, #7296	; 0x1c80
   257f0:	add	r3, r3, #40	; 0x28
   257f4:	lsl	r0, r9, #25
   257f8:	ldr	r3, [r3]
   257fc:	orr	ip, ip, r9, lsr #2
   25800:	str	ip, [sp, #3160]	; 0xc58
   25804:	lsr	r1, r3, #8
   25808:	add	r3, sp, #7296	; 0x1c80
   2580c:	add	r3, r3, #44	; 0x2c
   25810:	orr	ip, r0, r8, lsr #7
   25814:	ldr	r3, [r3]
   25818:	str	ip, [sp, #3172]	; 0xc64
   2581c:	lsl	ip, r8, #25
   25820:	orr	r3, r1, r3, lsl #24
   25824:	str	r3, [sp, #3184]	; 0xc70
   25828:	add	r3, sp, #7296	; 0x1c80
   2582c:	add	r3, r3, #40	; 0x28
   25830:	eor	r6, r6, r2
   25834:	ldr	r3, [r3]
   25838:	adds	r2, sl, r4
   2583c:	str	lr, [sp, #3144]	; 0xc48
   25840:	lsr	r3, r3, #7
   25844:	str	r3, [sp, #448]	; 0x1c0
   25848:	orr	r3, ip, r9, lsr #7
   2584c:	str	r3, [sp, #3168]	; 0xc60
   25850:	add	r3, sp, #7296	; 0x1c80
   25854:	add	r3, r3, #44	; 0x2c
   25858:	ldrd	r0, [sp, #144]	; 0x90
   2585c:	ldr	r3, [r3]
   25860:	orr	r0, r0, r8
   25864:	lsr	ip, r3, #1
   25868:	adc	r3, fp, r5
   2586c:	orr	r1, r1, r9
   25870:	strd	r2, [sp, #40]	; 0x28
   25874:	add	r3, sp, #3136	; 0xc40
   25878:	add	r3, r3, #8
   2587c:	ldrd	r4, [r3]
   25880:	add	r3, sp, #3152	; 0xc50
   25884:	eor	r4, r4, r6
   25888:	eor	r5, r5, r7
   2588c:	mov	r6, r4
   25890:	mov	r7, r5
   25894:	ldrd	r4, [r3]
   25898:	add	r3, sp, #3152	; 0xc50
   2589c:	add	r3, r3, #8
   258a0:	ldrd	r2, [r3]
   258a4:	eor	r4, r4, r2
   258a8:	eor	r5, r5, r3
   258ac:	ldrd	r2, [sp, #72]	; 0x48
   258b0:	strd	r2, [sp, #176]	; 0xb0
   258b4:	mov	fp, r3
   258b8:	add	r3, sp, #7296	; 0x1c80
   258bc:	add	r3, r3, #40	; 0x28
   258c0:	mov	sl, r2
   258c4:	ldr	r3, [r3]
   258c8:	add	r2, sp, #7296	; 0x1c80
   258cc:	add	r2, r2, #44	; 0x2c
   258d0:	orr	r3, ip, r3, lsl #31
   258d4:	str	r3, [sp, #3180]	; 0xc6c
   258d8:	add	r3, sp, #7296	; 0x1c80
   258dc:	add	r3, r3, #44	; 0x2c
   258e0:	and	sl, sl, r0
   258e4:	ldr	r3, [r3]
   258e8:	and	fp, fp, r1
   258ec:	mov	r0, sl
   258f0:	lsr	ip, r3, #8
   258f4:	add	r3, sp, #7296	; 0x1c80
   258f8:	add	r3, r3, #40	; 0x28
   258fc:	mov	r1, fp
   25900:	ldr	r3, [r3]
   25904:	ldrd	sl, [sp, #64]	; 0x40
   25908:	orr	r3, ip, r3, lsl #24
   2590c:	ldr	ip, [r2]
   25910:	str	r3, [sp, #3188]	; 0xc74
   25914:	ldr	r3, [sp, #448]	; 0x1c0
   25918:	orr	r3, r3, ip, lsl #25
   2591c:	str	r3, [sp, #448]	; 0x1c0
   25920:	lsr	r3, sl, #6
   25924:	str	r3, [sp, #456]	; 0x1c8
   25928:	ldrd	r2, [sp, #40]	; 0x28
   2592c:	lsr	ip, sl, #19
   25930:	adds	r2, r2, r6
   25934:	adc	r3, r3, r7
   25938:	ldrd	r6, [sp, #144]	; 0x90
   2593c:	strd	r2, [sp, #40]	; 0x28
   25940:	add	r3, sp, #3168	; 0xc60
   25944:	and	r7, r7, r9
   25948:	ldrd	r2, [r3]
   2594c:	orr	r7, r7, r1
   25950:	lsl	r1, fp, #3
   25954:	eor	r3, r3, r5
   25958:	mov	r5, r3
   2595c:	add	r3, sp, #7296	; 0x1c80
   25960:	add	r3, r3, #44	; 0x2c
   25964:	and	r6, r6, r8
   25968:	ldr	r3, [r3]
   2596c:	eor	r2, r2, r4
   25970:	mov	r4, r2
   25974:	lsr	r3, r3, #7
   25978:	str	r3, [sp, #452]	; 0x1c4
   2597c:	orr	r3, ip, fp, lsl #13
   25980:	str	r3, [sp, #3192]	; 0xc78
   25984:	orr	r3, r1, sl, lsr #29
   25988:	str	r3, [sp, #3204]	; 0xc84
   2598c:	add	r3, sp, #3168	; 0xc60
   25990:	add	r3, r3, #8
   25994:	add	r1, sp, #3184	; 0xc70
   25998:	ldrd	r2, [r3]
   2599c:	orr	r6, r6, r0
   259a0:	ldrd	r0, [r1]
   259a4:	eor	r3, r3, r1
   259a8:	mov	r1, r3
   259ac:	ldr	r3, [sp, #456]	; 0x1c8
   259b0:	eor	r2, r2, r0
   259b4:	orr	r3, r3, fp, lsl #26
   259b8:	mov	r0, r2
   259bc:	ldrd	sl, [sp, #80]	; 0x50
   259c0:	str	r3, [sp, #456]	; 0x1c8
   259c4:	ldrd	r2, [sp, #40]	; 0x28
   259c8:	adds	r2, r2, sl
   259cc:	adc	r3, r3, fp
   259d0:	mov	fp, r3
   259d4:	add	r3, sp, #448	; 0x1c0
   259d8:	adds	r6, r6, r4
   259dc:	mov	sl, r2
   259e0:	adc	r7, r7, r5
   259e4:	ldrd	r2, [r3]
   259e8:	ldrd	r4, [sp, #64]	; 0x40
   259ec:	eor	r3, r3, r1
   259f0:	lsr	lr, r5, #19
   259f4:	lsl	ip, r4, #3
   259f8:	mov	r1, r3
   259fc:	orr	r3, lr, r4, lsl #13
   25a00:	str	r3, [sp, #3196]	; 0xc7c
   25a04:	orr	r3, ip, r5, lsr #29
   25a08:	eor	r2, r2, r0
   25a0c:	str	r3, [sp, #3200]	; 0xc80
   25a10:	lsr	r3, r5, #6
   25a14:	mov	r0, r2
   25a18:	str	r3, [sp, #460]	; 0x1cc
   25a1c:	ldrd	r2, [sp, #40]	; 0x28
   25a20:	add	ip, sp, #3200	; 0xc80
   25a24:	lsr	lr, sl, #18
   25a28:	adds	r2, r2, r6
   25a2c:	adc	r3, r3, r7
   25a30:	mov	r5, r3
   25a34:	add	r3, sp, #7296	; 0x1c80
   25a38:	add	r3, r3, #32
   25a3c:	mov	r4, r2
   25a40:	ldrd	r2, [r3]
   25a44:	strd	r4, [sp, #80]	; 0x50
   25a48:	adds	r2, r2, r0
   25a4c:	adc	r3, r3, r1
   25a50:	add	r1, sp, #3184	; 0xc70
   25a54:	add	r1, r1, #8
   25a58:	ldrd	r0, [r1]
   25a5c:	ldrd	r4, [ip]
   25a60:	lsr	ip, sl, #14
   25a64:	strd	sl, [sp, #200]	; 0xc8
   25a68:	eor	r0, r0, r4
   25a6c:	eor	r1, r1, r5
   25a70:	mov	r6, r0
   25a74:	mov	r7, r1
   25a78:	ldrd	r0, [sp, #104]	; 0x68
   25a7c:	adds	r0, r0, r2
   25a80:	adc	r1, r1, r3
   25a84:	mov	r3, r1
   25a88:	add	r1, sp, #456	; 0x1c8
   25a8c:	mov	r2, r0
   25a90:	ldrd	r0, [r1]
   25a94:	eor	r1, r1, r7
   25a98:	mov	r7, r1
   25a9c:	orr	r1, ip, fp, lsl #18
   25aa0:	str	r1, [sp, #3208]	; 0xc88
   25aa4:	eor	r0, r0, r6
   25aa8:	lsr	r1, fp, #14
   25aac:	adds	r0, r2, r0
   25ab0:	mov	r5, r1
   25ab4:	orr	r1, lr, fp, lsl #14
   25ab8:	str	r1, [sp, #3216]	; 0xc90
   25abc:	adc	r1, r3, r7
   25ac0:	ldrd	r2, [sp, #80]	; 0x50
   25ac4:	strd	r0, [sp, #72]	; 0x48
   25ac8:	lsr	lr, fp, #18
   25acc:	lsl	r1, r3, #30
   25ad0:	orr	r3, r5, sl, lsl #18
   25ad4:	lsl	r6, fp, #23
   25ad8:	str	r3, [sp, #3212]	; 0xc8c
   25adc:	orr	r3, lr, sl, lsl #14
   25ae0:	str	r3, [sp, #3220]	; 0xc94
   25ae4:	orr	lr, r6, sl, lsr #9
   25ae8:	ldrd	r4, [sp, #24]
   25aec:	ldrd	r6, [sp, #80]	; 0x50
   25af0:	lsr	ip, r2, #28
   25af4:	ldrd	r2, [sp, #120]	; 0x78
   25af8:	orr	r1, r1, r6, lsr #2
   25afc:	orr	ip, ip, r7, lsl #4
   25b00:	eor	r4, r4, r2
   25b04:	eor	r5, r5, r3
   25b08:	mov	r2, r4
   25b0c:	mov	r3, r5
   25b10:	str	r1, [sp, #3244]	; 0xcac
   25b14:	add	r5, pc, #844	; 0x34c
   25b18:	ldrd	r4, [r5]
   25b1c:	lsr	r1, r7, #28
   25b20:	ldrd	r6, [sp, #72]	; 0x48
   25b24:	lsl	r0, sl, #23
   25b28:	str	ip, [sp, #3232]	; 0xca0
   25b2c:	adds	r4, r4, r6
   25b30:	adc	r5, r5, r7
   25b34:	mov	r6, sl
   25b38:	mov	r7, fp
   25b3c:	and	r6, r6, r2
   25b40:	and	r7, r7, r3
   25b44:	mov	r2, r6
   25b48:	mov	r3, r7
   25b4c:	ldrd	r6, [sp, #80]	; 0x50
   25b50:	str	lr, [sp, #3228]	; 0xc9c
   25b54:	orr	lr, r0, fp, lsr #9
   25b58:	lsl	ip, r6, #30
   25b5c:	orr	r1, r1, r6, lsl #4
   25b60:	lsl	r0, r7, #25
   25b64:	str	r1, [sp, #3236]	; 0xca4
   25b68:	orr	r1, ip, r7, lsr #2
   25b6c:	str	r1, [sp, #3240]	; 0xca8
   25b70:	orr	r1, r0, r6, lsr #7
   25b74:	str	r1, [sp, #3252]	; 0xcb4
   25b78:	ldrd	r0, [sp, #48]	; 0x30
   25b7c:	ldrd	sl, [sp, #160]	; 0xa0
   25b80:	lsl	ip, r6, #25
   25b84:	adds	r0, r0, r4
   25b88:	adc	r1, r1, r5
   25b8c:	ldrd	r4, [sp, #24]
   25b90:	add	r6, sp, #3216	; 0xc90
   25b94:	str	lr, [sp, #3224]	; 0xc98
   25b98:	eor	r4, r4, r2
   25b9c:	mov	r2, r4
   25ba0:	add	r4, sp, #3200	; 0xc80
   25ba4:	add	r4, r4, #8
   25ba8:	eor	r5, r5, r3
   25bac:	mov	r3, r5
   25bb0:	ldrd	r6, [r6]
   25bb4:	ldrd	r4, [r4]
   25bb8:	lsr	lr, sl, #1
   25bbc:	orr	lr, lr, fp, lsl #31
   25bc0:	str	lr, [sp, #3256]	; 0xcb8
   25bc4:	lsr	lr, sl, #8
   25bc8:	eor	r4, r4, r6
   25bcc:	eor	r5, r5, r7
   25bd0:	orr	lr, lr, fp, lsl #24
   25bd4:	str	lr, [sp, #3264]	; 0xcc0
   25bd8:	lsr	lr, sl, #7
   25bdc:	strd	r4, [sp, #48]	; 0x30
   25be0:	str	lr, [sp, #464]	; 0x1d0
   25be4:	ldrd	r6, [sp, #80]	; 0x50
   25be8:	orr	r4, r6, r8
   25bec:	adds	r6, r2, r0
   25bf0:	orr	r5, r7, r9
   25bf4:	orr	ip, ip, r7, lsr #7
   25bf8:	adc	r7, r3, r1
   25bfc:	add	r3, sp, #3216	; 0xc90
   25c00:	add	r3, r3, #8
   25c04:	ldrd	r0, [sp, #48]	; 0x30
   25c08:	ldrd	r2, [r3]
   25c0c:	strd	r6, [sp, #40]	; 0x28
   25c10:	str	ip, [sp, #3248]	; 0xcb0
   25c14:	eor	r1, r1, r3
   25c18:	mov	r7, r1
   25c1c:	add	r1, sp, #3232	; 0xca0
   25c20:	add	r3, sp, #3232	; 0xca0
   25c24:	add	r1, r1, #8
   25c28:	eor	r0, r0, r2
   25c2c:	mov	r6, r0
   25c30:	ldrd	r2, [r3]
   25c34:	ldrd	r0, [r1]
   25c38:	lsr	ip, fp, #1
   25c3c:	eor	r2, r2, r0
   25c40:	eor	r3, r3, r1
   25c44:	mov	r0, r2
   25c48:	mov	r1, r3
   25c4c:	ldrd	r2, [sp, #144]	; 0x90
   25c50:	and	r3, r3, r5
   25c54:	mov	r5, r3
   25c58:	orr	r3, ip, sl, lsl #31
   25c5c:	lsr	ip, fp, #8
   25c60:	str	r3, [sp, #3260]	; 0xcbc
   25c64:	orr	r3, ip, sl, lsl #24
   25c68:	str	r3, [sp, #3268]	; 0xcc4
   25c6c:	ldr	r3, [sp, #464]	; 0x1d0
   25c70:	and	r2, r2, r4
   25c74:	orr	r3, r3, fp, lsl #25
   25c78:	str	r3, [sp, #464]	; 0x1d0
   25c7c:	ldr	r3, [sp, #136]	; 0x88
   25c80:	mov	r4, r2
   25c84:	lsr	ip, r3, #19
   25c88:	lsr	r3, r3, #6
   25c8c:	str	r3, [sp, #472]	; 0x1d8
   25c90:	ldrd	r2, [sp, #40]	; 0x28
   25c94:	adds	r2, r2, r6
   25c98:	adc	r3, r3, r7
   25c9c:	ldrd	r6, [sp, #80]	; 0x50
   25ca0:	strd	r2, [sp, #40]	; 0x28
   25ca4:	add	r3, sp, #3248	; 0xcb0
   25ca8:	and	r6, r6, r8
   25cac:	and	r7, r7, r9
   25cb0:	ldrd	r2, [r3]
   25cb4:	orr	r4, r4, r6
   25cb8:	orr	r5, r5, r7
   25cbc:	ldrd	r6, [sp, #136]	; 0x88
   25cc0:	eor	r3, r3, r1
   25cc4:	mov	r1, r3
   25cc8:	lsl	lr, r7, #3
   25ccc:	orr	r3, ip, r7, lsl #13
   25cd0:	str	r3, [sp, #3272]	; 0xcc8
   25cd4:	orr	r3, lr, r6, lsr #29
   25cd8:	str	r3, [sp, #3284]	; 0xcd4
   25cdc:	lsr	r3, fp, #7
   25ce0:	str	r3, [sp, #468]	; 0x1d4
   25ce4:	ldr	r3, [sp, #472]	; 0x1d8
   25ce8:	eor	r2, r2, r0
   25cec:	orr	r3, r3, r7, lsl #26
   25cf0:	mov	fp, r7
   25cf4:	lsr	lr, r7, #19
   25cf8:	lsl	ip, r6, #3
   25cfc:	mov	sl, r6
   25d00:	mov	r0, r2
   25d04:	ldrd	r6, [sp, #176]	; 0xb0
   25d08:	str	r3, [sp, #472]	; 0x1d8
   25d0c:	ldrd	r2, [sp, #40]	; 0x28
   25d10:	adds	r2, r2, r6
   25d14:	adc	r3, r3, r7
   25d18:	mov	r7, r3
   25d1c:	add	r3, sp, #3248	; 0xcb0
   25d20:	adds	r0, r0, r4
   25d24:	add	r3, r3, #8
   25d28:	add	r4, sp, #3264	; 0xcc0
   25d2c:	mov	r6, r2
   25d30:	adc	r1, r1, r5
   25d34:	ldrd	r2, [r3]
   25d38:	ldrd	r4, [r4]
   25d3c:	eor	r3, r3, r5
   25d40:	mov	r5, r3
   25d44:	orr	r3, lr, sl, lsl #13
   25d48:	str	r3, [sp, #3276]	; 0xccc
   25d4c:	orr	r3, ip, fp, lsr #29
   25d50:	str	r3, [sp, #3280]	; 0xcd0
   25d54:	add	r3, sp, #464	; 0x1d0
   25d58:	eor	r2, r2, r4
   25d5c:	mov	r4, r2
   25d60:	ldrd	r2, [r3]
   25d64:	lsr	lr, r6, #14
   25d68:	lsr	ip, r6, #18
   25d6c:	eor	r3, r3, r5
   25d70:	mov	r5, r3
   25d74:	eor	r2, r2, r4
   25d78:	lsr	r3, fp, #6
   25d7c:	mov	r4, r2
   25d80:	str	r3, [sp, #476]	; 0x1dc
   25d84:	ldrd	r2, [sp, #40]	; 0x28
   25d88:	strd	r6, [sp, #192]	; 0xc0
   25d8c:	lsr	r6, r7, #18
   25d90:	adds	r2, r2, r0
   25d94:	adc	r3, r3, r1
   25d98:	mov	fp, r3
   25d9c:	add	r3, sp, #3264	; 0xcc0
   25da0:	add	r3, r3, #8
   25da4:	ldrd	r0, [r3]
   25da8:	add	r3, sp, #3280	; 0xcd0
   25dac:	mov	sl, r2
   25db0:	ldrd	r2, [r3]
   25db4:	strd	sl, [sp, #176]	; 0xb0
   25db8:	eor	r1, r1, r3
   25dbc:	add	r3, sp, #7296	; 0x1c80
   25dc0:	add	r3, r3, #40	; 0x28
   25dc4:	eor	r0, r0, r2
   25dc8:	ldrd	r2, [r3]
   25dcc:	adds	r2, r2, r4
   25dd0:	adc	r3, r3, r5
   25dd4:	add	r5, pc, #148	; 0x94
   25dd8:	ldrd	r4, [r5]
   25ddc:	strd	r2, [sp, #40]	; 0x28
   25de0:	add	r3, sp, #472	; 0x1d8
   25de4:	ldrd	r2, [r3]
   25de8:	eor	r2, r2, r0
   25dec:	eor	r3, r3, r1
   25df0:	ldrd	r0, [sp, #8]
   25df4:	strd	r2, [sp, #48]	; 0x30
   25df8:	ldrd	r2, [sp, #40]	; 0x28
   25dfc:	adds	r2, r2, r0
   25e00:	adc	r3, r3, r1
   25e04:	orr	r1, lr, r7, lsl #18
   25e08:	str	r1, [sp, #3288]	; 0xcd8
   25e0c:	orr	r1, ip, r7, lsl #14
   25e10:	str	r1, [sp, #3296]	; 0xce0
   25e14:	ldrd	r0, [sp, #48]	; 0x30
   25e18:	lsr	lr, r7, #14
   25e1c:	lsr	ip, sl, #28
   25e20:	adds	r0, r0, r2
   25e24:	adc	r1, r1, r3
   25e28:	ldrd	r2, [sp, #192]	; 0xc0
   25e2c:	strd	r0, [sp, #40]	; 0x28
   25e30:	lsl	r1, fp, #30
   25e34:	lsl	r0, r3, #23
   25e38:	orr	r3, r6, r2, lsl #14
   25e3c:	orr	lr, lr, r2, lsl #18
   25e40:	ldrd	r6, [sp, #200]	; 0xc8
   25e44:	orr	r1, r1, sl, lsr #2
   25e48:	str	r3, [sp, #3300]	; 0xce4
   25e4c:	ldrd	r2, [sp, #120]	; 0x78
   25e50:	orr	ip, ip, fp, lsl #4
   25e54:	str	r1, [sp, #3324]	; 0xcfc
   25e58:	lsr	r1, fp, #28
   25e5c:	ldrd	sl, [sp, #40]	; 0x28
   25e60:	b	25e80 <__assert_fail@plt+0x14b94>
   25e64:	nop			; (mov r0, r0)
   25e68:	and	r8, r3, pc, ror #4
   25e6c:			; <UNDEFINED> instruction: 0x06ca6351
   25e70:	beq	3c1838 <optarg@@GLIBC_2.4+0x373690>
   25e74:	strtne	r2, [r9], #-2407	; 0xfffff699
   25e78:			; <UNDEFINED> instruction: 0x46d22ffc
   25e7c:	ldrcs	r0, [r7, r5, lsl #21]!
   25e80:	eor	r2, r2, r6
   25e84:	eor	r3, r3, r7
   25e88:	ldrd	r6, [sp, #192]	; 0xc0
   25e8c:	adds	sl, sl, r4
   25e90:	adc	fp, fp, r5
   25e94:	mov	r4, sl
   25e98:	mov	r5, fp
   25e9c:	mov	sl, r6
   25ea0:	mov	fp, r7
   25ea4:	and	sl, sl, r2
   25ea8:	and	fp, fp, r3
   25eac:	mov	r2, sl
   25eb0:	mov	r3, fp
   25eb4:	ldrd	sl, [sp, #176]	; 0xb0
   25eb8:	str	lr, [sp, #3292]	; 0xcdc
   25ebc:	orr	lr, r0, r6, lsr #9
   25ec0:	str	lr, [sp, #3308]	; 0xcec
   25ec4:	ldr	lr, [sp, #56]	; 0x38
   25ec8:	orr	r1, r1, sl, lsl #4
   25ecc:	str	r1, [sp, #3316]	; 0xcf4
   25ed0:	ldr	r1, [sp, #56]	; 0x38
   25ed4:	lsl	r0, r6, #23
   25ed8:	lsr	lr, lr, #7
   25edc:	str	ip, [sp, #3312]	; 0xcf0
   25ee0:	str	lr, [sp, #480]	; 0x1e0
   25ee4:	lsl	ip, sl, #30
   25ee8:	orr	lr, r0, r7, lsr #9
   25eec:	str	lr, [sp, #3304]	; 0xce8
   25ef0:	lsr	r0, r1, #1
   25ef4:	lsl	lr, fp, #25
   25ef8:	orr	r1, ip, fp, lsr #2
   25efc:	str	r1, [sp, #3320]	; 0xcf8
   25f00:	orr	r1, lr, sl, lsr #7
   25f04:	str	r1, [sp, #3332]	; 0xd04
   25f08:	lsl	r1, sl, #25
   25f0c:	ldrd	sl, [sp, #24]
   25f10:	str	r1, [sp, #48]	; 0x30
   25f14:	add	r1, sp, #3296	; 0xce0
   25f18:	adds	sl, sl, r4
   25f1c:	adc	fp, fp, r5
   25f20:	ldrd	r4, [sp, #120]	; 0x78
   25f24:	ldr	ip, [sp, #480]	; 0x1e0
   25f28:	add	lr, sp, #3312	; 0xcf0
   25f2c:	eor	r5, r5, r3
   25f30:	add	r3, sp, #3280	; 0xcd0
   25f34:	eor	r4, r4, r2
   25f38:	add	r3, r3, #8
   25f3c:	strd	r4, [sp, #24]
   25f40:	ldrd	r2, [r3]
   25f44:	ldrd	r4, [r1]
   25f48:	add	lr, lr, #8
   25f4c:	eor	r2, r2, r4
   25f50:	eor	r3, r3, r5
   25f54:	mov	r6, r2
   25f58:	mov	r7, r3
   25f5c:	ldrd	r2, [sp, #56]	; 0x38
   25f60:	ldrd	r4, [sp, #80]	; 0x50
   25f64:	orr	r1, r0, r3, lsl #31
   25f68:	lsr	r0, r2, #8
   25f6c:	str	r1, [sp, #3336]	; 0xd08
   25f70:	orr	r1, r0, r3, lsl #24
   25f74:	str	r1, [sp, #3344]	; 0xd10
   25f78:	ldrd	r0, [sp, #176]	; 0xb0
   25f7c:	orr	ip, ip, r3, lsl #25
   25f80:	str	ip, [sp, #480]	; 0x1e0
   25f84:	orr	r4, r4, r0
   25f88:	ldr	r0, [sp, #48]	; 0x30
   25f8c:	orr	r5, r5, r1
   25f90:	orr	r1, r0, r1, lsr #7
   25f94:	str	r1, [sp, #3328]	; 0xd00
   25f98:	add	r1, sp, #3296	; 0xce0
   25f9c:	add	r1, r1, #8
   25fa0:	lsr	ip, r3, #1
   25fa4:	ldrd	r0, [r1]
   25fa8:	ldrd	r2, [sp, #24]
   25fac:	and	r5, r5, r9
   25fb0:	eor	r1, r1, r7
   25fb4:	mov	r7, r1
   25fb8:	add	r1, sp, #3312	; 0xcf0
   25fbc:	adds	r2, r2, sl
   25fc0:	eor	r0, r0, r6
   25fc4:	adc	r3, r3, fp
   25fc8:	mov	r6, r0
   25fcc:	ldrd	sl, [lr]
   25fd0:	ldrd	r0, [r1]
   25fd4:	adds	r2, r2, r6
   25fd8:	adc	r3, r3, r7
   25fdc:	eor	r0, r0, sl
   25fe0:	eor	r1, r1, fp
   25fe4:	ldrd	sl, [sp, #56]	; 0x38
   25fe8:	ldrd	r6, [sp, #176]	; 0xb0
   25fec:	and	r4, r4, r8
   25ff0:	lsr	lr, fp, #7
   25ff4:	orr	ip, ip, sl, lsl #31
   25ff8:	str	lr, [sp, #484]	; 0x1e4
   25ffc:	ldr	lr, [sp, #72]	; 0x48
   26000:	str	ip, [sp, #3340]	; 0xd0c
   26004:	lsr	ip, fp, #8
   26008:	orr	ip, ip, sl, lsl #24
   2600c:	ldrd	sl, [sp, #80]	; 0x50
   26010:	lsr	lr, lr, #6
   26014:	str	lr, [sp, #488]	; 0x1e8
   26018:	add	lr, sp, #3328	; 0xd00
   2601c:	and	sl, sl, r6
   26020:	and	fp, fp, r7
   26024:	mov	r6, sl
   26028:	mov	r7, fp
   2602c:	ldrd	sl, [lr]
   26030:	str	ip, [sp, #3348]	; 0xd14
   26034:	ldr	ip, [sp, #72]	; 0x48
   26038:	eor	sl, sl, r0
   2603c:	eor	fp, fp, r1
   26040:	lsr	ip, ip, #19
   26044:	strd	sl, [sp, #24]
   26048:	ldrd	sl, [sp, #72]	; 0x48
   2604c:	orr	r5, r5, r7
   26050:	orr	r4, r4, r6
   26054:	lsl	lr, fp, #3
   26058:	orr	ip, ip, fp, lsl #13
   2605c:	str	ip, [sp, #3352]	; 0xd18
   26060:	orr	ip, lr, sl, lsr #29
   26064:	str	ip, [sp, #3364]	; 0xd24
   26068:	ldr	r1, [sp, #488]	; 0x1e8
   2606c:	mov	r7, fp
   26070:	lsr	lr, fp, #19
   26074:	orr	fp, r1, fp, lsl #26
   26078:	mov	r6, sl
   2607c:	str	fp, [sp, #488]	; 0x1e8
   26080:	lsl	ip, sl, #3
   26084:	ldrd	sl, [sp, #144]	; 0x90
   26088:	ldrd	r0, [sp, #24]
   2608c:	orr	ip, ip, r7, lsr #29
   26090:	adds	sl, sl, r2
   26094:	adc	fp, fp, r3
   26098:	adds	r0, r0, r4
   2609c:	adc	r1, r1, r5
   260a0:	mov	r5, r1
   260a4:	add	r1, sp, #3328	; 0xd00
   260a8:	strd	sl, [sp, #48]	; 0x30
   260ac:	add	r1, r1, #8
   260b0:	add	sl, sp, #3344	; 0xd10
   260b4:	mov	r4, r0
   260b8:	ldrd	sl, [sl]
   260bc:	ldrd	r0, [r1]
   260c0:	str	ip, [sp, #3360]	; 0xd20
   260c4:	add	ip, sp, #480	; 0x1e0
   260c8:	eor	r0, r0, sl
   260cc:	eor	r1, r1, fp
   260d0:	ldrd	sl, [ip]
   260d4:	lsr	ip, r7, #6
   260d8:	str	ip, [sp, #492]	; 0x1ec
   260dc:	eor	sl, sl, r0
   260e0:	mov	r0, sl
   260e4:	eor	fp, fp, r1
   260e8:	adds	sl, r4, r2
   260ec:	mov	r1, fp
   260f0:	adc	fp, r5, r3
   260f4:	add	r3, sp, #3344	; 0xd10
   260f8:	add	ip, sp, #3360	; 0xd20
   260fc:	add	r3, r3, #8
   26100:	orr	lr, lr, r6, lsl #13
   26104:	ldrd	r4, [ip]
   26108:	str	lr, [sp, #3356]	; 0xd1c
   2610c:	ldrd	r2, [r3]
   26110:	ldr	lr, [sp, #52]	; 0x34
   26114:	sub	r7, pc, #676	; 0x2a4
   26118:	ldrd	r6, [r7]
   2611c:	eor	r2, r2, r4
   26120:	eor	r3, r3, r5
   26124:	mov	r4, r2
   26128:	mov	r5, r3
   2612c:	ldrd	r2, [sp, #160]	; 0xa0
   26130:	adds	r2, r2, r0
   26134:	adc	r3, r3, r1
   26138:	mov	r0, r2
   2613c:	mov	r1, r3
   26140:	ldrd	r2, [sp, #48]	; 0x30
   26144:	lsr	r3, r2, #18
   26148:	str	r3, [sp, #24]
   2614c:	add	r3, sp, #488	; 0x1e8
   26150:	lsr	ip, r2, #14
   26154:	ldrd	r2, [r3]
   26158:	eor	r2, r2, r4
   2615c:	eor	r3, r3, r5
   26160:	mov	r4, r2
   26164:	mov	r5, r3
   26168:	ldrd	r2, [sp, #16]
   2616c:	adds	r2, r2, r0
   26170:	adc	r3, r3, r1
   26174:	mov	r1, r3
   26178:	orr	r3, ip, lr, lsl #18
   2617c:	mov	r0, r2
   26180:	str	r3, [sp, #3368]	; 0xd28
   26184:	ldrd	r2, [sp, #48]	; 0x30
   26188:	ldr	ip, [sp, #24]
   2618c:	adds	r2, r0, r4
   26190:	lsr	lr, r3, #14
   26194:	orr	r3, ip, r3, lsl #14
   26198:	str	r3, [sp, #3376]	; 0xd30
   2619c:	ldr	r3, [sp, #52]	; 0x34
   261a0:	lsr	r0, sl, #28
   261a4:	lsr	r3, r3, #18
   261a8:	str	r3, [sp, #144]	; 0x90
   261ac:	adc	r3, r1, r5
   261b0:	ldrd	r4, [sp, #48]	; 0x30
   261b4:	strd	r2, [sp, #24]
   261b8:	ldr	r2, [sp, #144]	; 0x90
   261bc:	orr	r3, lr, r4, lsl #18
   261c0:	str	r3, [sp, #3372]	; 0xd2c
   261c4:	orr	r3, r2, r4, lsl #14
   261c8:	lsl	ip, r5, #23
   261cc:	str	r3, [sp, #3380]	; 0xd34
   261d0:	ldrd	r4, [sp, #200]	; 0xc8
   261d4:	ldrd	r2, [sp, #192]	; 0xc0
   261d8:	lsl	r1, fp, #30
   261dc:	orr	r1, r1, sl, lsr #2
   261e0:	eor	r2, r2, r4
   261e4:	eor	r3, r3, r5
   261e8:	ldrd	r4, [sp, #48]	; 0x30
   261ec:	str	r1, [sp, #3404]	; 0xd4c
   261f0:	strd	sl, [sp, #208]	; 0xd0
   261f4:	orr	ip, ip, r4, lsr #9
   261f8:	str	ip, [sp, #3388]	; 0xd3c
   261fc:	orr	ip, r0, fp, lsl #4
   26200:	ldrd	r0, [sp, #24]
   26204:	and	r5, r5, r3
   26208:	mov	r3, r5
   2620c:	adds	r0, r0, r6
   26210:	adc	r1, r1, r7
   26214:	ldrd	r6, [sp, #32]
   26218:	str	ip, [sp, #3392]	; 0xd40
   2621c:	lsl	lr, r4, #23
   26220:	lsr	r5, r6, #7
   26224:	str	r5, [sp, #496]	; 0x1f0
   26228:	ldr	r5, [sp, #52]	; 0x34
   2622c:	lsr	ip, fp, #28
   26230:	and	r4, r4, r2
   26234:	mov	r2, r4
   26238:	orr	ip, ip, sl, lsl #4
   2623c:	lsl	r4, sl, #30
   26240:	orr	lr, lr, r5, lsr #9
   26244:	str	ip, [sp, #3396]	; 0xd44
   26248:	lsl	r5, fp, #25
   2624c:	orr	ip, r4, fp, lsr #2
   26250:	str	ip, [sp, #3400]	; 0xd48
   26254:	orr	ip, r5, sl, lsr #7
   26258:	ldrd	r4, [sp, #200]	; 0xc8
   2625c:	str	ip, [sp, #3412]	; 0xd54
   26260:	lsl	ip, sl, #25
   26264:	eor	r4, r4, r2
   26268:	ldrd	sl, [sp, #120]	; 0x78
   2626c:	eor	r5, r5, r3
   26270:	str	ip, [sp, #144]	; 0x90
   26274:	mov	r2, r4
   26278:	mov	r3, r5
   2627c:	add	ip, sp, #3360	; 0xd20
   26280:	ldrd	r4, [sp, #32]
   26284:	add	ip, ip, #8
   26288:	adds	sl, sl, r0
   2628c:	str	lr, [sp, #3384]	; 0xd38
   26290:	lsr	lr, r6, #1
   26294:	adc	fp, fp, r1
   26298:	ldrd	r6, [ip]
   2629c:	mov	r0, sl
   262a0:	orr	lr, lr, r5, lsl #31
   262a4:	add	ip, sp, #3376	; 0xd30
   262a8:	mov	r1, fp
   262ac:	adds	r2, r2, r0
   262b0:	str	lr, [sp, #3416]	; 0xd58
   262b4:	lsr	lr, r4, #8
   262b8:	ldrd	sl, [ip]
   262bc:	orr	lr, lr, r5, lsl #24
   262c0:	ldr	ip, [sp, #36]	; 0x24
   262c4:	adc	r3, r3, r1
   262c8:	add	r1, sp, #3376	; 0xd30
   262cc:	str	lr, [sp, #3424]	; 0xd60
   262d0:	add	r1, r1, #8
   262d4:	ldr	lr, [sp, #496]	; 0x1f0
   262d8:	eor	r6, r6, sl
   262dc:	eor	r7, r7, fp
   262e0:	orr	lr, lr, ip, lsl #25
   262e4:	ldrd	sl, [sp, #208]	; 0xd0
   262e8:	ldrd	r0, [r1]
   262ec:	str	lr, [sp, #496]	; 0x1f0
   262f0:	ldr	lr, [sp, #144]	; 0x90
   262f4:	ldrd	r4, [sp, #176]	; 0xb0
   262f8:	orr	ip, lr, fp, lsr #7
   262fc:	eor	r1, r1, r7
   26300:	add	lr, sp, #3392	; 0xd40
   26304:	mov	r7, r1
   26308:	add	lr, lr, #8
   2630c:	add	r1, sp, #3392	; 0xd40
   26310:	eor	r0, r0, r6
   26314:	orr	r4, r4, sl
   26318:	orr	r5, r5, fp
   2631c:	mov	r6, r0
   26320:	ldrd	sl, [lr]
   26324:	ldrd	r0, [r1]
   26328:	str	ip, [sp, #3408]	; 0xd50
   2632c:	ldr	ip, [sp, #36]	; 0x24
   26330:	eor	r0, r0, sl
   26334:	eor	r1, r1, fp
   26338:	lsr	ip, ip, #1
   2633c:	strd	r0, [sp, #120]	; 0x78
   26340:	ldrd	r0, [sp, #80]	; 0x50
   26344:	ldrd	sl, [sp, #40]	; 0x28
   26348:	adds	r2, r2, r6
   2634c:	and	r0, r0, r4
   26350:	and	r1, r1, r5
   26354:	mov	r4, r0
   26358:	mov	r5, r1
   2635c:	ldrd	r0, [sp, #32]
   26360:	adc	r3, r3, r7
   26364:	ldrd	r6, [sp, #176]	; 0xb0
   26368:	orr	ip, ip, r0, lsl #31
   2636c:	str	ip, [sp, #3420]	; 0xd5c
   26370:	lsr	ip, r1, #8
   26374:	orr	ip, ip, r0, lsl #24
   26378:	lsr	r1, r1, #7
   2637c:	str	ip, [sp, #3428]	; 0xd64
   26380:	str	r1, [sp, #500]	; 0x1f4
   26384:	lsr	ip, sl, #19
   26388:	lsr	r1, sl, #6
   2638c:	ldrd	sl, [sp, #208]	; 0xd0
   26390:	str	r1, [sp, #504]	; 0x1f8
   26394:	add	r1, sp, #3408	; 0xd50
   26398:	and	r6, r6, sl
   2639c:	ldrd	r0, [r1]
   263a0:	and	r7, r7, fp
   263a4:	ldrd	sl, [sp, #120]	; 0x78
   263a8:	orr	r4, r4, r6
   263ac:	orr	r5, r5, r7
   263b0:	eor	fp, fp, r1
   263b4:	ldrd	r6, [sp, #40]	; 0x28
   263b8:	mov	r1, fp
   263bc:	ldr	fp, [sp, #504]	; 0x1f8
   263c0:	eor	sl, sl, r0
   263c4:	mov	r0, sl
   263c8:	orr	fp, fp, r7, lsl #26
   263cc:	adds	sl, r8, r2
   263d0:	str	fp, [sp, #504]	; 0x1f8
   263d4:	adc	fp, r9, r3
   263d8:	adds	r4, r4, r0
   263dc:	adc	r5, r5, r1
   263e0:	add	r1, sp, #3408	; 0xd50
   263e4:	add	r1, r1, #8
   263e8:	ldrd	r8, [r1]
   263ec:	add	r1, sp, #3424	; 0xd60
   263f0:	lsl	lr, r7, #3
   263f4:	ldrd	r0, [r1]
   263f8:	orr	ip, ip, r7, lsl #13
   263fc:	str	ip, [sp, #3432]	; 0xd68
   26400:	eor	r9, r9, r1
   26404:	orr	ip, lr, r6, lsr #29
   26408:	mov	r1, r9
   2640c:	mov	r9, r7
   26410:	str	ip, [sp, #3444]	; 0xd74
   26414:	lsl	ip, r6, #3
   26418:	orr	ip, ip, r9, lsr #29
   2641c:	str	ip, [sp, #3440]	; 0xd70
   26420:	eor	r8, r8, r0
   26424:	add	ip, sp, #496	; 0x1f0
   26428:	mov	r0, r8
   2642c:	lsr	lr, r7, #19
   26430:	adds	r8, r4, r2
   26434:	orr	lr, lr, r6, lsl #13
   26438:	ldrd	r6, [ip]
   2643c:	lsr	ip, r9, #6
   26440:	adc	r9, r5, r3
   26444:	add	r3, sp, #3424	; 0xd60
   26448:	str	ip, [sp, #508]	; 0x1fc
   2644c:	add	r3, r3, #8
   26450:	add	ip, sp, #3440	; 0xd70
   26454:	str	lr, [sp, #3436]	; 0xd6c
   26458:	ldrd	r4, [ip]
   2645c:	ldrd	r2, [r3]
   26460:	eor	r6, r6, r0
   26464:	eor	r7, r7, r1
   26468:	eor	r2, r2, r4
   2646c:	eor	r3, r3, r5
   26470:	mov	r4, r2
   26474:	mov	r5, r3
   26478:	ldrd	r2, [sp, #56]	; 0x38
   2647c:	lsr	ip, sl, #14
   26480:	lsr	lr, sl, #18
   26484:	adds	r2, r2, r6
   26488:	adc	r3, r3, r7
   2648c:	mov	r1, r3
   26490:	add	r3, sp, #504	; 0x1f8
   26494:	mov	r0, r2
   26498:	ldrd	r2, [r3]
   2649c:	mov	r6, sl
   264a0:	mov	r7, fp
   264a4:	eor	r2, r2, r4
   264a8:	eor	r3, r3, r5
   264ac:	mov	r4, r2
   264b0:	mov	r5, r3
   264b4:	ldrd	r2, [sp, #128]	; 0x80
   264b8:	adds	r2, r2, r0
   264bc:	adc	r3, r3, r1
   264c0:	mov	r0, r2
   264c4:	mov	r1, r3
   264c8:	orr	r3, ip, fp, lsl #18
   264cc:	adds	sl, r0, r4
   264d0:	str	r3, [sp, #3448]	; 0xd78
   264d4:	mov	r4, r6
   264d8:	orr	r3, lr, fp, lsl #14
   264dc:	lsr	r2, fp, #14
   264e0:	str	r3, [sp, #3456]	; 0xd80
   264e4:	lsl	ip, r7, #23
   264e8:	lsr	r3, fp, #18
   264ec:	adc	fp, r1, r5
   264f0:	lsl	r1, r9, #30
   264f4:	orr	lr, r2, r6, lsl #18
   264f8:	lsr	r0, r8, #28
   264fc:	orr	r3, r3, r6, lsl #14
   26500:	orr	ip, ip, r4, lsr #9
   26504:	orr	r1, r1, r8, lsr #2
   26508:	mov	r5, r7
   2650c:	str	lr, [sp, #3452]	; 0xd7c
   26510:	str	r3, [sp, #3460]	; 0xd84
   26514:	ldrd	r2, [sp, #192]	; 0xc0
   26518:	ldrd	r6, [sp, #48]	; 0x30
   2651c:	str	ip, [sp, #3468]	; 0xd8c
   26520:	str	r1, [sp, #3484]	; 0xd9c
   26524:	orr	ip, r0, r9, lsl #4
   26528:	add	r1, pc, #848	; 0x350
   2652c:	ldrd	r0, [r1]
   26530:	eor	r6, r6, r2
   26534:	eor	r7, r7, r3
   26538:	adds	r0, r0, sl
   2653c:	adc	r1, r1, fp
   26540:	mov	r2, r6
   26544:	mov	r3, r7
   26548:	strd	sl, [sp, #184]	; 0xb8
   2654c:	mov	sl, r4
   26550:	mov	fp, r5
   26554:	and	sl, sl, r2
   26558:	and	fp, fp, r3
   2655c:	mov	r2, sl
   26560:	mov	r3, fp
   26564:	ldrd	sl, [sp, #168]	; 0xa8
   26568:	str	ip, [sp, #3472]	; 0xd90
   2656c:	lsr	ip, r9, #28
   26570:	mov	r7, r5
   26574:	mov	r6, r4
   26578:	lsr	r5, sl, #7
   2657c:	orr	ip, ip, r8, lsl #4
   26580:	lsl	lr, r4, #23
   26584:	lsl	r4, r8, #30
   26588:	str	r5, [sp, #512]	; 0x200
   2658c:	str	ip, [sp, #3476]	; 0xd94
   26590:	lsl	r5, r9, #25
   26594:	orr	ip, r4, r9, lsr #2
   26598:	str	ip, [sp, #3480]	; 0xd98
   2659c:	orr	ip, r5, r8, lsr #7
   265a0:	ldrd	r4, [sp, #200]	; 0xc8
   265a4:	str	ip, [sp, #3492]	; 0xda4
   265a8:	lsl	ip, r8, #25
   265ac:	adds	r4, r4, r0
   265b0:	adc	r5, r5, r1
   265b4:	mov	r0, r4
   265b8:	mov	r1, r5
   265bc:	ldrd	r4, [sp, #192]	; 0xc0
   265c0:	str	ip, [sp, #120]	; 0x78
   265c4:	add	ip, sp, #3440	; 0xd70
   265c8:	orr	lr, lr, r7, lsr #9
   265cc:	add	ip, ip, #8
   265d0:	str	lr, [sp, #3464]	; 0xd88
   265d4:	eor	r4, r4, r2
   265d8:	lsr	lr, sl, #1
   265dc:	eor	r5, r5, r3
   265e0:	mov	r2, r4
   265e4:	mov	r3, r5
   265e8:	orr	lr, lr, fp, lsl #31
   265ec:	ldrd	r4, [ip]
   265f0:	add	ip, sp, #3456	; 0xd80
   265f4:	str	lr, [sp, #3496]	; 0xda8
   265f8:	lsr	lr, sl, #8
   265fc:	orr	lr, lr, fp, lsl #24
   26600:	strd	r6, [sp, #216]	; 0xd8
   26604:	ldrd	r6, [ip]
   26608:	ldr	ip, [sp, #120]	; 0x78
   2660c:	str	lr, [sp, #3504]	; 0xdb0
   26610:	ldr	lr, [sp, #512]	; 0x200
   26614:	adds	sl, r2, r0
   26618:	orr	ip, ip, r9, lsr #7
   2661c:	orr	lr, lr, fp, lsl #25
   26620:	str	ip, [sp, #3488]	; 0xda0
   26624:	lsr	ip, fp, #1
   26628:	adc	fp, r3, r1
   2662c:	add	r3, sp, #3456	; 0xd80
   26630:	add	r3, r3, #8
   26634:	ldrd	r0, [r3]
   26638:	eor	r4, r4, r6
   2663c:	eor	r5, r5, r7
   26640:	mov	r6, r4
   26644:	mov	r7, r5
   26648:	add	r3, sp, #3472	; 0xd90
   2664c:	eor	r0, r0, r6
   26650:	eor	r1, r1, r7
   26654:	mov	r6, r0
   26658:	mov	r7, r1
   2665c:	ldrd	r0, [r3]
   26660:	add	r3, sp, #3472	; 0xd90
   26664:	add	r3, r3, #8
   26668:	ldrd	r4, [sp, #208]	; 0xd0
   2666c:	ldrd	r2, [r3]
   26670:	str	lr, [sp, #512]	; 0x200
   26674:	strd	r4, [sp, #56]	; 0x38
   26678:	eor	r0, r0, r2
   2667c:	eor	r1, r1, r3
   26680:	ldrd	r2, [sp, #176]	; 0xb0
   26684:	strd	r0, [sp, #120]	; 0x78
   26688:	ldrd	r0, [sp, #168]	; 0xa8
   2668c:	orr	r5, r5, r9
   26690:	and	r3, r3, r5
   26694:	orr	r4, r4, r8
   26698:	mov	r5, r3
   2669c:	orr	r3, ip, r0, lsl #31
   266a0:	lsr	ip, r1, #8
   266a4:	and	r2, r2, r4
   266a8:	str	r3, [sp, #3500]	; 0xdac
   266ac:	lsr	r1, r1, #7
   266b0:	orr	r3, ip, r0, lsl #24
   266b4:	str	r3, [sp, #3508]	; 0xdb4
   266b8:	mov	r4, r2
   266bc:	str	r1, [sp, #516]	; 0x204
   266c0:	ldrd	r2, [sp, #24]
   266c4:	ldrd	r0, [sp, #56]	; 0x38
   266c8:	lsr	r3, r2, #6
   266cc:	and	r1, r1, r9
   266d0:	lsr	ip, r2, #19
   266d4:	adds	r2, sl, r6
   266d8:	str	r3, [sp, #520]	; 0x208
   266dc:	adc	r3, fp, r7
   266e0:	mov	r7, r1
   266e4:	add	r1, sp, #3488	; 0xda0
   266e8:	and	r0, r0, r8
   266ec:	mov	r6, r0
   266f0:	ldrd	sl, [sp, #120]	; 0x78
   266f4:	ldrd	r0, [r1]
   266f8:	orr	r4, r4, r6
   266fc:	orr	r5, r5, r7
   26700:	ldrd	r6, [sp, #24]
   26704:	eor	fp, fp, r1
   26708:	mov	r1, fp
   2670c:	ldr	fp, [sp, #520]	; 0x208
   26710:	lsl	lr, r7, #3
   26714:	orr	ip, ip, r7, lsl #13
   26718:	str	ip, [sp, #3512]	; 0xdb8
   2671c:	orr	ip, lr, r6, lsr #29
   26720:	lsr	lr, r7, #19
   26724:	orr	r7, fp, r7, lsl #26
   26728:	str	ip, [sp, #3524]	; 0xdc4
   2672c:	str	r7, [sp, #520]	; 0x208
   26730:	lsl	ip, r6, #3
   26734:	ldrd	r6, [sp, #80]	; 0x50
   26738:	eor	sl, sl, r0
   2673c:	adds	r6, r6, r2
   26740:	adc	r7, r7, r3
   26744:	adds	r4, r4, sl
   26748:	strd	r6, [sp, #200]	; 0xc8
   2674c:	add	r6, sp, #3504	; 0xdb0
   26750:	adc	r5, r5, r1
   26754:	ldrd	sl, [r6]
   26758:	add	r1, sp, #3488	; 0xda0
   2675c:	ldrd	r6, [sp, #24]
   26760:	add	r1, r1, #8
   26764:	orr	ip, ip, r7, lsr #29
   26768:	ldrd	r0, [r1]
   2676c:	str	ip, [sp, #3520]	; 0xdc0
   26770:	add	ip, sp, #512	; 0x200
   26774:	orr	lr, lr, r6, lsl #13
   26778:	adds	r6, r4, r2
   2677c:	eor	r0, r0, sl
   26780:	eor	r1, r1, fp
   26784:	ldrd	sl, [ip]
   26788:	lsr	ip, r7, #6
   2678c:	adc	r7, r5, r3
   26790:	add	r3, sp, #3504	; 0xdb0
   26794:	add	r3, r3, #8
   26798:	str	lr, [sp, #3516]	; 0xdbc
   2679c:	ldrd	r4, [r3]
   267a0:	add	r3, sp, #3520	; 0xdc0
   267a4:	eor	sl, sl, r0
   267a8:	ldrd	r2, [r3]
   267ac:	eor	fp, fp, r1
   267b0:	str	ip, [sp, #524]	; 0x20c
   267b4:	eor	r4, r4, r2
   267b8:	eor	r5, r5, r3
   267bc:	ldrd	r2, [sp, #32]
   267c0:	add	ip, sp, #520	; 0x208
   267c4:	strd	r6, [sp, #160]	; 0xa0
   267c8:	adds	r2, r2, sl
   267cc:	adc	r3, r3, fp
   267d0:	ldrd	sl, [sp, #200]	; 0xc8
   267d4:	mov	r0, r2
   267d8:	mov	r1, r3
   267dc:	lsr	r2, sl, #14
   267e0:	lsr	r3, sl, #18
   267e4:	ldrd	sl, [ip]
   267e8:	eor	sl, sl, r4
   267ec:	eor	fp, fp, r5
   267f0:	ldrd	r4, [sp, #112]	; 0x70
   267f4:	adds	r4, r4, r0
   267f8:	adc	r5, r5, r1
   267fc:	mov	r0, r4
   26800:	mov	r1, r5
   26804:	ldrd	r4, [sp, #200]	; 0xc8
   26808:	adds	sl, sl, r0
   2680c:	adc	fp, fp, r1
   26810:	orr	r3, r3, r5, lsl #14
   26814:	orr	ip, r2, r5, lsl #18
   26818:	str	r3, [sp, #3536]	; 0xdd0
   2681c:	lsr	r2, r5, #14
   26820:	lsr	r3, r5, #18
   26824:	orr	lr, r2, r4, lsl #18
   26828:	orr	r3, r3, r4, lsl #14
   2682c:	lsr	r0, r6, #28
   26830:	str	ip, [sp, #3528]	; 0xdc8
   26834:	lsl	r1, r7, #30
   26838:	str	lr, [sp, #3532]	; 0xdcc
   2683c:	str	r3, [sp, #3540]	; 0xdd4
   26840:	ldrd	r2, [sp, #216]	; 0xd8
   26844:	ldrd	r6, [sp, #48]	; 0x30
   26848:	lsl	ip, r5, #23
   2684c:	orr	ip, ip, r4, lsr #9
   26850:	eor	r6, r6, r2
   26854:	eor	r7, r7, r3
   26858:	mov	r2, r6
   2685c:	mov	r3, r7
   26860:	ldrd	r6, [sp, #160]	; 0xa0
   26864:	str	ip, [sp, #3548]	; 0xddc
   26868:	strd	sl, [sp, #80]	; 0x50
   2686c:	orr	ip, r0, r7, lsl #4
   26870:	str	ip, [sp, #3552]	; 0xde0
   26874:	orr	r1, r1, r6, lsr #2
   26878:	lsr	ip, r7, #28
   2687c:	b	26898 <__assert_fail@plt+0x155ac>
   26880:			; <UNDEFINED> instruction: 0x5c26c926
   26884:	mrccs	1, 0, r2, cr11, cr8, {1}
   26888:	bpl	ff131444 <optarg@@GLIBC_2.4+0xff0e329c>
   2688c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   26890:	ldcls	3, cr11, [r5, #892]	; 0x37c
   26894:	teqpl	r8, #1216	; 0x4c0
   26898:	sub	r7, pc, #24
   2689c:	ldrd	r6, [r7]
   268a0:	str	r1, [sp, #3564]	; 0xdec
   268a4:	lsl	lr, r4, #23
   268a8:	adds	r6, r6, sl
   268ac:	adc	r7, r7, fp
   268b0:	ldrd	sl, [sp, #88]	; 0x58
   268b4:	mov	r0, r6
   268b8:	mov	r1, r7
   268bc:	mov	r6, r4
   268c0:	mov	r7, r5
   268c4:	and	r6, r6, r2
   268c8:	and	r7, r7, r3
   268cc:	mov	r2, r6
   268d0:	mov	r3, r7
   268d4:	lsr	r5, sl, #7
   268d8:	ldrd	r6, [sp, #160]	; 0xa0
   268dc:	str	r5, [sp, #528]	; 0x210
   268e0:	ldr	r5, [sp, #204]	; 0xcc
   268e4:	lsl	r4, r6, #30
   268e8:	orr	ip, ip, r6, lsl #4
   268ec:	orr	lr, lr, r5, lsr #9
   268f0:	str	ip, [sp, #3556]	; 0xde4
   268f4:	lsl	r5, r7, #25
   268f8:	orr	ip, r4, r7, lsr #2
   268fc:	str	ip, [sp, #3560]	; 0xde8
   26900:	orr	ip, r5, r6, lsr #7
   26904:	ldrd	r4, [sp, #192]	; 0xc0
   26908:	str	ip, [sp, #3572]	; 0xdf4
   2690c:	lsl	ip, r6, #25
   26910:	adds	r4, r4, r0
   26914:	adc	r5, r5, r1
   26918:	mov	r0, r4
   2691c:	mov	r1, r5
   26920:	ldrd	r4, [sp, #48]	; 0x30
   26924:	add	r6, sp, #3536	; 0xdd0
   26928:	str	lr, [sp, #3544]	; 0xdd8
   2692c:	eor	r4, r4, r2
   26930:	mov	r2, r4
   26934:	add	r4, sp, #3520	; 0xdc0
   26938:	add	r4, r4, #8
   2693c:	eor	r5, r5, r3
   26940:	lsr	lr, sl, #1
   26944:	mov	r3, r5
   26948:	ldrd	sl, [r6]
   2694c:	ldrd	r4, [r4]
   26950:	adds	r2, r2, r0
   26954:	adc	r3, r3, r1
   26958:	eor	r4, r4, sl
   2695c:	eor	r5, r5, fp
   26960:	mov	r6, r4
   26964:	mov	r7, r5
   26968:	ldrd	r4, [sp, #88]	; 0x58
   2696c:	add	r1, sp, #3536	; 0xdd0
   26970:	add	r1, r1, #8
   26974:	orr	lr, lr, r5, lsl #31
   26978:	str	lr, [sp, #3576]	; 0xdf8
   2697c:	lsr	lr, r4, #8
   26980:	orr	lr, lr, r5, lsl #24
   26984:	mov	fp, r5
   26988:	str	lr, [sp, #3584]	; 0xe00
   2698c:	ldr	lr, [sp, #528]	; 0x210
   26990:	ldrd	r0, [r1]
   26994:	orr	lr, lr, fp, lsl #25
   26998:	str	lr, [sp, #528]	; 0x210
   2699c:	ldr	lr, [sp, #164]	; 0xa4
   269a0:	eor	r1, r1, r7
   269a4:	mov	r7, r1
   269a8:	orr	ip, ip, lr, lsr #7
   269ac:	add	lr, sp, #3552	; 0xde0
   269b0:	add	lr, lr, #8
   269b4:	add	r1, sp, #3552	; 0xde0
   269b8:	eor	r0, r0, r6
   269bc:	ldrd	sl, [lr]
   269c0:	mov	r6, r0
   269c4:	ldrd	r0, [r1]
   269c8:	ldrd	r4, [sp, #160]	; 0xa0
   269cc:	str	ip, [sp, #3568]	; 0xdf0
   269d0:	eor	r0, r0, sl
   269d4:	eor	r1, r1, fp
   269d8:	ldrd	sl, [sp, #208]	; 0xd0
   269dc:	orr	r4, r4, r8
   269e0:	orr	r5, r5, r9
   269e4:	and	sl, sl, r4
   269e8:	and	fp, fp, r5
   269ec:	ldr	ip, [sp, #92]	; 0x5c
   269f0:	strd	sl, [sp, #32]
   269f4:	ldrd	r4, [sp, #88]	; 0x58
   269f8:	ldrd	sl, [sp, #184]	; 0xb8
   269fc:	lsr	ip, ip, #1
   26a00:	lsr	lr, r5, #7
   26a04:	str	lr, [sp, #532]	; 0x214
   26a08:	lsr	lr, sl, #6
   26a0c:	str	lr, [sp, #536]	; 0x218
   26a10:	orr	ip, ip, r4, lsl #31
   26a14:	add	lr, sp, #3568	; 0xdf0
   26a18:	str	ip, [sp, #3580]	; 0xdfc
   26a1c:	lsr	ip, r5, #8
   26a20:	orr	ip, ip, r4, lsl #24
   26a24:	ldrd	r4, [lr]
   26a28:	adds	r2, r2, r6
   26a2c:	adc	r3, r3, r7
   26a30:	eor	r4, r4, r0
   26a34:	ldrd	r6, [sp, #160]	; 0xa0
   26a38:	eor	r5, r5, r1
   26a3c:	mov	r0, r4
   26a40:	mov	r1, r5
   26a44:	ldrd	r4, [sp, #32]
   26a48:	and	r7, r7, r9
   26a4c:	and	r6, r6, r8
   26a50:	orr	r5, r5, r7
   26a54:	ldr	r7, [sp, #536]	; 0x218
   26a58:	orr	r4, r4, r6
   26a5c:	orr	r7, r7, fp, lsl #26
   26a60:	str	r7, [sp, #536]	; 0x218
   26a64:	ldrd	r6, [sp, #176]	; 0xb0
   26a68:	str	ip, [sp, #3588]	; 0xe04
   26a6c:	lsr	ip, sl, #19
   26a70:	adds	r6, r6, r2
   26a74:	adc	r7, r7, r3
   26a78:	adds	r4, r4, r0
   26a7c:	adc	r5, r5, r1
   26a80:	lsl	lr, fp, #3
   26a84:	orr	ip, ip, fp, lsl #13
   26a88:	add	r1, sp, #3568	; 0xdf0
   26a8c:	strd	r6, [sp, #176]	; 0xb0
   26a90:	str	ip, [sp, #3592]	; 0xe08
   26a94:	add	r1, r1, #8
   26a98:	orr	ip, lr, sl, lsr #29
   26a9c:	add	r6, sp, #3584	; 0xe00
   26aa0:	str	ip, [sp, #3604]	; 0xe14
   26aa4:	lsl	ip, sl, #3
   26aa8:	ldrd	r6, [r6]
   26aac:	ldrd	r0, [r1]
   26ab0:	orr	ip, ip, fp, lsr #29
   26ab4:	str	ip, [sp, #3600]	; 0xe10
   26ab8:	add	ip, sp, #528	; 0x210
   26abc:	eor	r0, r0, r6
   26ac0:	eor	r1, r1, r7
   26ac4:	ldrd	r6, [ip]
   26ac8:	lsr	lr, fp, #19
   26acc:	orr	lr, lr, sl, lsl #13
   26ad0:	eor	r6, r6, r0
   26ad4:	mov	r0, r6
   26ad8:	eor	r7, r7, r1
   26adc:	adds	r6, r4, r2
   26ae0:	mov	r1, r7
   26ae4:	adc	r7, r5, r3
   26ae8:	add	r3, sp, #3584	; 0xe00
   26aec:	add	r3, r3, #8
   26af0:	str	lr, [sp, #3596]	; 0xe0c
   26af4:	ldrd	r4, [r3]
   26af8:	add	r3, sp, #3600	; 0xe10
   26afc:	lsr	ip, fp, #6
   26b00:	ldrd	r2, [r3]
   26b04:	str	ip, [sp, #540]	; 0x21c
   26b08:	strd	r6, [sp, #32]
   26b0c:	eor	r4, r4, r2
   26b10:	eor	r5, r5, r3
   26b14:	ldrd	r2, [sp, #168]	; 0xa8
   26b18:	mov	r6, r4
   26b1c:	mov	r7, r5
   26b20:	adds	r2, r2, r0
   26b24:	adc	r3, r3, r1
   26b28:	mov	r1, r3
   26b2c:	add	r3, sp, #536	; 0x218
   26b30:	mov	r0, r2
   26b34:	ldrd	r2, [r3]
   26b38:	ldrd	sl, [sp, #176]	; 0xb0
   26b3c:	sub	r5, pc, #692	; 0x2b4
   26b40:	ldrd	r4, [r5]
   26b44:	eor	r2, r2, r6
   26b48:	eor	r3, r3, r7
   26b4c:	mov	r6, r2
   26b50:	mov	r7, r3
   26b54:	ldrd	r2, [sp, #64]	; 0x40
   26b58:	lsr	ip, sl, #14
   26b5c:	lsr	lr, sl, #18
   26b60:	adds	r2, r2, r0
   26b64:	adc	r3, r3, r1
   26b68:	mov	r0, r2
   26b6c:	mov	r1, r3
   26b70:	orr	r3, ip, fp, lsl #18
   26b74:	adds	sl, r0, r6
   26b78:	str	r3, [sp, #3608]	; 0xe18
   26b7c:	orr	r3, lr, fp, lsl #14
   26b80:	lsr	r2, fp, #14
   26b84:	str	r3, [sp, #3616]	; 0xe20
   26b88:	lsr	r3, fp, #18
   26b8c:	adc	fp, r1, r7
   26b90:	ldrd	r6, [sp, #176]	; 0xb0
   26b94:	ldr	r1, [sp, #32]
   26b98:	orr	r3, r3, r6, lsl #14
   26b9c:	orr	lr, r2, r6, lsl #18
   26ba0:	lsl	r0, r7, #23
   26ba4:	lsr	ip, r1, #28
   26ba8:	ldr	r1, [sp, #36]	; 0x24
   26bac:	ldrd	r6, [sp, #200]	; 0xc8
   26bb0:	str	r3, [sp, #3620]	; 0xe24
   26bb4:	ldrd	r2, [sp, #216]	; 0xd8
   26bb8:	str	lr, [sp, #3612]	; 0xe1c
   26bbc:	lsl	r1, r1, #30
   26bc0:	eor	r2, r2, r6
   26bc4:	eor	r3, r3, r7
   26bc8:	ldrd	r6, [sp, #176]	; 0xb0
   26bcc:	strd	sl, [sp, #144]	; 0x90
   26bd0:	adds	sl, sl, r4
   26bd4:	orr	lr, r0, r6, lsr #9
   26bd8:	str	lr, [sp, #3628]	; 0xe2c
   26bdc:	ldr	lr, [sp, #36]	; 0x24
   26be0:	adc	fp, fp, r5
   26be4:	mov	r5, fp
   26be8:	orr	ip, ip, lr, lsl #4
   26bec:	str	ip, [sp, #3632]	; 0xe30
   26bf0:	ldr	ip, [sp, #32]
   26bf4:	mov	fp, r7
   26bf8:	lsl	r0, r6, #23
   26bfc:	orr	r1, r1, ip, lsr #2
   26c00:	str	r1, [sp, #3644]	; 0xe3c
   26c04:	lsr	r1, lr, #28
   26c08:	ldr	lr, [sp, #96]	; 0x60
   26c0c:	mov	r4, sl
   26c10:	and	r7, r7, r3
   26c14:	lsr	lr, lr, #7
   26c18:	str	lr, [sp, #544]	; 0x220
   26c1c:	orr	lr, r0, fp, lsr #9
   26c20:	ldrd	sl, [sp, #48]	; 0x30
   26c24:	mov	r3, r7
   26c28:	and	r6, r6, r2
   26c2c:	adds	sl, sl, r4
   26c30:	adc	fp, fp, r5
   26c34:	ldrd	r4, [sp, #216]	; 0xd8
   26c38:	mov	r2, r6
   26c3c:	ldrd	r6, [sp, #32]
   26c40:	eor	r5, r5, r3
   26c44:	add	r3, sp, #3600	; 0xe10
   26c48:	eor	r4, r4, r2
   26c4c:	add	r3, r3, #8
   26c50:	strd	r4, [sp, #48]	; 0x30
   26c54:	ldrd	r4, [r3]
   26c58:	add	r3, sp, #3616	; 0xe20
   26c5c:	orr	r1, r1, r6, lsl #4
   26c60:	ldrd	r2, [r3]
   26c64:	str	r1, [sp, #3636]	; 0xe34
   26c68:	ldr	r1, [sp, #96]	; 0x60
   26c6c:	lsl	ip, r6, #30
   26c70:	eor	r4, r4, r2
   26c74:	lsr	r0, r1, #1
   26c78:	eor	r5, r5, r3
   26c7c:	orr	r1, ip, r7, lsr #2
   26c80:	ldrd	r2, [sp, #96]	; 0x60
   26c84:	str	lr, [sp, #3624]	; 0xe28
   26c88:	lsl	lr, r7, #25
   26c8c:	str	r1, [sp, #3640]	; 0xe38
   26c90:	orr	r1, lr, r6, lsr #7
   26c94:	str	r1, [sp, #3652]	; 0xe44
   26c98:	lsl	r1, r6, #25
   26c9c:	str	r1, [sp, #56]	; 0x38
   26ca0:	orr	r1, r0, r3, lsl #31
   26ca4:	lsr	r0, r2, #8
   26ca8:	str	r1, [sp, #3656]	; 0xe48
   26cac:	orr	r1, r0, r3, lsl #24
   26cb0:	mov	r6, r4
   26cb4:	mov	r7, r5
   26cb8:	str	r1, [sp, #3664]	; 0xe50
   26cbc:	ldrd	r4, [sp, #160]	; 0xa0
   26cc0:	ldrd	r0, [sp, #32]
   26cc4:	ldr	ip, [sp, #544]	; 0x220
   26cc8:	add	lr, sp, #3632	; 0xe30
   26ccc:	orr	ip, ip, r3, lsl #25
   26cd0:	str	ip, [sp, #544]	; 0x220
   26cd4:	orr	r4, r4, r0
   26cd8:	ldr	r0, [sp, #56]	; 0x38
   26cdc:	orr	r5, r5, r1
   26ce0:	orr	r1, r0, r1, lsr #7
   26ce4:	str	r1, [sp, #3648]	; 0xe40
   26ce8:	add	r1, sp, #3616	; 0xe20
   26cec:	add	r1, r1, #8
   26cf0:	lsr	ip, r3, #1
   26cf4:	ldrd	r0, [r1]
   26cf8:	ldrd	r2, [sp, #48]	; 0x30
   26cfc:	add	lr, lr, #8
   26d00:	eor	r1, r1, r7
   26d04:	mov	r7, r1
   26d08:	add	r1, sp, #3632	; 0xe30
   26d0c:	adds	r2, r2, sl
   26d10:	eor	r0, r0, r6
   26d14:	adc	r3, r3, fp
   26d18:	mov	r6, r0
   26d1c:	ldrd	sl, [lr]
   26d20:	ldrd	r0, [r1]
   26d24:	adds	r2, r2, r6
   26d28:	adc	r3, r3, r7
   26d2c:	eor	r0, r0, sl
   26d30:	eor	r1, r1, fp
   26d34:	ldrd	sl, [sp, #96]	; 0x60
   26d38:	ldrd	r6, [sp, #32]
   26d3c:	and	r5, r5, r9
   26d40:	lsr	lr, fp, #7
   26d44:	orr	ip, ip, sl, lsl #31
   26d48:	str	lr, [sp, #548]	; 0x224
   26d4c:	ldr	lr, [sp, #80]	; 0x50
   26d50:	str	ip, [sp, #3660]	; 0xe4c
   26d54:	lsr	ip, fp, #8
   26d58:	orr	ip, ip, sl, lsl #24
   26d5c:	ldrd	sl, [sp, #160]	; 0xa0
   26d60:	lsr	lr, lr, #6
   26d64:	str	lr, [sp, #552]	; 0x228
   26d68:	add	lr, sp, #3648	; 0xe40
   26d6c:	and	sl, sl, r6
   26d70:	and	fp, fp, r7
   26d74:	mov	r6, sl
   26d78:	mov	r7, fp
   26d7c:	ldrd	sl, [lr]
   26d80:	orr	r5, r5, r7
   26d84:	ldr	r7, [sp, #552]	; 0x228
   26d88:	eor	sl, sl, r0
   26d8c:	eor	fp, fp, r1
   26d90:	mov	r0, sl
   26d94:	mov	r1, fp
   26d98:	ldrd	sl, [sp, #80]	; 0x50
   26d9c:	and	r4, r4, r8
   26da0:	orr	r4, r4, r6
   26da4:	orr	r7, r7, fp, lsl #26
   26da8:	str	r7, [sp, #552]	; 0x228
   26dac:	ldrd	r6, [sp, #208]	; 0xd0
   26db0:	str	ip, [sp, #3668]	; 0xe54
   26db4:	ldr	ip, [sp, #80]	; 0x50
   26db8:	adds	r6, r6, r2
   26dbc:	adc	r7, r7, r3
   26dc0:	lsr	ip, ip, #19
   26dc4:	adds	r4, r4, r0
   26dc8:	adc	r5, r5, r1
   26dcc:	lsl	lr, fp, #3
   26dd0:	orr	ip, ip, fp, lsl #13
   26dd4:	add	r1, sp, #3648	; 0xe40
   26dd8:	str	ip, [sp, #3672]	; 0xe58
   26ddc:	strd	r6, [sp, #120]	; 0x78
   26de0:	orr	ip, lr, sl, lsr #29
   26de4:	add	r1, r1, #8
   26de8:	add	r6, sp, #3664	; 0xe50
   26dec:	str	ip, [sp, #3684]	; 0xe64
   26df0:	lsl	ip, sl, #3
   26df4:	ldrd	r6, [r6]
   26df8:	ldrd	r0, [r1]
   26dfc:	orr	ip, ip, fp, lsr #29
   26e00:	str	ip, [sp, #3680]	; 0xe60
   26e04:	add	ip, sp, #544	; 0x220
   26e08:	eor	r0, r0, r6
   26e0c:	eor	r1, r1, r7
   26e10:	ldrd	r6, [ip]
   26e14:	lsr	ip, fp, #6
   26e18:	lsr	lr, fp, #19
   26e1c:	eor	r6, r6, r0
   26e20:	mov	r0, r6
   26e24:	eor	r7, r7, r1
   26e28:	adds	r6, r4, r2
   26e2c:	mov	r1, r7
   26e30:	adc	r7, r5, r3
   26e34:	add	r3, sp, #3664	; 0xe50
   26e38:	str	ip, [sp, #556]	; 0x22c
   26e3c:	add	r3, r3, #8
   26e40:	add	ip, sp, #3680	; 0xe60
   26e44:	orr	lr, lr, sl, lsl #13
   26e48:	ldrd	r4, [ip]
   26e4c:	str	lr, [sp, #3676]	; 0xe5c
   26e50:	ldrd	r2, [r3]
   26e54:	strd	r6, [sp, #56]	; 0x38
   26e58:	eor	r2, r2, r4
   26e5c:	eor	r3, r3, r5
   26e60:	mov	r6, r2
   26e64:	mov	r7, r3
   26e68:	ldrd	r2, [sp, #88]	; 0x58
   26e6c:	ldrd	sl, [sp, #120]	; 0x78
   26e70:	add	r5, pc, #856	; 0x358
   26e74:	ldrd	r4, [r5]
   26e78:	adds	r2, r2, r0
   26e7c:	adc	r3, r3, r1
   26e80:	mov	r1, r3
   26e84:	add	r3, sp, #552	; 0x228
   26e88:	mov	r0, r2
   26e8c:	ldrd	r2, [r3]
   26e90:	lsr	ip, sl, #14
   26e94:	lsr	lr, sl, #18
   26e98:	eor	r2, r2, r6
   26e9c:	eor	r3, r3, r7
   26ea0:	mov	r6, r2
   26ea4:	mov	r7, r3
   26ea8:	ldrd	r2, [sp, #136]	; 0x88
   26eac:	adds	r2, r2, r0
   26eb0:	adc	r3, r3, r1
   26eb4:	mov	r0, r2
   26eb8:	mov	r1, r3
   26ebc:	orr	r3, ip, fp, lsl #18
   26ec0:	adds	sl, r0, r6
   26ec4:	str	r3, [sp, #3688]	; 0xe68
   26ec8:	orr	r3, lr, fp, lsl #14
   26ecc:	lsr	r2, fp, #14
   26ed0:	str	r3, [sp, #3696]	; 0xe70
   26ed4:	lsr	r3, fp, #18
   26ed8:	adc	fp, r1, r7
   26edc:	ldrd	r6, [sp, #56]	; 0x38
   26ee0:	ldr	r1, [sp, #124]	; 0x7c
   26ee4:	strd	sl, [sp, #168]	; 0xa8
   26ee8:	lsr	ip, r6, #28
   26eec:	lsl	r0, r1, #23
   26ef0:	lsl	r1, r7, #30
   26ef4:	ldrd	r6, [sp, #120]	; 0x78
   26ef8:	adds	sl, sl, r4
   26efc:	adc	fp, fp, r5
   26f00:	orr	lr, r2, r6, lsl #18
   26f04:	str	lr, [sp, #3692]	; 0xe6c
   26f08:	ldr	lr, [sp, #120]	; 0x78
   26f0c:	orr	r3, r3, r6, lsl #14
   26f10:	str	r3, [sp, #3700]	; 0xe74
   26f14:	orr	lr, r0, lr, lsr #9
   26f18:	str	lr, [sp, #3708]	; 0xe7c
   26f1c:	ldr	lr, [sp, #60]	; 0x3c
   26f20:	ldrd	r6, [sp, #200]	; 0xc8
   26f24:	ldrd	r2, [sp, #176]	; 0xb0
   26f28:	orr	ip, ip, lr, lsl #4
   26f2c:	mov	r4, sl
   26f30:	mov	r5, fp
   26f34:	ldrd	sl, [sp, #120]	; 0x78
   26f38:	str	ip, [sp, #3712]	; 0xe80
   26f3c:	ldr	ip, [sp, #56]	; 0x38
   26f40:	eor	r2, r2, r6
   26f44:	eor	r3, r3, r7
   26f48:	and	sl, sl, r2
   26f4c:	and	fp, fp, r3
   26f50:	orr	r1, r1, ip, lsr #2
   26f54:	mov	r2, sl
   26f58:	mov	r3, fp
   26f5c:	ldr	r0, [sp, #120]	; 0x78
   26f60:	ldrd	sl, [sp, #56]	; 0x38
   26f64:	str	r1, [sp, #3724]	; 0xe8c
   26f68:	lsr	r1, lr, #28
   26f6c:	ldr	lr, [sp, #124]	; 0x7c
   26f70:	lsl	r0, r0, #23
   26f74:	lsl	ip, sl, #30
   26f78:	orr	lr, r0, lr, lsr #9
   26f7c:	orr	ip, ip, fp, lsr #2
   26f80:	lsl	r0, fp, #25
   26f84:	str	ip, [sp, #3720]	; 0xe88
   26f88:	orr	ip, r0, sl, lsr #7
   26f8c:	orr	r1, r1, sl, lsl #4
   26f90:	str	ip, [sp, #3732]	; 0xe94
   26f94:	add	r0, sp, #3680	; 0xe60
   26f98:	lsl	ip, sl, #25
   26f9c:	ldrd	sl, [sp, #216]	; 0xd8
   26fa0:	add	r0, r0, #8
   26fa4:	eor	r6, r6, r2
   26fa8:	eor	r7, r7, r3
   26fac:	adds	sl, sl, r4
   26fb0:	mov	r2, r6
   26fb4:	mov	r3, r7
   26fb8:	ldrd	r6, [r0]
   26fbc:	add	r0, sp, #3696	; 0xe70
   26fc0:	adc	fp, fp, r5
   26fc4:	mov	r4, sl
   26fc8:	mov	r5, fp
   26fcc:	ldrd	sl, [r0]
   26fd0:	str	r1, [sp, #3716]	; 0xe84
   26fd4:	ldr	r1, [sp, #152]	; 0x98
   26fd8:	eor	r6, r6, sl
   26fdc:	eor	r7, r7, fp
   26fe0:	str	lr, [sp, #3704]	; 0xe78
   26fe4:	ldrd	sl, [sp, #152]	; 0x98
   26fe8:	add	lr, sp, #3696	; 0xe70
   26fec:	add	lr, lr, #8
   26ff0:	adds	r2, r2, r4
   26ff4:	lsr	r1, r1, #1
   26ff8:	adc	r3, r3, r5
   26ffc:	orr	r1, r1, fp, lsl #31
   27000:	ldrd	r4, [lr]
   27004:	str	r1, [sp, #3736]	; 0xe98
   27008:	lsr	r1, sl, #8
   2700c:	orr	r1, r1, fp, lsl #24
   27010:	add	lr, sp, #3712	; 0xe80
   27014:	str	r1, [sp, #3744]	; 0xea0
   27018:	eor	r4, r4, r6
   2701c:	lsr	r1, sl, #7
   27020:	eor	r5, r5, r7
   27024:	ldrd	sl, [sp, #56]	; 0x38
   27028:	str	r1, [sp, #560]	; 0x230
   2702c:	mov	r6, r4
   27030:	ldrd	r0, [sp, #32]
   27034:	mov	r7, r5
   27038:	ldrd	r4, [lr]
   2703c:	add	lr, sp, #3712	; 0xe80
   27040:	add	lr, lr, #8
   27044:	orr	r0, r0, sl
   27048:	orr	r1, r1, fp
   2704c:	orr	ip, ip, fp, lsr #7
   27050:	ldrd	sl, [lr]
   27054:	str	ip, [sp, #3728]	; 0xe90
   27058:	ldr	ip, [sp, #156]	; 0x9c
   2705c:	eor	r4, r4, sl
   27060:	eor	r5, r5, fp
   27064:	lsr	ip, ip, #1
   27068:	strd	r4, [sp, #88]	; 0x58
   2706c:	ldrd	r4, [sp, #160]	; 0xa0
   27070:	ldrd	sl, [sp, #144]	; 0x90
   27074:	and	r4, r4, r0
   27078:	and	r5, r5, r1
   2707c:	mov	r0, r4
   27080:	mov	r1, r5
   27084:	ldrd	r4, [sp, #152]	; 0x98
   27088:	lsr	lr, sl, #6
   2708c:	orr	ip, ip, r4, lsl #31
   27090:	str	ip, [sp, #3740]	; 0xe9c
   27094:	lsr	ip, r5, #8
   27098:	orr	ip, ip, r4, lsl #24
   2709c:	str	ip, [sp, #3748]	; 0xea4
   270a0:	ldr	ip, [sp, #560]	; 0x230
   270a4:	adds	r4, r2, r6
   270a8:	orr	ip, ip, r5, lsl #25
   270ac:	adc	r5, r3, r7
   270b0:	ldrd	r6, [sp, #56]	; 0x38
   270b4:	strd	r4, [sp, #48]	; 0x30
   270b8:	ldrd	r4, [sp, #32]
   270bc:	str	ip, [sp, #560]	; 0x230
   270c0:	lsr	ip, sl, #19
   270c4:	and	r4, r4, r6
   270c8:	and	r5, r5, r7
   270cc:	mov	r6, r4
   270d0:	mov	r7, r5
   270d4:	orr	r6, r6, r0
   270d8:	orr	r7, r7, r1
   270dc:	lsl	r0, fp, #3
   270e0:	orr	r1, ip, fp, lsl #13
   270e4:	str	r1, [sp, #3752]	; 0xea8
   270e8:	orr	r1, r0, sl, lsr #29
   270ec:	str	r1, [sp, #3764]	; 0xeb4
   270f0:	ldr	r1, [sp, #156]	; 0x9c
   270f4:	add	r3, sp, #3728	; 0xe90
   270f8:	lsl	ip, sl, #3
   270fc:	lsr	r1, r1, #7
   27100:	str	r1, [sp, #564]	; 0x234
   27104:	mov	r1, lr
   27108:	orr	r1, r1, fp, lsl #26
   2710c:	str	r1, [sp, #568]	; 0x238
   27110:	ldrd	r0, [sp, #48]	; 0x30
   27114:	ldrd	r4, [r3]
   27118:	ldrd	r2, [sp, #88]	; 0x58
   2711c:	adds	r0, r0, r8
   27120:	adc	r1, r1, r9
   27124:	eor	r3, r3, r5
   27128:	mov	r5, r3
   2712c:	lsr	r3, fp, #19
   27130:	strd	r0, [sp, #208]	; 0xd0
   27134:	orr	r1, r3, sl, lsl #13
   27138:	add	r3, sp, #3728	; 0xe90
   2713c:	add	r3, r3, #8
   27140:	str	r1, [sp, #3756]	; 0xeac
   27144:	ldrd	r0, [r3]
   27148:	add	r3, sp, #3744	; 0xea0
   2714c:	mov	lr, fp
   27150:	eor	r2, r2, r4
   27154:	ldrd	sl, [r3]
   27158:	add	r3, sp, #560	; 0x230
   2715c:	adds	r6, r6, r2
   27160:	adc	r7, r7, r5
   27164:	orr	ip, ip, lr, lsr #29
   27168:	ldrd	r4, [r3]
   2716c:	str	ip, [sp, #3760]	; 0xeb0
   27170:	add	r3, sp, #3744	; 0xea0
   27174:	lsr	ip, lr, #6
   27178:	eor	r0, r0, sl
   2717c:	eor	r1, r1, fp
   27180:	str	ip, [sp, #572]	; 0x23c
   27184:	add	r3, r3, #8
   27188:	add	ip, sp, #3760	; 0xeb0
   2718c:	eor	r4, r4, r0
   27190:	eor	r5, r5, r1
   27194:	mov	r0, r4
   27198:	mov	r1, r5
   2719c:	ldrd	r8, [sp, #48]	; 0x30
   271a0:	ldrd	r4, [ip]
   271a4:	ldrd	r2, [r3]
   271a8:	add	ip, sp, #568	; 0x238
   271ac:	adds	r8, r8, r6
   271b0:	ldrd	sl, [ip]
   271b4:	eor	r2, r2, r4
   271b8:	eor	r3, r3, r5
   271bc:	adc	r9, r9, r7
   271c0:	mov	r6, r2
   271c4:	mov	r7, r3
   271c8:	ldrd	r2, [sp, #96]	; 0x60
   271cc:	b	271e0 <__assert_fail@plt+0x15ef4>
   271d0:	blhi	fec00150 <optarg@@GLIBC_2.4+0xfebb1fa8>
   271d4:	strvs	r7, [sl, #-852]	; 0xfffffcac
   271d8:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   271dc:			; <UNDEFINED> instruction: 0x766a0abb
   271e0:	ldrd	r4, [sp, #208]	; 0xd0
   271e4:	eor	sl, sl, r6
   271e8:	eor	fp, fp, r7
   271ec:	adds	r2, r2, r0
   271f0:	mov	r6, sl
   271f4:	mov	r7, fp
   271f8:	ldrd	sl, [sp, #72]	; 0x48
   271fc:	adc	r3, r3, r1
   27200:	mov	r0, r2
   27204:	mov	r1, r3
   27208:	lsr	r3, r4, #18
   2720c:	adds	sl, sl, r0
   27210:	orr	r3, r3, r5, lsl #14
   27214:	lsr	r2, r4, #14
   27218:	adc	fp, fp, r1
   2721c:	str	r3, [sp, #3776]	; 0xec0
   27220:	lsr	r3, r5, #18
   27224:	adds	sl, sl, r6
   27228:	orr	ip, r2, r5, lsl #18
   2722c:	orr	r3, r3, r4, lsl #14
   27230:	lsr	r2, r5, #14
   27234:	mov	r1, fp
   27238:	adc	fp, r1, r7
   2723c:	orr	lr, r2, r4, lsl #18
   27240:	mov	r6, r4
   27244:	str	r3, [sp, #3780]	; 0xec4
   27248:	lsl	r1, r5, #23
   2724c:	ldrd	r2, [sp, #176]	; 0xb0
   27250:	ldrd	r4, [sp, #120]	; 0x78
   27254:	orr	r1, r1, r6, lsr #9
   27258:	str	r1, [sp, #3788]	; 0xecc
   2725c:	eor	r4, r4, r2
   27260:	eor	r5, r5, r3
   27264:	mov	r2, r4
   27268:	mov	r3, r5
   2726c:	sub	r5, pc, #156	; 0x9c
   27270:	ldrd	r4, [r5]
   27274:	lsl	r1, r8, #30
   27278:	orr	r1, r1, r9, lsr #2
   2727c:	adds	r4, r4, sl
   27280:	adc	r5, r5, fp
   27284:	strd	sl, [sp, #192]	; 0xc0
   27288:	ldrd	sl, [sp, #208]	; 0xd0
   2728c:	str	ip, [sp, #3768]	; 0xeb8
   27290:	lsr	r0, r8, #28
   27294:	lsl	ip, r9, #30
   27298:	str	r1, [sp, #3800]	; 0xed8
   2729c:	ldr	r1, [sp, #104]	; 0x68
   272a0:	str	lr, [sp, #3772]	; 0xebc
   272a4:	orr	ip, ip, r8, lsr #2
   272a8:	orr	lr, r0, r9, lsl #4
   272ac:	lsr	r0, r9, #28
   272b0:	str	lr, [sp, #3792]	; 0xed0
   272b4:	str	ip, [sp, #3804]	; 0xedc
   272b8:	orr	lr, r0, r8, lsl #4
   272bc:	lsl	ip, sl, #23
   272c0:	lsl	r0, r9, #25
   272c4:	str	lr, [sp, #3796]	; 0xed4
   272c8:	lsr	lr, r1, #1
   272cc:	orr	r1, ip, fp, lsr #9
   272d0:	mov	r6, sl
   272d4:	mov	r7, fp
   272d8:	str	r1, [sp, #3784]	; 0xec8
   272dc:	orr	r1, r0, r8, lsr #7
   272e0:	and	r6, r6, r2
   272e4:	and	r7, r7, r3
   272e8:	str	r1, [sp, #3812]	; 0xee4
   272ec:	ldrd	r0, [sp, #176]	; 0xb0
   272f0:	mov	r2, r6
   272f4:	mov	r3, r7
   272f8:	ldrd	r6, [sp, #200]	; 0xc8
   272fc:	eor	r1, r1, r3
   27300:	mov	r3, r1
   27304:	adds	r6, r6, r4
   27308:	add	r1, sp, #3760	; 0xeb0
   2730c:	mov	r4, r6
   27310:	add	r1, r1, #8
   27314:	add	r6, sp, #3776	; 0xec0
   27318:	adc	r7, r7, r5
   2731c:	eor	r0, r0, r2
   27320:	mov	r5, r7
   27324:	mov	r2, r0
   27328:	ldrd	r6, [r6]
   2732c:	ldrd	r0, [r1]
   27330:	lsl	ip, r8, #25
   27334:	orr	ip, ip, r9, lsr #7
   27338:	eor	r0, r0, r6
   2733c:	eor	r1, r1, r7
   27340:	strd	r0, [sp, #88]	; 0x58
   27344:	ldrd	r6, [sp, #104]	; 0x68
   27348:	adds	r0, r2, r4
   2734c:	adc	r1, r3, r5
   27350:	add	r3, sp, #3776	; 0xec0
   27354:	orr	lr, lr, r7, lsl #31
   27358:	add	r3, r3, #8
   2735c:	str	lr, [sp, #3816]	; 0xee8
   27360:	lsr	lr, r6, #8
   27364:	strd	r0, [sp, #48]	; 0x30
   27368:	ldrd	r2, [r3]
   2736c:	ldrd	r0, [sp, #88]	; 0x58
   27370:	orr	lr, lr, r7, lsl #24
   27374:	str	lr, [sp, #3824]	; 0xef0
   27378:	lsr	lr, r6, #7
   2737c:	str	lr, [sp, #576]	; 0x240
   27380:	add	lr, sp, #3792	; 0xed0
   27384:	eor	r1, r1, r3
   27388:	add	lr, lr, #8
   2738c:	add	r3, sp, #3792	; 0xed0
   27390:	ldrd	r4, [lr]
   27394:	eor	r0, r0, r2
   27398:	ldrd	r2, [r3]
   2739c:	mov	fp, r7
   273a0:	mov	sl, r6
   273a4:	eor	r2, r2, r4
   273a8:	eor	r3, r3, r5
   273ac:	ldrd	r6, [sp, #56]	; 0x38
   273b0:	strd	r2, [sp, #88]	; 0x58
   273b4:	ldrd	r2, [sp, #32]
   273b8:	orr	r7, r7, r9
   273bc:	str	ip, [sp, #3808]	; 0xee0
   273c0:	and	r3, r3, r7
   273c4:	lsr	ip, fp, #1
   273c8:	mov	r7, r3
   273cc:	orr	r3, ip, sl, lsl #31
   273d0:	lsr	ip, fp, #8
   273d4:	str	r3, [sp, #3820]	; 0xeec
   273d8:	orr	r3, ip, sl, lsl #24
   273dc:	str	r3, [sp, #3828]	; 0xef4
   273e0:	ldr	r3, [sp, #576]	; 0x240
   273e4:	orr	r6, r6, r8
   273e8:	orr	r3, r3, fp, lsl #25
   273ec:	ldrd	sl, [sp, #168]	; 0xa8
   273f0:	and	r2, r2, r6
   273f4:	str	r3, [sp, #576]	; 0x240
   273f8:	lsr	r3, sl, #6
   273fc:	str	r3, [sp, #584]	; 0x248
   27400:	mov	r6, r2
   27404:	ldrd	r2, [sp, #48]	; 0x30
   27408:	lsr	ip, sl, #19
   2740c:	orr	ip, ip, fp, lsl #13
   27410:	adds	r2, r2, r0
   27414:	adc	r3, r3, r1
   27418:	ldrd	r0, [sp, #56]	; 0x38
   2741c:	str	ip, [sp, #3832]	; 0xef8
   27420:	lsl	ip, sl, #3
   27424:	and	r0, r0, r8
   27428:	and	r1, r1, r9
   2742c:	orr	ip, ip, fp, lsr #29
   27430:	strd	r0, [sp, #48]	; 0x30
   27434:	add	r1, sp, #3808	; 0xee0
   27438:	lsr	lr, fp, #19
   2743c:	ldrd	r4, [r1]
   27440:	ldrd	r0, [sp, #88]	; 0x58
   27444:	orr	lr, lr, sl, lsl #13
   27448:	eor	r0, r0, r4
   2744c:	eor	r1, r1, r5
   27450:	mov	r4, r0
   27454:	mov	r5, r1
   27458:	ldrd	r0, [sp, #48]	; 0x30
   2745c:	orr	r1, r1, r7
   27460:	mov	r7, r1
   27464:	lsl	r1, fp, #3
   27468:	orr	r1, r1, sl, lsr #29
   2746c:	str	r1, [sp, #3844]	; 0xf04
   27470:	ldr	r1, [sp, #108]	; 0x6c
   27474:	orr	r0, r0, r6
   27478:	mov	r6, r0
   2747c:	lsr	r1, r1, #7
   27480:	str	r1, [sp, #580]	; 0x244
   27484:	ldr	r1, [sp, #584]	; 0x248
   27488:	orr	r1, r1, fp, lsl #26
   2748c:	str	r1, [sp, #584]	; 0x248
   27490:	ldrd	r0, [sp, #160]	; 0xa0
   27494:	adds	r0, r0, r2
   27498:	adc	r1, r1, r3
   2749c:	adds	r4, r4, r6
   274a0:	strd	r0, [sp, #96]	; 0x60
   274a4:	add	r1, sp, #3808	; 0xee0
   274a8:	add	r1, r1, #8
   274ac:	add	r6, sp, #3824	; 0xef0
   274b0:	adc	r5, r5, r7
   274b4:	ldrd	r0, [r1]
   274b8:	ldrd	r6, [r6]
   274bc:	str	ip, [sp, #3840]	; 0xf00
   274c0:	add	ip, sp, #576	; 0x240
   274c4:	eor	r0, r0, r6
   274c8:	eor	r1, r1, r7
   274cc:	ldrd	r6, [ip]
   274d0:	lsr	ip, fp, #6
   274d4:	str	ip, [sp, #588]	; 0x24c
   274d8:	eor	r6, r6, r0
   274dc:	mov	r0, r6
   274e0:	eor	r7, r7, r1
   274e4:	adds	r6, r4, r2
   274e8:	mov	r1, r7
   274ec:	adc	r7, r5, r3
   274f0:	add	r3, sp, #3824	; 0xef0
   274f4:	add	ip, sp, #3840	; 0xf00
   274f8:	add	r3, r3, #8
   274fc:	ldrd	sl, [ip]
   27500:	str	lr, [sp, #3836]	; 0xefc
   27504:	ldrd	r2, [r3]
   27508:	add	ip, sp, #584	; 0x248
   2750c:	strd	r6, [sp, #88]	; 0x58
   27510:	eor	r2, r2, sl
   27514:	eor	r3, r3, fp
   27518:	ldrd	sl, [ip]
   2751c:	mov	r4, r2
   27520:	mov	r5, r3
   27524:	ldrd	r2, [sp, #152]	; 0x98
   27528:	eor	sl, sl, r4
   2752c:	eor	fp, fp, r5
   27530:	mov	r4, sl
   27534:	mov	r5, fp
   27538:	ldrd	sl, [sp, #40]	; 0x28
   2753c:	adds	r2, r2, r0
   27540:	ldrd	r6, [sp, #96]	; 0x60
   27544:	adc	r3, r3, r1
   27548:	mov	r0, r2
   2754c:	mov	r1, r3
   27550:	adds	sl, sl, r0
   27554:	adc	fp, fp, r1
   27558:	lsr	r3, r6, #18
   2755c:	adds	sl, sl, r4
   27560:	mov	r1, fp
   27564:	adc	fp, r1, r5
   27568:	orr	r3, r3, r7, lsl #14
   2756c:	ldrd	r4, [sp, #88]	; 0x58
   27570:	lsr	r2, r6, #14
   27574:	str	r3, [sp, #3856]	; 0xf10
   27578:	lsr	r3, r7, #18
   2757c:	orr	ip, r2, r7, lsl #18
   27580:	orr	r3, r3, r6, lsl #14
   27584:	lsr	r2, r7, #14
   27588:	strd	r4, [sp, #48]	; 0x30
   2758c:	orr	lr, r2, r6, lsl #18
   27590:	str	ip, [sp, #3848]	; 0xf08
   27594:	str	r3, [sp, #3860]	; 0xf14
   27598:	lsr	ip, r4, #28
   2759c:	ldrd	r2, [sp, #208]	; 0xd0
   275a0:	ldrd	r4, [sp, #120]	; 0x78
   275a4:	ldr	r1, [sp, #52]	; 0x34
   275a8:	str	lr, [sp, #3852]	; 0xf0c
   275ac:	eor	r4, r4, r2
   275b0:	eor	r5, r5, r3
   275b4:	mov	r2, r4
   275b8:	mov	r3, r5
   275bc:	ldrd	r4, [sp, #48]	; 0x30
   275c0:	lsl	r0, r1, #30
   275c4:	lsl	r1, r7, #23
   275c8:	orr	ip, ip, r5, lsl #4
   275cc:	str	ip, [sp, #3872]	; 0xf20
   275d0:	orr	ip, r0, r4, lsr #2
   275d4:	lsr	lr, r5, #28
   275d8:	str	ip, [sp, #3884]	; 0xf2c
   275dc:	lsl	ip, r4, #30
   275e0:	add	r5, pc, #872	; 0x368
   275e4:	ldrd	r4, [r5]
   275e8:	orr	r1, r1, r6, lsr #9
   275ec:	strd	sl, [sp, #152]	; 0x98
   275f0:	adds	r4, r4, sl
   275f4:	mov	r0, r4
   275f8:	mov	r4, r6
   275fc:	adc	r5, r5, fp
   27600:	and	r4, r4, r2
   27604:	mov	r2, r4
   27608:	mov	fp, r7
   2760c:	lsl	r4, r6, #23
   27610:	str	r1, [sp, #3868]	; 0xf1c
   27614:	mov	r1, r5
   27618:	mov	r5, r7
   2761c:	ldrd	r6, [sp, #88]	; 0x58
   27620:	and	r5, r5, r3
   27624:	mov	r3, r5
   27628:	orr	ip, ip, r7, lsr #2
   2762c:	str	ip, [sp, #3880]	; 0xf28
   27630:	ldr	ip, [sp, #8]
   27634:	orr	lr, lr, r6, lsl #4
   27638:	lsl	r5, r7, #25
   2763c:	str	lr, [sp, #3876]	; 0xf24
   27640:	lsr	lr, ip, #1
   27644:	orr	ip, r4, fp, lsr #9
   27648:	str	ip, [sp, #3864]	; 0xf18
   2764c:	orr	ip, r5, r6, lsr #7
   27650:	str	ip, [sp, #3892]	; 0xf34
   27654:	mov	r5, r7
   27658:	mov	r4, r6
   2765c:	lsl	ip, r6, #25
   27660:	ldrd	r6, [sp, #176]	; 0xb0
   27664:	add	sl, sp, #3856	; 0xf10
   27668:	orr	r4, r4, r8
   2766c:	adds	r6, r6, r0
   27670:	adc	r7, r7, r1
   27674:	mov	r0, r6
   27678:	mov	r1, r7
   2767c:	ldrd	r6, [sp, #120]	; 0x78
   27680:	ldrd	sl, [sl]
   27684:	eor	r6, r6, r2
   27688:	mov	r2, r6
   2768c:	add	r6, sp, #3840	; 0xf00
   27690:	add	r6, r6, #8
   27694:	eor	r7, r7, r3
   27698:	mov	r3, r7
   2769c:	ldrd	r6, [r6]
   276a0:	adds	r2, r2, r0
   276a4:	adc	r3, r3, r1
   276a8:	eor	r7, r7, fp
   276ac:	ldr	fp, [sp, #12]
   276b0:	eor	r6, r6, sl
   276b4:	add	r1, sp, #3856	; 0xf10
   276b8:	orr	lr, lr, fp, lsl #31
   276bc:	ldrd	sl, [sp, #8]
   276c0:	str	lr, [sp, #3896]	; 0xf38
   276c4:	add	r1, r1, #8
   276c8:	lsr	lr, sl, #8
   276cc:	orr	lr, lr, fp, lsl #24
   276d0:	str	lr, [sp, #3904]	; 0xf40
   276d4:	ldr	lr, [sp, #8]
   276d8:	ldrd	r0, [r1]
   276dc:	mov	fp, r5
   276e0:	lsr	lr, lr, #7
   276e4:	str	lr, [sp, #592]	; 0x250
   276e8:	eor	r1, r1, r7
   276ec:	add	lr, sp, #3872	; 0xf20
   276f0:	mov	r7, r1
   276f4:	add	lr, lr, #8
   276f8:	add	r1, sp, #3872	; 0xf20
   276fc:	eor	r0, r0, r6
   27700:	orr	ip, ip, fp, lsr #7
   27704:	mov	r6, r0
   27708:	ldrd	sl, [lr]
   2770c:	ldrd	r0, [r1]
   27710:	orr	r5, r5, r9
   27714:	str	ip, [sp, #3888]	; 0xf30
   27718:	eor	r0, r0, sl
   2771c:	eor	r1, r1, fp
   27720:	ldrd	sl, [sp, #56]	; 0x38
   27724:	ldr	ip, [sp, #12]
   27728:	adds	r2, r2, r6
   2772c:	and	sl, sl, r4
   27730:	and	fp, fp, r5
   27734:	mov	r4, sl
   27738:	mov	r5, fp
   2773c:	ldrd	sl, [sp, #8]
   27740:	lsr	ip, ip, #1
   27744:	adc	r3, r3, r7
   27748:	orr	ip, ip, sl, lsl #31
   2774c:	str	ip, [sp, #3900]	; 0xf3c
   27750:	lsr	ip, fp, #8
   27754:	orr	ip, ip, sl, lsl #24
   27758:	str	ip, [sp, #3908]	; 0xf44
   2775c:	ldr	ip, [sp, #592]	; 0x250
   27760:	ldrd	r6, [sp, #88]	; 0x58
   27764:	orr	ip, ip, fp, lsl #25
   27768:	ldrd	sl, [sp, #192]	; 0xc0
   2776c:	and	r6, r6, r8
   27770:	and	r7, r7, r9
   27774:	lsr	lr, sl, #6
   27778:	str	lr, [sp, #600]	; 0x258
   2777c:	add	lr, sp, #3888	; 0xf30
   27780:	strd	r6, [sp, #48]	; 0x30
   27784:	ldrd	r6, [lr]
   27788:	str	ip, [sp, #592]	; 0x250
   2778c:	lsr	ip, sl, #19
   27790:	eor	r6, r6, r0
   27794:	eor	r7, r7, r1
   27798:	mov	r0, r6
   2779c:	mov	r1, r7
   277a0:	ldrd	r6, [sp, #48]	; 0x30
   277a4:	orr	ip, ip, fp, lsl #13
   277a8:	str	ip, [sp, #3912]	; 0xf48
   277ac:	orr	r7, r7, r5
   277b0:	mov	r5, r7
   277b4:	ldr	r7, [sp, #12]
   277b8:	orr	r6, r6, r4
   277bc:	mov	r4, r6
   277c0:	lsr	r7, r7, #7
   277c4:	str	r7, [sp, #596]	; 0x254
   277c8:	ldr	r7, [sp, #600]	; 0x258
   277cc:	lsl	r6, fp, #3
   277d0:	orr	ip, r6, sl, lsr #29
   277d4:	orr	r7, r7, fp, lsl #26
   277d8:	str	ip, [sp, #3924]	; 0xf54
   277dc:	str	r7, [sp, #600]	; 0x258
   277e0:	ldrd	r6, [sp, #32]
   277e4:	lsl	ip, sl, #3
   277e8:	orr	ip, ip, fp, lsr #29
   277ec:	adds	r6, r6, r2
   277f0:	adc	r7, r7, r3
   277f4:	adds	r4, r4, r0
   277f8:	adc	r5, r5, r1
   277fc:	add	r1, sp, #3888	; 0xf30
   27800:	strd	r6, [sp, #176]	; 0xb0
   27804:	add	r1, r1, #8
   27808:	add	r6, sp, #3904	; 0xf40
   2780c:	ldrd	r0, [r1]
   27810:	ldrd	r6, [r6]
   27814:	str	ip, [sp, #3920]	; 0xf50
   27818:	add	ip, sp, #592	; 0x250
   2781c:	eor	r0, r0, r6
   27820:	eor	r1, r1, r7
   27824:	ldrd	r6, [ip]
   27828:	lsr	ip, fp, #6
   2782c:	str	ip, [sp, #604]	; 0x25c
   27830:	eor	r6, r6, r0
   27834:	mov	r0, r6
   27838:	eor	r7, r7, r1
   2783c:	adds	r6, r4, r2
   27840:	mov	r1, r7
   27844:	adc	r7, r5, r3
   27848:	add	r3, sp, #3904	; 0xf40
   2784c:	lsr	lr, fp, #19
   27850:	add	ip, sp, #3920	; 0xf50
   27854:	add	r3, r3, #8
   27858:	orr	lr, lr, sl, lsl #13
   2785c:	ldrd	r4, [ip]
   27860:	str	lr, [sp, #3916]	; 0xf4c
   27864:	ldrd	r2, [r3]
   27868:	ldrd	sl, [sp, #176]	; 0xb0
   2786c:	add	ip, sp, #600	; 0x258
   27870:	eor	r2, r2, r4
   27874:	eor	r3, r3, r5
   27878:	strd	r6, [sp, #48]	; 0x30
   2787c:	mov	r6, r2
   27880:	mov	r7, r3
   27884:	lsr	r2, sl, #14
   27888:	lsr	r3, sl, #18
   2788c:	ldrd	sl, [ip]
   27890:	ldrd	r4, [sp, #104]	; 0x68
   27894:	eor	sl, sl, r6
   27898:	eor	fp, fp, r7
   2789c:	mov	r6, sl
   278a0:	mov	r7, fp
   278a4:	ldrd	sl, [sp, #24]
   278a8:	adds	r4, r4, r0
   278ac:	adc	r5, r5, r1
   278b0:	mov	r0, r4
   278b4:	adds	sl, sl, r0
   278b8:	mov	r1, r5
   278bc:	adc	fp, fp, r1
   278c0:	mov	r0, sl
   278c4:	mov	r1, fp
   278c8:	ldrd	sl, [sp, #176]	; 0xb0
   278cc:	adds	sl, r0, r6
   278d0:	add	r5, pc, #128	; 0x80
   278d4:	ldrd	r4, [r5]
   278d8:	orr	r3, r3, fp, lsl #14
   278dc:	orr	ip, r2, fp, lsl #18
   278e0:	str	r3, [sp, #3936]	; 0xf60
   278e4:	lsr	r2, fp, #14
   278e8:	lsr	r3, fp, #18
   278ec:	adc	fp, r1, r7
   278f0:	ldrd	r6, [sp, #48]	; 0x30
   278f4:	str	ip, [sp, #3928]	; 0xf58
   278f8:	lsr	r0, r6, #28
   278fc:	lsl	ip, r7, #30
   27900:	ldrd	r6, [sp, #176]	; 0xb0
   27904:	str	r0, [sp, #32]
   27908:	orr	r1, r2, r6, lsl #18
   2790c:	orr	r3, r3, r6, lsl #14
   27910:	str	r1, [sp, #3932]	; 0xf5c
   27914:	str	r3, [sp, #3940]	; 0xf64
   27918:	ldrd	r0, [sp, #208]	; 0xd0
   2791c:	ldrd	r2, [sp, #96]	; 0x60
   27920:	lsl	lr, r7, #23
   27924:	eor	r1, r1, r3
   27928:	mov	r3, r1
   2792c:	eor	r0, r0, r2
   27930:	ldr	r1, [sp, #52]	; 0x34
   27934:	mov	r2, r0
   27938:	ldr	r0, [sp, #32]
   2793c:	orr	r1, r0, r1, lsl #4
   27940:	str	r1, [sp, #3952]	; 0xf70
   27944:	ldr	r1, [sp, #52]	; 0x34
   27948:	lsr	r0, r1, #28
   2794c:	b	27960 <__assert_fail@plt+0x16674>
   27950:	strbmi	sl, [sp, r6, ror #29]!
   27954:	bichi	ip, r2, lr, lsr #18
   27958:	strne	r3, [r2], #1339	; 0x53b
   2795c:	rsbsls	r2, r2, #34048	; 0x8500
   27960:	ldr	r1, [sp, #48]	; 0x30
   27964:	orr	r1, ip, r1, lsr #2
   27968:	str	r1, [sp, #3964]	; 0xf7c
   2796c:	orr	r1, lr, r6, lsr #9
   27970:	str	r1, [sp, #3948]	; 0xf6c
   27974:	ldr	r1, [sp, #48]	; 0x30
   27978:	strd	sl, [sp, #160]	; 0xa0
   2797c:	adds	sl, sl, r4
   27980:	adc	fp, fp, r5
   27984:	mov	r4, sl
   27988:	mov	sl, r6
   2798c:	mov	r5, fp
   27990:	mov	fp, r7
   27994:	and	r7, r7, r3
   27998:	mov	r3, r7
   2799c:	lsl	ip, sl, #23
   279a0:	mov	r7, fp
   279a4:	ldrd	sl, [sp, #48]	; 0x30
   279a8:	and	r6, r6, r2
   279ac:	mov	r2, r6
   279b0:	orr	lr, r0, sl, lsl #4
   279b4:	orr	ip, ip, r7, lsr #9
   279b8:	lsl	r0, fp, #25
   279bc:	ldrd	r6, [sp, #208]	; 0xd0
   279c0:	str	ip, [sp, #3944]	; 0xf68
   279c4:	lsl	r1, r1, #30
   279c8:	orr	ip, r0, sl, lsr #7
   279cc:	add	r0, sp, #3920	; 0xf50
   279d0:	orr	r1, r1, fp, lsr #2
   279d4:	str	ip, [sp, #3972]	; 0xf84
   279d8:	add	r0, r0, #8
   279dc:	lsl	ip, sl, #25
   279e0:	ldrd	sl, [sp, #120]	; 0x78
   279e4:	eor	r6, r6, r2
   279e8:	eor	r7, r7, r3
   279ec:	mov	r2, r6
   279f0:	mov	r3, r7
   279f4:	ldrd	r6, [r0]
   279f8:	add	r0, sp, #3936	; 0xf60
   279fc:	adds	sl, sl, r4
   27a00:	adc	fp, fp, r5
   27a04:	ldrd	r4, [r0]
   27a08:	str	r1, [sp, #3960]	; 0xf78
   27a0c:	ldr	r1, [sp, #16]
   27a10:	eor	r6, r6, r4
   27a14:	eor	r7, r7, r5
   27a18:	ldrd	r4, [sp, #16]
   27a1c:	lsr	r1, r1, #1
   27a20:	str	lr, [sp, #3956]	; 0xf74
   27a24:	orr	r1, r1, r5, lsl #31
   27a28:	str	r1, [sp, #3976]	; 0xf88
   27a2c:	lsr	r1, r4, #8
   27a30:	orr	r1, r1, r5, lsl #24
   27a34:	str	r1, [sp, #3984]	; 0xf90
   27a38:	lsr	r1, r4, #7
   27a3c:	str	r1, [sp, #608]	; 0x260
   27a40:	ldrd	r4, [sp, #48]	; 0x30
   27a44:	ldrd	r0, [sp, #88]	; 0x58
   27a48:	add	lr, sp, #3936	; 0xf60
   27a4c:	add	lr, lr, #8
   27a50:	orr	ip, ip, r5, lsr #7
   27a54:	orr	r0, r0, r4
   27a58:	orr	r1, r1, r5
   27a5c:	ldrd	r4, [lr]
   27a60:	add	lr, sp, #3952	; 0xf70
   27a64:	adds	r2, r2, sl
   27a68:	eor	r4, r4, r6
   27a6c:	eor	r5, r5, r7
   27a70:	mov	r6, r4
   27a74:	mov	r7, r5
   27a78:	ldrd	r4, [lr]
   27a7c:	add	lr, sp, #3952	; 0xf70
   27a80:	add	lr, lr, #8
   27a84:	adc	r3, r3, fp
   27a88:	ldrd	sl, [lr]
   27a8c:	str	ip, [sp, #3968]	; 0xf80
   27a90:	ldr	ip, [sp, #20]
   27a94:	eor	r4, r4, sl
   27a98:	eor	r5, r5, fp
   27a9c:	ldrd	sl, [sp, #16]
   27aa0:	lsr	ip, ip, #1
   27aa4:	and	r0, r0, r8
   27aa8:	orr	ip, ip, sl, lsl #31
   27aac:	str	ip, [sp, #3980]	; 0xf8c
   27ab0:	lsr	ip, fp, #8
   27ab4:	orr	ip, ip, sl, lsl #24
   27ab8:	str	ip, [sp, #3988]	; 0xf94
   27abc:	ldr	ip, [sp, #608]	; 0x260
   27ac0:	and	r1, r1, r9
   27ac4:	orr	ip, ip, fp, lsl #25
   27ac8:	ldrd	sl, [sp, #152]	; 0x98
   27acc:	str	ip, [sp, #608]	; 0x260
   27ad0:	lsr	lr, sl, #6
   27ad4:	lsr	ip, sl, #19
   27ad8:	adds	sl, r2, r6
   27adc:	adc	fp, r3, r7
   27ae0:	str	lr, [sp, #616]	; 0x268
   27ae4:	ldrd	r6, [sp, #88]	; 0x58
   27ae8:	strd	sl, [sp, #32]
   27aec:	ldrd	sl, [sp, #48]	; 0x30
   27af0:	add	r3, sp, #3968	; 0xf80
   27af4:	and	r6, r6, sl
   27af8:	and	r7, r7, fp
   27afc:	ldrd	sl, [r3]
   27b00:	ldr	r3, [sp, #20]
   27b04:	orr	r0, r0, r6
   27b08:	eor	sl, sl, r4
   27b0c:	eor	fp, fp, r5
   27b10:	mov	r4, sl
   27b14:	mov	r5, fp
   27b18:	ldrd	sl, [sp, #152]	; 0x98
   27b1c:	lsr	r3, r3, #7
   27b20:	str	r3, [sp, #612]	; 0x264
   27b24:	lsl	r6, fp, #3
   27b28:	orr	r3, ip, fp, lsl #13
   27b2c:	str	r3, [sp, #3992]	; 0xf98
   27b30:	orr	r3, r6, sl, lsr #29
   27b34:	str	r3, [sp, #4004]	; 0xfa4
   27b38:	ldr	r3, [sp, #616]	; 0x268
   27b3c:	orr	r1, r1, r7
   27b40:	orr	r3, r3, fp, lsl #26
   27b44:	mov	r7, fp
   27b48:	lsr	lr, fp, #19
   27b4c:	lsl	ip, sl, #3
   27b50:	mov	r6, sl
   27b54:	str	r3, [sp, #616]	; 0x268
   27b58:	ldrd	sl, [sp, #56]	; 0x38
   27b5c:	ldrd	r2, [sp, #32]
   27b60:	adds	r2, r2, sl
   27b64:	adc	r3, r3, fp
   27b68:	mov	fp, r3
   27b6c:	add	r3, sp, #3968	; 0xf80
   27b70:	add	r3, r3, #8
   27b74:	adds	r4, r4, r0
   27b78:	adc	r5, r5, r1
   27b7c:	ldrd	r0, [r3]
   27b80:	add	r3, sp, #3984	; 0xf90
   27b84:	mov	sl, r2
   27b88:	ldrd	r2, [r3]
   27b8c:	eor	r1, r1, r3
   27b90:	add	r3, sp, #608	; 0x260
   27b94:	eor	r0, r0, r2
   27b98:	ldrd	r2, [r3]
   27b9c:	eor	r3, r3, r1
   27ba0:	mov	r1, r3
   27ba4:	orr	r3, lr, r6, lsl #13
   27ba8:	str	r3, [sp, #3996]	; 0xf9c
   27bac:	orr	r3, ip, r7, lsr #29
   27bb0:	str	r3, [sp, #4000]	; 0xfa0
   27bb4:	eor	r2, r2, r0
   27bb8:	lsr	r3, r7, #6
   27bbc:	mov	r0, r2
   27bc0:	str	r3, [sp, #620]	; 0x26c
   27bc4:	ldrd	r2, [sp, #32]
   27bc8:	add	ip, sp, #4000	; 0xfa0
   27bcc:	adds	r2, r2, r4
   27bd0:	adc	r3, r3, r5
   27bd4:	mov	r7, r3
   27bd8:	add	r3, sp, #3984	; 0xf90
   27bdc:	add	r3, r3, #8
   27be0:	ldrd	r4, [ip]
   27be4:	mov	r6, r2
   27be8:	ldrd	r2, [r3]
   27bec:	add	ip, sp, #616	; 0x268
   27bf0:	strd	r6, [sp, #32]
   27bf4:	eor	r2, r2, r4
   27bf8:	eor	r3, r3, r5
   27bfc:	ldrd	r4, [sp, #8]
   27c00:	mov	r6, r2
   27c04:	mov	r7, r3
   27c08:	adds	r4, r4, r0
   27c0c:	adc	r5, r5, r1
   27c10:	mov	r0, r4
   27c14:	mov	r1, r5
   27c18:	ldrd	r4, [sp, #184]	; 0xb8
   27c1c:	lsr	r3, sl, #18
   27c20:	orr	r3, r3, fp, lsl #14
   27c24:	adds	r4, r4, r0
   27c28:	adc	r5, r5, r1
   27c2c:	mov	r0, r4
   27c30:	mov	r1, r5
   27c34:	ldrd	r4, [ip]
   27c38:	lsr	r2, sl, #14
   27c3c:	str	r3, [sp, #4016]	; 0xfb0
   27c40:	eor	r4, r4, r6
   27c44:	adds	r4, r0, r4
   27c48:	eor	r5, r5, r7
   27c4c:	adc	r5, r1, r5
   27c50:	mov	r6, r4
   27c54:	mov	r7, r5
   27c58:	ldrd	r4, [sp, #32]
   27c5c:	lsr	r3, fp, #18
   27c60:	orr	ip, r2, fp, lsl #18
   27c64:	orr	r3, r3, sl, lsl #14
   27c68:	lsr	r2, fp, #14
   27c6c:	orr	lr, r2, sl, lsl #18
   27c70:	str	ip, [sp, #4008]	; 0xfa8
   27c74:	lsl	r1, r5, #30
   27c78:	lsr	ip, r4, #28
   27c7c:	str	r3, [sp, #4020]	; 0xfb4
   27c80:	ldrd	r4, [sp, #176]	; 0xb0
   27c84:	ldrd	r2, [sp, #96]	; 0x60
   27c88:	lsl	r0, fp, #23
   27c8c:	str	lr, [sp, #4012]	; 0xfac
   27c90:	eor	r4, r4, r2
   27c94:	orr	lr, r0, sl, lsr #9
   27c98:	eor	r5, r5, r3
   27c9c:	mov	r2, r4
   27ca0:	mov	r3, r5
   27ca4:	str	lr, [sp, #4028]	; 0xfbc
   27ca8:	ldrd	r4, [sp, #32]
   27cac:	strd	r6, [sp, #8]
   27cb0:	lsl	r0, sl, #23
   27cb4:	orr	r1, r1, r4, lsr #2
   27cb8:	orr	ip, ip, r5, lsl #4
   27cbc:	str	r1, [sp, #4044]	; 0xfcc
   27cc0:	mov	r4, r6
   27cc4:	lsr	r1, r5, #28
   27cc8:	mov	r5, r7
   27ccc:	add	r7, pc, #836	; 0x344
   27cd0:	ldrd	r6, [r7]
   27cd4:	str	ip, [sp, #4032]	; 0xfc0
   27cd8:	orr	lr, r0, fp, lsr #9
   27cdc:	adds	r6, r6, r4
   27ce0:	adc	r7, r7, r5
   27ce4:	mov	r4, r6
   27ce8:	mov	r5, r7
   27cec:	ldrd	r6, [sp, #32]
   27cf0:	and	r3, r3, fp
   27cf4:	and	r2, r2, sl
   27cf8:	orr	r1, r1, r6, lsl #4
   27cfc:	str	r1, [sp, #4036]	; 0xfc4
   27d00:	ldr	r1, [sp, #36]	; 0x24
   27d04:	lsl	ip, r6, #30
   27d08:	lsl	r0, r7, #25
   27d0c:	orr	r1, ip, r1, lsr #2
   27d10:	str	r1, [sp, #4040]	; 0xfc8
   27d14:	ldr	r1, [sp, #32]
   27d18:	ldrd	r6, [sp, #128]	; 0x80
   27d1c:	str	lr, [sp, #4024]	; 0xfb8
   27d20:	orr	r1, r0, r1, lsr #7
   27d24:	str	r1, [sp, #4052]	; 0xfd4
   27d28:	ldr	r1, [sp, #32]
   27d2c:	lsr	lr, r6, #1
   27d30:	lsl	ip, r1, #25
   27d34:	ldrd	r0, [sp, #208]	; 0xd0
   27d38:	adds	r0, r0, r4
   27d3c:	adc	r1, r1, r5
   27d40:	mov	r4, r0
   27d44:	mov	r5, r1
   27d48:	ldrd	r0, [sp, #96]	; 0x60
   27d4c:	eor	r1, r1, r3
   27d50:	add	r3, sp, #4000	; 0xfa0
   27d54:	eor	r0, r0, r2
   27d58:	add	r3, r3, #8
   27d5c:	strd	r0, [sp, #56]	; 0x38
   27d60:	ldrd	r0, [r3]
   27d64:	add	r3, sp, #4016	; 0xfb0
   27d68:	ldrd	r2, [r3]
   27d6c:	eor	r0, r0, r2
   27d70:	eor	r1, r1, r3
   27d74:	orr	r3, lr, r7, lsl #31
   27d78:	strd	r0, [sp, #104]	; 0x68
   27d7c:	lsr	lr, r6, #8
   27d80:	ldrd	r0, [sp, #32]
   27d84:	str	r3, [sp, #4056]	; 0xfd8
   27d88:	orr	r3, lr, r7, lsl #24
   27d8c:	str	r3, [sp, #4064]	; 0xfe0
   27d90:	lsr	r3, r6, #7
   27d94:	str	r3, [sp, #624]	; 0x270
   27d98:	orr	r3, ip, r1, lsr #7
   27d9c:	str	r3, [sp, #4048]	; 0xfd0
   27da0:	ldr	r3, [sp, #132]	; 0x84
   27da4:	ldrd	r6, [sp, #48]	; 0x30
   27da8:	lsr	ip, r3, #1
   27dac:	ldrd	r2, [sp, #56]	; 0x38
   27db0:	orr	r6, r6, r0
   27db4:	orr	r7, r7, r1
   27db8:	adds	r2, r2, r4
   27dbc:	adc	r3, r3, r5
   27dc0:	ldrd	r4, [sp, #104]	; 0x68
   27dc4:	strd	r2, [sp, #56]	; 0x38
   27dc8:	add	r3, sp, #4016	; 0xfb0
   27dcc:	add	r3, r3, #8
   27dd0:	ldrd	r0, [r3]
   27dd4:	add	r3, sp, #4032	; 0xfc0
   27dd8:	eor	r4, r4, r0
   27ddc:	eor	r5, r5, r1
   27de0:	mov	r0, r4
   27de4:	mov	r1, r5
   27de8:	ldrd	r4, [r3]
   27dec:	add	r3, sp, #4032	; 0xfc0
   27df0:	add	r3, r3, #8
   27df4:	ldrd	r2, [r3]
   27df8:	eor	r4, r4, r2
   27dfc:	eor	r5, r5, r3
   27e00:	strd	r4, [sp, #120]	; 0x78
   27e04:	ldrd	r4, [sp, #88]	; 0x58
   27e08:	and	r4, r4, r6
   27e0c:	and	r5, r5, r7
   27e10:	mov	r6, r4
   27e14:	mov	r7, r5
   27e18:	ldrd	r4, [sp, #128]	; 0x80
   27e1c:	orr	r3, ip, r4, lsl #31
   27e20:	lsr	ip, r5, #8
   27e24:	str	r3, [sp, #4060]	; 0xfdc
   27e28:	orr	r3, ip, r4, lsl #24
   27e2c:	str	r3, [sp, #4068]	; 0xfe4
   27e30:	ldr	r3, [sp, #624]	; 0x270
   27e34:	orr	r3, r3, r5, lsl #25
   27e38:	ldrd	r4, [sp, #160]	; 0xa0
   27e3c:	str	r3, [sp, #624]	; 0x270
   27e40:	lsr	r3, r4, #6
   27e44:	str	r3, [sp, #632]	; 0x278
   27e48:	ldrd	r2, [sp, #56]	; 0x38
   27e4c:	lsr	ip, r4, #19
   27e50:	ldrd	r4, [sp, #32]
   27e54:	adds	r2, r2, r0
   27e58:	adc	r3, r3, r1
   27e5c:	ldrd	r0, [sp, #48]	; 0x30
   27e60:	strd	r2, [sp, #104]	; 0x68
   27e64:	add	r3, sp, #4048	; 0xfd0
   27e68:	and	r0, r0, r4
   27e6c:	and	r1, r1, r5
   27e70:	ldrd	r4, [r3]
   27e74:	ldrd	r2, [sp, #120]	; 0x78
   27e78:	orr	r7, r7, r1
   27e7c:	orr	r6, r6, r0
   27e80:	eor	r2, r2, r4
   27e84:	eor	r3, r3, r5
   27e88:	mov	r4, r2
   27e8c:	mov	r5, r3
   27e90:	strd	r4, [sp, #120]	; 0x78
   27e94:	ldrd	r4, [sp, #160]	; 0xa0
   27e98:	orr	ip, ip, r5, lsl #13
   27e9c:	str	ip, [sp, #4072]	; 0xfe8
   27ea0:	ldr	ip, [sp, #132]	; 0x84
   27ea4:	lsl	r1, r5, #3
   27ea8:	orr	r1, r1, r4, lsr #29
   27eac:	lsr	ip, ip, #7
   27eb0:	str	ip, [sp, #628]	; 0x274
   27eb4:	ldr	ip, [sp, #632]	; 0x278
   27eb8:	lsr	r2, r5, #19
   27ebc:	mov	r0, r4
   27ec0:	lsl	r3, r4, #3
   27ec4:	orr	ip, ip, r5, lsl #26
   27ec8:	str	r1, [sp, #4084]	; 0xff4
   27ecc:	mov	r1, r5
   27ed0:	ldrd	r4, [sp, #104]	; 0x68
   27ed4:	str	ip, [sp, #632]	; 0x278
   27ed8:	add	ip, sp, #4048	; 0xfd0
   27edc:	adds	r4, r4, r8
   27ee0:	adc	r5, r5, r9
   27ee4:	add	ip, ip, #8
   27ee8:	strd	r4, [sp, #56]	; 0x38
   27eec:	ldrd	r4, [sp, #120]	; 0x78
   27ef0:	ldrd	r8, [ip]
   27ef4:	add	ip, sp, #4064	; 0xfe0
   27ef8:	adds	r4, r4, r6
   27efc:	adc	r5, r5, r7
   27f00:	mov	r6, r4
   27f04:	mov	r7, r5
   27f08:	ldrd	r4, [ip]
   27f0c:	orr	ip, r2, r0, lsl #13
   27f10:	str	ip, [sp, #4076]	; 0xfec
   27f14:	orr	ip, r3, r1, lsr #29
   27f18:	add	r3, sp, #624	; 0x270
   27f1c:	eor	r8, r8, r4
   27f20:	eor	r9, r9, r5
   27f24:	mov	r4, r8
   27f28:	mov	r5, r9
   27f2c:	ldrd	r8, [r3]
   27f30:	ldrd	r2, [sp, #104]	; 0x68
   27f34:	lsr	r1, r1, #6
   27f38:	eor	r9, r9, r5
   27f3c:	adds	r2, r2, r6
   27f40:	adc	r3, r3, r7
   27f44:	mov	r5, r9
   27f48:	mov	r9, r3
   27f4c:	add	r3, sp, #4064	; 0xfe0
   27f50:	str	r1, [sp, #636]	; 0x27c
   27f54:	add	r3, r3, #8
   27f58:	add	r1, sp, #4080	; 0xff0
   27f5c:	eor	r8, r8, r4
   27f60:	mov	r4, r8
   27f64:	str	ip, [sp, #4080]	; 0xff0
   27f68:	mov	r8, r2
   27f6c:	ldrd	r2, [r3]
   27f70:	ldrd	r0, [r1]
   27f74:	add	ip, sp, #4096	; 0x1000
   27f78:	eor	r2, r2, r0
   27f7c:	eor	r3, r3, r1
   27f80:	mov	r6, r2
   27f84:	mov	r7, r3
   27f88:	ldrd	r2, [sp, #16]
   27f8c:	ldrd	r0, [sp, #56]	; 0x38
   27f90:	add	r1, sp, #632	; 0x278
   27f94:	adds	r2, r2, r4
   27f98:	adc	r3, r3, r5
   27f9c:	mov	r4, r2
   27fa0:	mov	r5, r3
   27fa4:	lsr	r2, r0, #14
   27fa8:	lsr	r3, r0, #18
   27fac:	ldrd	r0, [r1]
   27fb0:	eor	r0, r0, r6
   27fb4:	eor	r1, r1, r7
   27fb8:	mov	r6, r0
   27fbc:	mov	r7, r1
   27fc0:	ldrd	r0, [sp, #80]	; 0x50
   27fc4:	adds	r0, r0, r4
   27fc8:	adc	r1, r1, r5
   27fcc:	mov	r5, r1
   27fd0:	ldr	r1, [sp, #60]	; 0x3c
   27fd4:	mov	r4, r0
   27fd8:	orr	r1, r2, r1, lsl #18
   27fdc:	str	r1, [sp, #4088]	; 0xff8
   27fe0:	ldrd	r0, [sp, #56]	; 0x38
   27fe4:	adds	r0, r4, r6
   27fe8:	lsr	r4, r8, #28
   27fec:	orr	r3, r3, r1, lsl #14
   27ff0:	str	r3, [ip]
   27ff4:	lsr	r2, r1, #14
   27ff8:	lsr	r3, r1, #18
   27ffc:	adc	r1, r5, r7
   28000:	ldrd	r6, [sp, #56]	; 0x38
   28004:	lsl	ip, r9, #30
   28008:	orr	ip, ip, r8, lsr #2
   2800c:	orr	r5, r2, r6, lsl #18
   28010:	str	r5, [sp, #4092]	; 0xffc
   28014:	b	28028 <__assert_fail@plt+0x16d3c>
   28018:	ldclmi	3, cr0, [r1], #400	; 0x190
   2801c:	adcsge	lr, pc, #10551296	; 0xa10000
   28020:	mcrrlt	0, 0, r3, r2, cr1
   28024:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   28028:	ldr	r5, [sp, #56]	; 0x38
   2802c:	lsl	lr, r7, #23
   28030:	orr	r3, r3, r6, lsl #14
   28034:	orr	lr, lr, r5, lsr #9
   28038:	add	r5, sp, #4096	; 0x1000
   2803c:	add	r5, r5, #12
   28040:	str	lr, [r5]
   28044:	orr	r5, r4, r9, lsl #4
   28048:	add	r4, sp, #4096	; 0x1000
   2804c:	add	r4, r4, #16
   28050:	str	r5, [r4]
   28054:	add	r4, sp, #4096	; 0x1000
   28058:	add	r4, r4, #28
   2805c:	str	ip, [r4]
   28060:	sub	r5, pc, #72	; 0x48
   28064:	ldrd	r4, [r5]
   28068:	ldrd	r6, [sp, #176]	; 0xb0
   2806c:	add	r2, sp, #4096	; 0x1000
   28070:	adds	r4, r4, r0
   28074:	adc	r5, r5, r1
   28078:	add	r2, r2, #4
   2807c:	strd	r0, [sp, #104]	; 0x68
   28080:	mov	r0, r4
   28084:	mov	r1, r5
   28088:	ldrd	r4, [sp, #56]	; 0x38
   2808c:	str	r3, [r2]
   28090:	mov	r3, r7
   28094:	eor	r3, r3, fp
   28098:	ldr	lr, [sp, #56]	; 0x38
   2809c:	and	r5, r5, r3
   280a0:	mov	r3, r5
   280a4:	ldr	r5, [sp, #60]	; 0x3c
   280a8:	lsl	lr, lr, #23
   280ac:	lsr	ip, r9, #28
   280b0:	orr	lr, lr, r5, lsr #9
   280b4:	add	r5, sp, #4096	; 0x1000
   280b8:	add	r5, r5, #8
   280bc:	str	lr, [r5]
   280c0:	add	lr, sp, #4096	; 0x1000
   280c4:	add	lr, lr, #20
   280c8:	orr	ip, ip, r8, lsl #4
   280cc:	mov	r2, r6
   280d0:	eor	r2, r2, sl
   280d4:	str	ip, [lr]
   280d8:	ldr	ip, [sp, #112]	; 0x70
   280dc:	and	r4, r4, r2
   280e0:	mov	r2, r4
   280e4:	lsl	r4, r8, #30
   280e8:	lsr	lr, ip, #1
   280ec:	orr	ip, r4, r9, lsr #2
   280f0:	add	r4, sp, #4096	; 0x1000
   280f4:	add	r4, r4, #24
   280f8:	str	ip, [r4]
   280fc:	add	r4, sp, #4096	; 0x1000
   28100:	lsl	r5, r9, #25
   28104:	add	r4, r4, #36	; 0x24
   28108:	orr	ip, r5, r8, lsr #7
   2810c:	str	ip, [r4]
   28110:	ldrd	r4, [sp, #96]	; 0x60
   28114:	lsl	ip, r8, #25
   28118:	str	ip, [sp, #16]
   2811c:	add	ip, sp, #4080	; 0xff0
   28120:	adds	r4, r4, r0
   28124:	add	ip, ip, #8
   28128:	adc	r5, r5, r1
   2812c:	mov	r0, r4
   28130:	mov	r1, r5
   28134:	mov	r4, r6
   28138:	mov	r5, r7
   2813c:	ldrd	r6, [ip]
   28140:	add	ip, sp, #4096	; 0x1000
   28144:	eor	r4, r4, r2
   28148:	eor	r5, r5, r3
   2814c:	mov	r2, r4
   28150:	mov	r3, r5
   28154:	ldrd	r4, [ip]
   28158:	add	ip, sp, #4096	; 0x1000
   2815c:	add	ip, ip, #40	; 0x28
   28160:	eor	r6, r6, r4
   28164:	eor	r7, r7, r5
   28168:	strd	r6, [sp, #96]	; 0x60
   2816c:	ldrd	r4, [sp, #112]	; 0x70
   28170:	adds	r6, r2, r0
   28174:	orr	lr, lr, r5, lsl #31
   28178:	str	lr, [ip]
   2817c:	lsr	lr, r4, #8
   28180:	orr	ip, lr, r5, lsl #24
   28184:	add	lr, sp, #4096	; 0x1000
   28188:	add	lr, lr, #48	; 0x30
   2818c:	str	ip, [lr]
   28190:	ldr	lr, [sp, #16]
   28194:	lsr	ip, r4, #7
   28198:	str	ip, [sp, #640]	; 0x280
   2819c:	orr	ip, lr, r9, lsr #7
   281a0:	add	lr, sp, #4096	; 0x1000
   281a4:	mov	r7, r5
   281a8:	add	lr, lr, #32
   281ac:	str	ip, [lr]
   281b0:	lsr	ip, r7, #1
   281b4:	adc	r7, r3, r1
   281b8:	add	r3, sp, #4096	; 0x1000
   281bc:	add	r3, r3, #8
   281c0:	ldrd	r0, [sp, #96]	; 0x60
   281c4:	ldrd	r2, [r3]
   281c8:	strd	r6, [sp, #16]
   281cc:	ldrd	r4, [sp, #32]
   281d0:	eor	r1, r1, r3
   281d4:	mov	r7, r1
   281d8:	add	r3, sp, #4096	; 0x1000
   281dc:	add	r1, sp, #4096	; 0x1000
   281e0:	add	r3, r3, #16
   281e4:	add	r1, r1, #24
   281e8:	eor	r0, r0, r2
   281ec:	mov	r6, r0
   281f0:	ldrd	r2, [r3]
   281f4:	ldrd	r0, [r1]
   281f8:	orr	r4, r4, r8
   281fc:	orr	r5, r5, r9
   28200:	eor	r2, r2, r0
   28204:	eor	r3, r3, r1
   28208:	ldrd	r0, [sp, #112]	; 0x70
   2820c:	strd	r2, [sp, #96]	; 0x60
   28210:	ldrd	r2, [sp, #48]	; 0x30
   28214:	and	r2, r2, r4
   28218:	mov	r4, r2
   2821c:	add	r2, sp, #4096	; 0x1000
   28220:	and	r3, r3, r5
   28224:	add	r2, r2, #44	; 0x2c
   28228:	mov	r5, r3
   2822c:	orr	r3, ip, r0, lsl #31
   28230:	str	r3, [r2]
   28234:	add	r2, sp, #4096	; 0x1000
   28238:	lsr	ip, r1, #8
   2823c:	add	r2, r2, #52	; 0x34
   28240:	orr	r3, ip, r0, lsl #24
   28244:	str	r3, [r2]
   28248:	ldr	r3, [sp, #640]	; 0x280
   2824c:	orr	r3, r3, r1, lsl #25
   28250:	ldrd	r0, [sp, #8]
   28254:	str	r3, [sp, #640]	; 0x280
   28258:	lsr	r3, r0, #6
   2825c:	str	r3, [sp, #648]	; 0x288
   28260:	lsr	ip, r0, #19
   28264:	ldrd	r2, [sp, #16]
   28268:	ldrd	r0, [sp, #32]
   2826c:	strd	r8, [sp, #16]
   28270:	adds	r2, r2, r6
   28274:	and	r0, r0, r8
   28278:	and	r1, r1, r9
   2827c:	adc	r3, r3, r7
   28280:	mov	r6, r0
   28284:	mov	r7, r1
   28288:	ldrd	r8, [sp, #96]	; 0x60
   2828c:	ldrd	r0, [lr]
   28290:	orr	r4, r4, r6
   28294:	orr	r5, r5, r7
   28298:	eor	r8, r8, r0
   2829c:	ldrd	r6, [sp, #8]
   282a0:	mov	r0, r8
   282a4:	add	r8, sp, #4096	; 0x1000
   282a8:	add	r8, r8, #56	; 0x38
   282ac:	lsl	lr, r7, #3
   282b0:	orr	ip, ip, r7, lsl #13
   282b4:	str	ip, [r8]
   282b8:	orr	ip, lr, r6, lsr #29
   282bc:	add	lr, sp, #4160	; 0x1040
   282c0:	add	lr, lr, #4
   282c4:	eor	r9, r9, r1
   282c8:	str	ip, [lr]
   282cc:	ldr	ip, [sp, #116]	; 0x74
   282d0:	mov	r1, r9
   282d4:	ldr	r9, [sp, #648]	; 0x288
   282d8:	lsr	lr, r7, #19
   282dc:	lsr	ip, ip, #7
   282e0:	orr	r7, r9, r7, lsl #26
   282e4:	str	ip, [sp, #644]	; 0x284
   282e8:	str	r7, [sp, #648]	; 0x288
   282ec:	lsl	ip, r6, #3
   282f0:	ldrd	r6, [sp, #88]	; 0x58
   282f4:	adds	r6, r6, r2
   282f8:	adc	r7, r7, r3
   282fc:	adds	r4, r4, r0
   28300:	strd	r6, [sp, #200]	; 0xc8
   28304:	adc	r5, r5, r1
   28308:	add	r6, sp, #4096	; 0x1000
   2830c:	add	r1, sp, #4096	; 0x1000
   28310:	add	r6, r6, #48	; 0x30
   28314:	add	r1, r1, #40	; 0x28
   28318:	ldrd	r8, [r6]
   2831c:	ldrd	r0, [r1]
   28320:	ldrd	r6, [sp, #8]
   28324:	eor	r0, r0, r8
   28328:	add	r8, sp, #4096	; 0x1000
   2832c:	add	r8, r8, #60	; 0x3c
   28330:	orr	lr, lr, r6, lsl #13
   28334:	str	lr, [r8]
   28338:	add	lr, sp, #4160	; 0x1040
   2833c:	orr	ip, ip, r7, lsr #29
   28340:	str	ip, [lr]
   28344:	add	ip, sp, #640	; 0x280
   28348:	adds	r6, r4, r2
   2834c:	eor	r1, r1, r9
   28350:	ldrd	r8, [ip]
   28354:	lsr	ip, r7, #6
   28358:	adc	r7, r5, r3
   2835c:	add	r3, sp, #4096	; 0x1000
   28360:	add	r3, r3, #56	; 0x38
   28364:	eor	r8, r8, r0
   28368:	eor	r9, r9, r1
   2836c:	mov	r0, r8
   28370:	mov	r1, r9
   28374:	ldrd	r8, [r3]
   28378:	ldrd	r2, [lr]
   2837c:	strd	r6, [sp, #96]	; 0x60
   28380:	str	ip, [sp, #652]	; 0x28c
   28384:	eor	r8, r8, r2
   28388:	eor	r9, r9, r3
   2838c:	ldrd	r2, [sp, #128]	; 0x80
   28390:	mov	r6, r8
   28394:	mov	r7, r9
   28398:	ldrd	r8, [sp, #200]	; 0xc8
   2839c:	adds	r2, r2, r0
   283a0:	add	ip, sp, #648	; 0x288
   283a4:	adc	r3, r3, r1
   283a8:	mov	r0, r2
   283ac:	mov	r1, r3
   283b0:	lsr	r2, r8, #14
   283b4:	lsr	r3, r8, #18
   283b8:	ldrd	r8, [ip]
   283bc:	add	r5, pc, #876	; 0x36c
   283c0:	ldrd	r4, [r5]
   283c4:	eor	r8, r8, r6
   283c8:	eor	r9, r9, r7
   283cc:	ldrd	r6, [sp, #144]	; 0x90
   283d0:	strd	r8, [sp, #88]	; 0x58
   283d4:	ldrd	r8, [sp, #200]	; 0xc8
   283d8:	adds	r6, r6, r0
   283dc:	adc	r7, r7, r1
   283e0:	mov	r0, r6
   283e4:	mov	r1, r7
   283e8:	ldrd	r6, [sp, #88]	; 0x58
   283ec:	orr	ip, r2, r9, lsl #18
   283f0:	add	r2, sp, #4160	; 0x1040
   283f4:	adds	r6, r6, r0
   283f8:	adc	r7, r7, r1
   283fc:	add	r2, r2, #8
   28400:	strd	r6, [sp, #88]	; 0x58
   28404:	mov	r6, r8
   28408:	str	ip, [r2]
   2840c:	lsr	r2, r9, #14
   28410:	orr	lr, r2, r6, lsl #18
   28414:	add	r2, sp, #4160	; 0x1040
   28418:	add	ip, sp, #4160	; 0x1040
   2841c:	add	r2, r2, #12
   28420:	add	ip, ip, #16
   28424:	str	lr, [r2]
   28428:	orr	r3, r3, r9, lsl #14
   2842c:	add	r2, sp, #4160	; 0x1040
   28430:	str	r3, [ip]
   28434:	add	r2, r2, #20
   28438:	lsr	r3, r9, #18
   2843c:	orr	r3, r3, r6, lsl #14
   28440:	str	r3, [r2]
   28444:	ldrd	r2, [sp, #56]	; 0x38
   28448:	mov	r7, r9
   2844c:	lsl	r0, r9, #23
   28450:	eor	r2, r2, sl
   28454:	eor	r3, r3, fp
   28458:	ldrd	r8, [sp, #96]	; 0x60
   2845c:	strd	r2, [sp, #120]	; 0x78
   28460:	add	r2, sp, #4160	; 0x1040
   28464:	add	r2, r2, #28
   28468:	orr	r3, r0, r6, lsr #9
   2846c:	str	r3, [r2]
   28470:	add	r2, sp, #4160	; 0x1040
   28474:	lsr	ip, r8, #28
   28478:	add	r2, r2, #32
   2847c:	orr	r3, ip, r9, lsl #4
   28480:	str	r3, [r2]
   28484:	add	r2, sp, #4160	; 0x1040
   28488:	lsl	r1, r9, #30
   2848c:	add	r2, r2, #44	; 0x2c
   28490:	orr	r3, r1, r8, lsr #2
   28494:	str	r3, [r2]
   28498:	ldrd	r2, [sp, #88]	; 0x58
   2849c:	lsr	r1, r9, #28
   284a0:	mov	r9, r7
   284a4:	adds	r2, r2, r4
   284a8:	adc	r3, r3, r5
   284ac:	lsl	r0, r6, #23
   284b0:	mov	r4, r2
   284b4:	mov	r5, r3
   284b8:	ldrd	r2, [sp, #120]	; 0x78
   284bc:	orr	lr, r0, r9, lsr #9
   284c0:	add	r0, sp, #4160	; 0x1040
   284c4:	add	r0, r0, #24
   284c8:	and	r2, r2, r6
   284cc:	and	r3, r3, r7
   284d0:	ldrd	r6, [sp, #96]	; 0x60
   284d4:	str	lr, [r0]
   284d8:	add	lr, sp, #4160	; 0x1040
   284dc:	add	lr, lr, #36	; 0x24
   284e0:	orr	r1, r1, r6, lsl #4
   284e4:	str	r1, [lr]
   284e8:	add	lr, sp, #4160	; 0x1040
   284ec:	lsl	ip, r6, #30
   284f0:	add	lr, lr, #40	; 0x28
   284f4:	lsl	r0, r7, #25
   284f8:	orr	ip, ip, r7, lsr #2
   284fc:	str	ip, [lr]
   28500:	orr	ip, r0, r6, lsr #7
   28504:	add	r0, sp, #4160	; 0x1040
   28508:	add	r0, r0, #52	; 0x34
   2850c:	str	ip, [r0]
   28510:	add	r0, sp, #4160	; 0x1040
   28514:	lsl	ip, r6, #25
   28518:	add	r0, r0, #8
   2851c:	ldrd	r6, [sp, #176]	; 0xb0
   28520:	ldrd	r8, [r0]
   28524:	add	r0, sp, #4160	; 0x1040
   28528:	adds	r6, r6, r4
   2852c:	add	r0, r0, #16
   28530:	adc	r7, r7, r5
   28534:	mov	r4, r6
   28538:	mov	r5, r7
   2853c:	ldrd	r6, [r0]
   28540:	ldr	r1, [sp, #64]	; 0x40
   28544:	add	r0, sp, #4160	; 0x1040
   28548:	eor	r8, r8, r6
   2854c:	eor	r9, r9, r7
   28550:	mov	r6, r8
   28554:	mov	r7, r9
   28558:	ldrd	r8, [sp, #64]	; 0x40
   2855c:	ldr	lr, [sp, #100]	; 0x64
   28560:	add	r0, r0, #56	; 0x38
   28564:	lsr	r1, r1, #1
   28568:	orr	r1, r1, r9, lsl #31
   2856c:	str	r1, [r0]
   28570:	lsr	r1, r8, #8
   28574:	add	r0, sp, #4224	; 0x1080
   28578:	orr	r1, r1, r9, lsl #24
   2857c:	orr	ip, ip, lr, lsr #7
   28580:	add	lr, sp, #4160	; 0x1040
   28584:	str	r1, [r0]
   28588:	add	lr, lr, #48	; 0x30
   2858c:	lsr	r1, r8, #7
   28590:	str	r1, [sp, #656]	; 0x290
   28594:	ldrd	r8, [sp, #16]
   28598:	ldrd	r0, [sp, #96]	; 0x60
   2859c:	str	ip, [lr]
   285a0:	add	lr, sp, #4160	; 0x1040
   285a4:	add	lr, lr, #24
   285a8:	orr	r8, r8, r0
   285ac:	orr	r9, r9, r1
   285b0:	mov	r0, r8
   285b4:	mov	r1, r9
   285b8:	ldrd	r8, [lr]
   285bc:	add	lr, sp, #4160	; 0x1040
   285c0:	add	lr, lr, #32
   285c4:	eor	r8, r8, r6
   285c8:	eor	r9, r9, r7
   285cc:	mov	r6, r8
   285d0:	mov	r7, r9
   285d4:	ldrd	r8, [lr]
   285d8:	add	lr, sp, #4160	; 0x1040
   285dc:	eor	r2, r2, sl
   285e0:	add	lr, lr, #40	; 0x28
   285e4:	adds	r2, r2, r4
   285e8:	eor	r3, r3, fp
   285ec:	adc	r3, r3, r5
   285f0:	ldrd	r4, [lr]
   285f4:	ldr	ip, [sp, #68]	; 0x44
   285f8:	add	lr, sp, #4160	; 0x1040
   285fc:	eor	r8, r8, r4
   28600:	eor	r9, r9, r5
   28604:	mov	r4, r8
   28608:	mov	r5, r9
   2860c:	ldrd	r8, [sp, #32]
   28610:	add	lr, lr, #60	; 0x3c
   28614:	lsr	ip, ip, #1
   28618:	and	r8, r8, r0
   2861c:	and	r9, r9, r1
   28620:	mov	r0, r8
   28624:	mov	r1, r9
   28628:	ldrd	r8, [sp, #64]	; 0x40
   2862c:	adds	r2, r2, r6
   28630:	adc	r3, r3, r7
   28634:	orr	ip, ip, r8, lsl #31
   28638:	str	ip, [lr]
   2863c:	add	lr, sp, #4224	; 0x1080
   28640:	lsr	ip, r9, #8
   28644:	add	lr, lr, #4
   28648:	orr	ip, ip, r8, lsl #24
   2864c:	str	ip, [lr]
   28650:	ldr	ip, [sp, #656]	; 0x290
   28654:	ldrd	r6, [sp, #96]	; 0x60
   28658:	orr	ip, ip, r9, lsl #25
   2865c:	ldrd	r8, [sp, #104]	; 0x68
   28660:	str	ip, [sp, #656]	; 0x290
   28664:	lsr	lr, r8, #6
   28668:	lsr	ip, r8, #19
   2866c:	ldrd	r8, [sp, #16]
   28670:	str	lr, [sp, #664]	; 0x298
   28674:	add	lr, sp, #4160	; 0x1040
   28678:	add	lr, lr, #48	; 0x30
   2867c:	and	r8, r8, r6
   28680:	and	r9, r9, r7
   28684:	mov	r6, r8
   28688:	mov	r7, r9
   2868c:	ldrd	r8, [lr]
   28690:	orr	r6, r6, r0
   28694:	add	r0, sp, #4224	; 0x1080
   28698:	eor	r8, r8, r4
   2869c:	eor	r9, r9, r5
   286a0:	add	r0, r0, #8
   286a4:	strd	r8, [sp, #120]	; 0x78
   286a8:	ldrd	r4, [sp, #104]	; 0x68
   286ac:	orr	r7, r7, r1
   286b0:	ldr	lr, [sp, #68]	; 0x44
   286b4:	orr	ip, ip, r5, lsl #13
   286b8:	str	ip, [r0]
   286bc:	add	r0, sp, #4224	; 0x1080
   286c0:	lsl	r1, r5, #3
   286c4:	add	r0, r0, #20
   286c8:	orr	r1, r1, r4, lsr #29
   286cc:	str	r1, [r0]
   286d0:	add	r1, sp, #4160	; 0x1040
   286d4:	add	ip, sp, #4224	; 0x1080
   286d8:	add	r1, r1, #56	; 0x38
   286dc:	ldrd	r8, [ip]
   286e0:	ldrd	r0, [r1]
   286e4:	ldr	ip, [sp, #664]	; 0x298
   286e8:	lsr	lr, lr, #7
   286ec:	eor	r0, r0, r8
   286f0:	eor	r1, r1, r9
   286f4:	mov	r8, r4
   286f8:	mov	r9, r5
   286fc:	orr	ip, ip, r5, lsl #26
   28700:	ldrd	r4, [sp, #48]	; 0x30
   28704:	str	ip, [sp, #664]	; 0x298
   28708:	lsl	ip, r8, #3
   2870c:	adds	r4, r4, r2
   28710:	adc	r5, r5, r3
   28714:	str	lr, [sp, #660]	; 0x294
   28718:	strd	r4, [sp, #216]	; 0xd8
   2871c:	ldrd	r4, [sp, #120]	; 0x78
   28720:	lsr	lr, r9, #19
   28724:	adds	r4, r4, r6
   28728:	mov	r6, r4
   2872c:	b	28740 <__assert_fail@plt+0x17454>
   28730:	smlalsle	r9, r8, r1, r7
   28734:	subgt	r8, fp, #112, 22	; 0x1c000
   28738:			; <UNDEFINED> instruction: 0x0654be30
   2873c:	strbgt	r5, [ip, -r3, lsr #3]!
   28740:	mov	r4, r8
   28744:	add	r8, sp, #656	; 0x290
   28748:	adc	r5, r5, r7
   2874c:	mov	r7, r5
   28750:	mov	r5, r9
   28754:	ldrd	r8, [r8]
   28758:	orr	lr, lr, r4, lsl #13
   2875c:	orr	ip, ip, r5, lsr #29
   28760:	eor	r8, r8, r0
   28764:	mov	r0, r8
   28768:	add	r8, sp, #4224	; 0x1080
   2876c:	add	r8, r8, #12
   28770:	str	lr, [r8]
   28774:	add	lr, sp, #4224	; 0x1080
   28778:	add	lr, lr, #16
   2877c:	adds	r4, r6, r2
   28780:	str	ip, [lr]
   28784:	lsr	ip, r5, #6
   28788:	adc	r5, r7, r3
   2878c:	ldrd	r2, [sp, #112]	; 0x70
   28790:	eor	r9, r9, r1
   28794:	mov	r1, r9
   28798:	adds	r2, r2, r0
   2879c:	adc	r3, r3, r1
   287a0:	add	r1, sp, #4224	; 0x1080
   287a4:	add	r1, r1, #8
   287a8:	ldrd	r8, [lr]
   287ac:	ldrd	r0, [r1]
   287b0:	str	ip, [sp, #668]	; 0x29c
   287b4:	strd	r4, [sp, #120]	; 0x78
   287b8:	eor	r0, r0, r8
   287bc:	eor	r1, r1, r9
   287c0:	mov	r6, r0
   287c4:	mov	r7, r1
   287c8:	ldrd	r0, [sp, #168]	; 0xa8
   287cc:	ldrd	r8, [sp, #216]	; 0xd8
   287d0:	adds	r0, r0, r2
   287d4:	adc	r1, r1, r3
   287d8:	mov	r3, r1
   287dc:	add	r1, sp, #664	; 0x298
   287e0:	mov	r2, r0
   287e4:	ldrd	r0, [r1]
   287e8:	lsr	ip, r8, #14
   287ec:	lsr	lr, r8, #18
   287f0:	eor	r0, r0, r6
   287f4:	mov	r6, r0
   287f8:	add	r0, sp, #4224	; 0x1080
   287fc:	eor	r1, r1, r7
   28800:	add	r0, r0, #24
   28804:	mov	r7, r1
   28808:	orr	r1, ip, r9, lsl #18
   2880c:	str	r1, [r0]
   28810:	lsr	r0, r9, #14
   28814:	str	r0, [sp, #48]	; 0x30
   28818:	add	r0, sp, #4224	; 0x1080
   2881c:	add	r0, r0, #32
   28820:	orr	r1, lr, r9, lsl #14
   28824:	str	r1, [r0]
   28828:	adds	r0, r2, r6
   2882c:	adc	r1, r3, r7
   28830:	add	r2, sp, #4224	; 0x1080
   28834:	strd	r0, [sp, #112]	; 0x70
   28838:	ldr	r0, [sp, #48]	; 0x30
   2883c:	lsr	lr, r9, #18
   28840:	orr	r7, r0, r8, lsl #18
   28844:	add	r0, sp, #4224	; 0x1080
   28848:	add	r0, r0, #28
   2884c:	str	r7, [r0]
   28850:	add	r0, sp, #4224	; 0x1080
   28854:	lsl	r6, r9, #23
   28858:	add	r2, r2, #36	; 0x24
   2885c:	add	r0, r0, #44	; 0x2c
   28860:	orr	r3, lr, r8, lsl #14
   28864:	orr	lr, r6, r8, lsr #9
   28868:	mov	r7, r9
   2886c:	lsr	ip, r4, #28
   28870:	lsl	r1, r5, #30
   28874:	str	r3, [r2]
   28878:	ldrd	r4, [sp, #56]	; 0x38
   2887c:	ldrd	r2, [sp, #200]	; 0xc8
   28880:	mov	r6, r8
   28884:	str	lr, [r0]
   28888:	lsl	lr, r8, #23
   2888c:	ldrd	r8, [sp, #120]	; 0x78
   28890:	add	r0, sp, #4224	; 0x1080
   28894:	add	r0, r0, #48	; 0x30
   28898:	orr	ip, ip, r9, lsl #4
   2889c:	str	ip, [r0]
   288a0:	add	r0, sp, #4224	; 0x1080
   288a4:	add	r0, r0, #60	; 0x3c
   288a8:	orr	r1, r1, r8, lsr #2
   288ac:	str	r1, [r0]
   288b0:	eor	r4, r4, r2
   288b4:	lsr	r0, r9, #28
   288b8:	eor	r5, r5, r3
   288bc:	mov	r2, r4
   288c0:	mov	r3, r5
   288c4:	str	r0, [sp, #128]	; 0x80
   288c8:	sub	r5, pc, #408	; 0x198
   288cc:	ldrd	r4, [r5]
   288d0:	ldrd	r0, [sp, #112]	; 0x70
   288d4:	str	lr, [sp, #48]	; 0x30
   288d8:	mov	r9, r7
   288dc:	adds	r4, r4, r0
   288e0:	ldr	lr, [sp, #48]	; 0x30
   288e4:	add	r0, sp, #4224	; 0x1080
   288e8:	and	r6, r6, r2
   288ec:	and	r7, r7, r3
   288f0:	add	r0, r0, #40	; 0x28
   288f4:	adc	r5, r5, r1
   288f8:	mov	r2, r6
   288fc:	orr	r1, lr, r9, lsr #9
   28900:	mov	r3, r7
   28904:	ldrd	r6, [sp, #120]	; 0x78
   28908:	str	r1, [r0]
   2890c:	ldr	r0, [sp, #128]	; 0x80
   28910:	lsl	ip, r6, #30
   28914:	orr	r1, r0, r6, lsl #4
   28918:	add	r0, sp, #4224	; 0x1080
   2891c:	add	r0, r0, #52	; 0x34
   28920:	str	r1, [r0]
   28924:	ldr	r1, [sp, #136]	; 0x88
   28928:	lsl	lr, r7, #25
   2892c:	adds	sl, sl, r4
   28930:	lsr	r0, r1, #1
   28934:	orr	r1, ip, r7, lsr #2
   28938:	add	ip, sp, #4224	; 0x1080
   2893c:	add	ip, ip, #56	; 0x38
   28940:	str	r1, [ip]
   28944:	add	ip, sp, #4288	; 0x10c0
   28948:	add	ip, ip, #4
   2894c:	orr	r1, lr, r6, lsr #7
   28950:	str	r1, [ip]
   28954:	add	r1, sp, #4224	; 0x1080
   28958:	add	r1, r1, #24
   2895c:	adc	fp, fp, r5
   28960:	ldrd	r4, [sp, #56]	; 0x38
   28964:	ldrd	r8, [r1]
   28968:	add	r1, sp, #4224	; 0x1080
   2896c:	add	r1, r1, #32
   28970:	eor	r4, r4, r2
   28974:	eor	r5, r5, r3
   28978:	mov	r2, r4
   2897c:	mov	r3, r5
   28980:	ldrd	r4, [r1]
   28984:	lsl	ip, r6, #25
   28988:	add	lr, sp, #4224	; 0x1080
   2898c:	eor	r8, r8, r4
   28990:	eor	r9, r9, r5
   28994:	mov	r6, r8
   28998:	mov	r7, r9
   2899c:	ldrd	r8, [sp, #136]	; 0x88
   289a0:	ldrd	r4, [sp, #96]	; 0x60
   289a4:	adds	r2, r2, sl
   289a8:	orr	r1, r0, r9, lsl #31
   289ac:	add	r0, sp, #4288	; 0x10c0
   289b0:	add	r0, r0, #8
   289b4:	str	r1, [r0]
   289b8:	lsr	r0, r8, #8
   289bc:	orr	r1, r0, r9, lsl #24
   289c0:	add	r0, sp, #4288	; 0x10c0
   289c4:	add	r0, r0, #16
   289c8:	str	r1, [r0]
   289cc:	lsr	r1, r8, #7
   289d0:	str	r1, [sp, #672]	; 0x2a0
   289d4:	ldrd	r0, [sp, #120]	; 0x78
   289d8:	add	lr, lr, #56	; 0x38
   289dc:	adc	r3, r3, fp
   289e0:	orr	r4, r4, r0
   289e4:	add	r0, sp, #4288	; 0x10c0
   289e8:	orr	r5, r5, r1
   289ec:	orr	r1, ip, r1, lsr #7
   289f0:	str	r1, [r0]
   289f4:	add	r1, sp, #4224	; 0x1080
   289f8:	add	r1, r1, #40	; 0x28
   289fc:	ldrd	sl, [sp, #136]	; 0x88
   28a00:	ldrd	r0, [r1]
   28a04:	lsr	ip, r9, #1
   28a08:	ldrd	r8, [lr]
   28a0c:	add	lr, sp, #4288	; 0x10c0
   28a10:	add	lr, lr, #12
   28a14:	orr	ip, ip, sl, lsl #31
   28a18:	eor	r1, r1, r7
   28a1c:	str	ip, [lr]
   28a20:	mov	r7, r1
   28a24:	add	lr, sp, #4288	; 0x10c0
   28a28:	add	r1, sp, #4224	; 0x1080
   28a2c:	lsr	ip, fp, #8
   28a30:	add	lr, lr, #20
   28a34:	add	r1, r1, #48	; 0x30
   28a38:	orr	ip, ip, sl, lsl #24
   28a3c:	eor	r0, r0, r6
   28a40:	mov	r6, r0
   28a44:	str	ip, [lr]
   28a48:	ldrd	r0, [r1]
   28a4c:	ldr	ip, [sp, #672]	; 0x2a0
   28a50:	adds	r2, r2, r6
   28a54:	orr	ip, ip, fp, lsl #25
   28a58:	eor	r0, r0, r8
   28a5c:	eor	r1, r1, r9
   28a60:	ldrd	r8, [sp, #16]
   28a64:	str	ip, [sp, #672]	; 0x2a0
   28a68:	ldrd	sl, [sp, #88]	; 0x58
   28a6c:	and	r8, r8, r4
   28a70:	and	r9, r9, r5
   28a74:	lsr	lr, sl, #6
   28a78:	str	lr, [sp, #680]	; 0x2a8
   28a7c:	add	lr, sp, #4288	; 0x10c0
   28a80:	adc	r3, r3, r7
   28a84:	mov	r4, r8
   28a88:	ldrd	r6, [sp, #96]	; 0x60
   28a8c:	mov	r5, r9
   28a90:	lsr	ip, sl, #19
   28a94:	ldrd	r8, [lr]
   28a98:	ldrd	sl, [sp, #120]	; 0x78
   28a9c:	eor	r9, r9, r1
   28aa0:	and	r6, r6, sl
   28aa4:	and	r7, r7, fp
   28aa8:	ldrd	sl, [sp, #88]	; 0x58
   28aac:	orr	r4, r4, r6
   28ab0:	mov	r1, r9
   28ab4:	add	r6, sp, #4288	; 0x10c0
   28ab8:	ldr	r9, [sp, #680]	; 0x2a8
   28abc:	add	r6, r6, #24
   28ac0:	lsl	lr, fp, #3
   28ac4:	orr	ip, ip, fp, lsl #13
   28ac8:	orr	r9, r9, fp, lsl #26
   28acc:	eor	r8, r8, r0
   28ad0:	str	ip, [r6]
   28ad4:	str	r9, [sp, #680]	; 0x2a8
   28ad8:	orr	ip, lr, sl, lsr #29
   28adc:	mov	r0, r8
   28ae0:	add	lr, sp, #4288	; 0x10c0
   28ae4:	ldrd	r8, [sp, #32]
   28ae8:	add	lr, lr, #36	; 0x24
   28aec:	str	ip, [lr]
   28af0:	adds	r8, r8, r2
   28af4:	ldr	ip, [sp, #140]	; 0x8c
   28af8:	adc	r9, r9, r3
   28afc:	adds	r0, r0, r4
   28b00:	add	r4, sp, #4288	; 0x10c0
   28b04:	add	r4, r4, #8
   28b08:	lsr	ip, ip, #7
   28b0c:	orr	r5, r5, r7
   28b10:	mov	r6, sl
   28b14:	mov	r7, fp
   28b18:	str	ip, [sp, #676]	; 0x2a4
   28b1c:	lsr	lr, fp, #19
   28b20:	lsl	ip, sl, #3
   28b24:	mov	fp, r9
   28b28:	mov	sl, r8
   28b2c:	ldrd	r8, [r4]
   28b30:	add	r4, sp, #4288	; 0x10c0
   28b34:	add	r4, r4, #16
   28b38:	adc	r1, r1, r5
   28b3c:	ldrd	r4, [r4]
   28b40:	orr	lr, lr, r6, lsl #13
   28b44:	orr	ip, ip, r7, lsr #29
   28b48:	eor	r8, r8, r4
   28b4c:	mov	r4, r8
   28b50:	add	r8, sp, #4288	; 0x10c0
   28b54:	add	r8, r8, #28
   28b58:	str	lr, [r8]
   28b5c:	add	lr, sp, #4288	; 0x10c0
   28b60:	add	lr, lr, #32
   28b64:	str	ip, [lr]
   28b68:	add	ip, sp, #672	; 0x2a0
   28b6c:	eor	r9, r9, r5
   28b70:	mov	r5, r9
   28b74:	ldrd	r8, [ip]
   28b78:	lsr	ip, r7, #6
   28b7c:	str	ip, [sp, #684]	; 0x2ac
   28b80:	eor	r8, r8, r4
   28b84:	mov	r4, r8
   28b88:	eor	r9, r9, r5
   28b8c:	adds	r8, r0, r2
   28b90:	mov	r5, r9
   28b94:	adc	r9, r1, r3
   28b98:	add	r3, sp, #4288	; 0x10c0
   28b9c:	add	r3, r3, #24
   28ba0:	ldrd	r0, [r3]
   28ba4:	ldrd	r2, [lr]
   28ba8:	add	ip, sp, #680	; 0x2a8
   28bac:	eor	r0, r0, r2
   28bb0:	eor	r1, r1, r3
   28bb4:	ldrd	r2, [sp, #64]	; 0x40
   28bb8:	ldrd	r6, [ip]
   28bbc:	adds	r2, r2, r4
   28bc0:	mov	r4, r2
   28bc4:	lsr	r2, sl, #14
   28bc8:	orr	ip, r2, fp, lsl #18
   28bcc:	add	r2, sp, #4288	; 0x10c0
   28bd0:	eor	r6, r6, r0
   28bd4:	eor	r7, r7, r1
   28bd8:	add	r2, r2, #40	; 0x28
   28bdc:	mov	r0, r6
   28be0:	mov	r1, r7
   28be4:	ldrd	r6, [sp, #192]	; 0xc0
   28be8:	str	ip, [r2]
   28bec:	lsr	r2, fp, #14
   28bf0:	orr	lr, r2, sl, lsl #18
   28bf4:	adc	r3, r3, r5
   28bf8:	add	r2, sp, #4288	; 0x10c0
   28bfc:	mov	r5, r3
   28c00:	adds	r6, r6, r4
   28c04:	add	r2, r2, #44	; 0x2c
   28c08:	adc	r7, r7, r5
   28c0c:	adds	r6, r6, r0
   28c10:	lsl	r0, fp, #23
   28c14:	str	lr, [r2]
   28c18:	add	ip, sp, #4288	; 0x10c0
   28c1c:	orr	lr, r0, sl, lsr #9
   28c20:	add	r0, sp, #4288	; 0x10c0
   28c24:	lsr	r3, sl, #18
   28c28:	add	ip, ip, #48	; 0x30
   28c2c:	add	r0, r0, #60	; 0x3c
   28c30:	orr	r3, r3, fp, lsl #14
   28c34:	str	r3, [ip]
   28c38:	str	lr, [r0]
   28c3c:	lsr	ip, r8, #28
   28c40:	add	lr, sp, #4352	; 0x1100
   28c44:	lsl	r0, sl, #23
   28c48:	orr	ip, ip, r9, lsl #4
   28c4c:	str	ip, [lr]
   28c50:	add	r2, sp, #4288	; 0x10c0
   28c54:	orr	lr, r0, fp, lsr #9
   28c58:	add	ip, sp, #4352	; 0x1100
   28c5c:	add	r0, sp, #4288	; 0x10c0
   28c60:	adc	r7, r7, r1
   28c64:	lsr	r3, fp, #18
   28c68:	lsl	r1, r9, #30
   28c6c:	add	r2, r2, #52	; 0x34
   28c70:	add	ip, ip, #12
   28c74:	add	r0, r0, #56	; 0x38
   28c78:	orr	r3, r3, sl, lsl #14
   28c7c:	orr	r1, r1, r8, lsr #2
   28c80:	mov	r4, r6
   28c84:	mov	r5, r7
   28c88:	str	r3, [r2]
   28c8c:	ldrd	r6, [sp, #216]	; 0xd8
   28c90:	ldrd	r2, [sp, #200]	; 0xc8
   28c94:	str	r1, [ip]
   28c98:	str	lr, [r0]
   28c9c:	add	r0, sp, #4352	; 0x1100
   28ca0:	lsr	r1, r9, #28
   28ca4:	add	r0, r0, #4
   28ca8:	orr	r1, r1, r8, lsl #4
   28cac:	str	r1, [r0]
   28cb0:	ldr	r1, [sp, #72]	; 0x48
   28cb4:	lsl	ip, r8, #30
   28cb8:	eor	r2, r2, r6
   28cbc:	eor	r3, r3, r7
   28cc0:	add	r7, pc, #872	; 0x368
   28cc4:	ldrd	r6, [r7]
   28cc8:	lsr	r0, r1, #1
   28ccc:	orr	r1, ip, r9, lsr #2
   28cd0:	add	ip, sp, #4352	; 0x1100
   28cd4:	add	ip, ip, #8
   28cd8:	adds	r6, r6, r4
   28cdc:	str	r1, [ip]
   28ce0:	adc	r7, r7, r5
   28ce4:	strd	r4, [sp, #176]	; 0xb0
   28ce8:	add	ip, sp, #4352	; 0x1100
   28cec:	ldrd	r4, [sp, #200]	; 0xc8
   28cf0:	lsl	lr, r9, #25
   28cf4:	add	ip, ip, #20
   28cf8:	orr	r1, lr, r8, lsr #7
   28cfc:	and	r3, r3, fp
   28d00:	str	r1, [ip]
   28d04:	and	r2, r2, sl
   28d08:	eor	r5, r5, r3
   28d0c:	add	ip, sp, #4288	; 0x10c0
   28d10:	add	r3, sp, #4288	; 0x10c0
   28d14:	eor	r4, r4, r2
   28d18:	add	ip, ip, #48	; 0x30
   28d1c:	add	r3, r3, #40	; 0x28
   28d20:	strd	r4, [sp, #32]
   28d24:	ldrd	r2, [r3]
   28d28:	ldrd	r4, [ip]
   28d2c:	strd	r8, [sp, #208]	; 0xd0
   28d30:	lsl	r1, r8, #25
   28d34:	ldrd	r8, [sp, #56]	; 0x38
   28d38:	eor	r2, r2, r4
   28d3c:	eor	r3, r3, r5
   28d40:	ldrd	r4, [sp, #72]	; 0x48
   28d44:	adds	r8, r8, r6
   28d48:	mov	r6, r2
   28d4c:	add	r2, sp, #4352	; 0x1100
   28d50:	add	r2, r2, #24
   28d54:	adc	r9, r9, r7
   28d58:	mov	r7, r3
   28d5c:	orr	r3, r0, r5, lsl #31
   28d60:	str	r3, [r2]
   28d64:	add	r2, sp, #4352	; 0x1100
   28d68:	lsr	r0, r4, #8
   28d6c:	add	r2, r2, #32
   28d70:	orr	r3, r0, r5, lsl #24
   28d74:	str	r3, [r2]
   28d78:	lsr	r3, r4, #7
   28d7c:	str	r3, [sp, #688]	; 0x2b0
   28d80:	ldrd	r4, [sp, #120]	; 0x78
   28d84:	ldrd	r2, [sp, #208]	; 0xd0
   28d88:	add	lr, sp, #4352	; 0x1100
   28d8c:	add	lr, lr, #8
   28d90:	orr	r4, r4, r2
   28d94:	add	r2, sp, #4352	; 0x1100
   28d98:	orr	r5, r5, r3
   28d9c:	add	r2, r2, #16
   28da0:	orr	r3, r1, r3, lsr #7
   28da4:	add	r1, sp, #4288	; 0x10c0
   28da8:	add	r1, r1, #56	; 0x38
   28dac:	str	r3, [r2]
   28db0:	ldr	r3, [sp, #76]	; 0x4c
   28db4:	ldrd	r0, [r1]
   28db8:	lsr	ip, r3, #1
   28dbc:	ldrd	r2, [sp, #32]
   28dc0:	eor	r1, r1, r7
   28dc4:	mov	r7, r1
   28dc8:	add	r1, sp, #4352	; 0x1100
   28dcc:	adds	r2, r2, r8
   28dd0:	eor	r0, r0, r6
   28dd4:	adc	r3, r3, r9
   28dd8:	mov	r6, r0
   28ddc:	ldrd	r8, [lr]
   28de0:	ldrd	r0, [r1]
   28de4:	add	lr, sp, #4352	; 0x1100
   28de8:	add	lr, lr, #28
   28dec:	eor	r0, r0, r8
   28df0:	eor	r1, r1, r9
   28df4:	ldrd	r8, [sp, #96]	; 0x60
   28df8:	and	r8, r8, r4
   28dfc:	and	r9, r9, r5
   28e00:	mov	r4, r8
   28e04:	mov	r5, r9
   28e08:	ldrd	r8, [sp, #72]	; 0x48
   28e0c:	orr	ip, ip, r8, lsl #31
   28e10:	str	ip, [lr]
   28e14:	add	lr, sp, #4352	; 0x1100
   28e18:	lsr	ip, r9, #8
   28e1c:	add	lr, lr, #36	; 0x24
   28e20:	orr	ip, ip, r8, lsl #24
   28e24:	str	ip, [lr]
   28e28:	ldr	ip, [sp, #688]	; 0x2b0
   28e2c:	orr	ip, ip, r9, lsl #25
   28e30:	ldrd	r8, [sp, #112]	; 0x70
   28e34:	str	ip, [sp, #688]	; 0x2b0
   28e38:	lsr	lr, r8, #6
   28e3c:	lsr	ip, r8, #19
   28e40:	adds	r8, r2, r6
   28e44:	adc	r9, r3, r7
   28e48:	str	lr, [sp, #696]	; 0x2b8
   28e4c:	strd	r8, [sp, #32]
   28e50:	ldrd	r6, [sp, #208]	; 0xd0
   28e54:	ldrd	r8, [sp, #120]	; 0x78
   28e58:	add	r3, sp, #4352	; 0x1100
   28e5c:	add	r3, r3, #16
   28e60:	and	r8, r8, r6
   28e64:	and	r9, r9, r7
   28e68:	mov	r6, r8
   28e6c:	mov	r7, r9
   28e70:	orr	r4, r4, r6
   28e74:	orr	r5, r5, r7
   28e78:	ldrd	r6, [sp, #112]	; 0x70
   28e7c:	add	r2, sp, #4352	; 0x1100
   28e80:	add	r2, r2, #40	; 0x28
   28e84:	ldrd	r8, [r3]
   28e88:	orr	r3, ip, r7, lsl #13
   28e8c:	str	r3, [r2]
   28e90:	add	r2, sp, #4352	; 0x1100
   28e94:	lsl	lr, r7, #3
   28e98:	add	r2, r2, #52	; 0x34
   28e9c:	orr	r3, lr, r6, lsr #29
   28ea0:	str	r3, [r2]
   28ea4:	ldr	r3, [sp, #76]	; 0x4c
   28ea8:	eor	r8, r8, r0
   28eac:	eor	r9, r9, r1
   28eb0:	lsr	r3, r3, #7
   28eb4:	str	r3, [sp, #692]	; 0x2b4
   28eb8:	ldr	r3, [sp, #696]	; 0x2b8
   28ebc:	mov	r0, r8
   28ec0:	orr	r3, r3, r7, lsl #26
   28ec4:	mov	r1, r9
   28ec8:	str	r3, [sp, #696]	; 0x2b8
   28ecc:	ldrd	r8, [sp, #16]
   28ed0:	ldrd	r2, [sp, #32]
   28ed4:	lsr	lr, r7, #19
   28ed8:	lsl	ip, r6, #3
   28edc:	adds	r2, r2, r8
   28ee0:	adc	r3, r3, r9
   28ee4:	mov	r9, r3
   28ee8:	add	r3, sp, #4352	; 0x1100
   28eec:	add	r3, r3, #24
   28ef0:	adds	r4, r4, r0
   28ef4:	adc	r5, r5, r1
   28ef8:	ldrd	r0, [r3]
   28efc:	add	r3, sp, #4352	; 0x1100
   28f00:	add	r3, r3, #32
   28f04:	mov	r8, r2
   28f08:	ldrd	r2, [r3]
   28f0c:	eor	r0, r0, r2
   28f10:	add	r2, sp, #4352	; 0x1100
   28f14:	add	r2, r2, #44	; 0x2c
   28f18:	eor	r1, r1, r3
   28f1c:	orr	r3, lr, r6, lsl #13
   28f20:	str	r3, [r2]
   28f24:	add	r2, sp, #4352	; 0x1100
   28f28:	add	r2, r2, #48	; 0x30
   28f2c:	orr	r3, ip, r7, lsr #29
   28f30:	str	r3, [r2]
   28f34:	add	r3, sp, #688	; 0x2b0
   28f38:	add	ip, sp, #4352	; 0x1100
   28f3c:	ldrd	r2, [r3]
   28f40:	add	ip, ip, #48	; 0x30
   28f44:	lsr	lr, r9, #14
   28f48:	eor	r3, r3, r1
   28f4c:	mov	r1, r3
   28f50:	eor	r2, r2, r0
   28f54:	lsr	r3, r7, #6
   28f58:	mov	r0, r2
   28f5c:	str	r3, [sp, #700]	; 0x2bc
   28f60:	ldrd	r2, [sp, #32]
   28f64:	adds	r2, r2, r4
   28f68:	adc	r3, r3, r5
   28f6c:	mov	r7, r3
   28f70:	add	r3, sp, #4352	; 0x1100
   28f74:	add	r3, r3, #40	; 0x28
   28f78:	ldrd	r4, [ip]
   28f7c:	mov	r6, r2
   28f80:	ldrd	r2, [r3]
   28f84:	strd	r6, [sp, #16]
   28f88:	lsr	ip, r8, #14
   28f8c:	eor	r2, r2, r4
   28f90:	eor	r3, r3, r5
   28f94:	mov	r6, r2
   28f98:	mov	r7, r3
   28f9c:	ldrd	r2, [sp, #136]	; 0x88
   28fa0:	add	r5, pc, #144	; 0x90
   28fa4:	ldrd	r4, [r5]
   28fa8:	adds	r2, r2, r0
   28fac:	adc	r3, r3, r1
   28fb0:	mov	r1, r3
   28fb4:	lsr	r3, r8, #18
   28fb8:	str	r3, [sp, #32]
   28fbc:	add	r3, sp, #696	; 0x2b8
   28fc0:	mov	r0, r2
   28fc4:	ldrd	r2, [r3]
   28fc8:	eor	r2, r2, r6
   28fcc:	eor	r3, r3, r7
   28fd0:	mov	r6, r2
   28fd4:	mov	r7, r3
   28fd8:	ldrd	r2, [sp, #152]	; 0x98
   28fdc:	adds	r2, r2, r0
   28fe0:	mov	r0, r2
   28fe4:	add	r2, sp, #4352	; 0x1100
   28fe8:	adc	r3, r3, r1
   28fec:	add	r2, r2, #56	; 0x38
   28ff0:	mov	r1, r3
   28ff4:	orr	r3, ip, r9, lsl #18
   28ff8:	str	r3, [r2]
   28ffc:	ldr	r3, [sp, #32]
   29000:	add	r2, sp, #4416	; 0x1140
   29004:	orr	r3, r3, r9, lsl #14
   29008:	str	r3, [r2]
   2900c:	adds	r2, r0, r6
   29010:	lsr	r3, r9, #18
   29014:	str	r3, [sp, #32]
   29018:	adc	r3, r1, r7
   2901c:	mov	r6, r2
   29020:	mov	r7, r3
   29024:	ldrd	r2, [sp, #16]
   29028:	b	29040 <__assert_fail@plt+0x17d54>
   2902c:	nop			; (mov r0, r0)
   29030:	usatle	r5, #15, r8, lsl #4
   29034:	orrsle	lr, r2, r9, lsl r8
   29038:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   2903c:	ldrle	r0, [r9], r4, lsr #12
   29040:	lsl	r0, r9, #23
   29044:	lsr	ip, r2, #28
   29048:	lsl	r1, r3, #30
   2904c:	add	r2, sp, #4352	; 0x1100
   29050:	orr	r3, lr, r8, lsl #18
   29054:	orr	lr, r0, r8, lsr #9
   29058:	add	r0, sp, #4416	; 0x1140
   2905c:	add	r2, r2, #60	; 0x3c
   29060:	add	r0, r0, #12
   29064:	str	r3, [r2]
   29068:	ldr	r3, [sp, #32]
   2906c:	str	lr, [r0]
   29070:	ldr	lr, [sp, #20]
   29074:	strd	r6, [sp, #128]	; 0x80
   29078:	adds	r6, r6, r4
   2907c:	adc	r7, r7, r5
   29080:	orr	ip, ip, lr, lsl #4
   29084:	mov	r4, r6
   29088:	mov	r5, r7
   2908c:	add	lr, sp, #4416	; 0x1140
   29090:	ldrd	r6, [sp, #40]	; 0x28
   29094:	add	lr, lr, #16
   29098:	lsl	r0, r8, #23
   2909c:	str	ip, [lr]
   290a0:	ldr	ip, [sp, #16]
   290a4:	lsr	lr, r6, #7
   290a8:	str	lr, [sp, #704]	; 0x2c0
   290ac:	orr	lr, r0, r9, lsr #9
   290b0:	add	r0, sp, #4416	; 0x1140
   290b4:	add	r0, r0, #8
   290b8:	orr	r1, r1, ip, lsr #2
   290bc:	add	ip, sp, #4416	; 0x1140
   290c0:	str	lr, [r0]
   290c4:	add	ip, ip, #28
   290c8:	ldr	lr, [sp, #20]
   290cc:	str	r1, [ip]
   290d0:	ldr	r1, [sp, #20]
   290d4:	lsl	r0, lr, #25
   290d8:	ldr	lr, [sp, #16]
   290dc:	lsr	r1, r1, #28
   290e0:	ldr	ip, [sp, #16]
   290e4:	orr	r1, r1, lr, lsl #4
   290e8:	add	lr, sp, #4416	; 0x1140
   290ec:	add	lr, lr, #20
   290f0:	str	r1, [lr]
   290f4:	lsr	r1, r6, #1
   290f8:	ldrd	r6, [sp, #16]
   290fc:	add	lr, sp, #4416	; 0x1140
   29100:	add	lr, lr, #24
   29104:	lsl	ip, ip, #30
   29108:	orr	ip, ip, r7, lsr #2
   2910c:	str	ip, [lr]
   29110:	orr	ip, r0, r6, lsr #7
   29114:	add	r0, sp, #4416	; 0x1140
   29118:	add	r0, r0, #36	; 0x24
   2911c:	add	r2, sp, #4416	; 0x1140
   29120:	str	ip, [r0]
   29124:	lsl	ip, r6, #25
   29128:	ldrd	r6, [sp, #200]	; 0xc8
   2912c:	add	r2, r2, #4
   29130:	orr	r3, r3, r8, lsl #14
   29134:	str	r3, [r2]
   29138:	adds	r6, r6, r4
   2913c:	ldrd	r2, [sp, #216]	; 0xd8
   29140:	adc	r7, r7, r5
   29144:	mov	r4, r6
   29148:	mov	r5, r7
   2914c:	ldrd	r6, [sp, #216]	; 0xd8
   29150:	eor	r3, r3, fp
   29154:	and	r3, r3, r9
   29158:	eor	r2, r2, sl
   2915c:	and	r2, r2, r8
   29160:	eor	r7, r7, r3
   29164:	add	r3, sp, #4352	; 0x1100
   29168:	eor	r6, r6, r2
   2916c:	add	r0, sp, #4416	; 0x1140
   29170:	add	r3, r3, #56	; 0x38
   29174:	strd	r6, [sp, #32]
   29178:	ldrd	r2, [r3]
   2917c:	ldrd	r6, [r0]
   29180:	eor	r3, r3, r7
   29184:	mov	r7, r3
   29188:	eor	r2, r2, r6
   2918c:	ldr	r3, [sp, #44]	; 0x2c
   29190:	mov	r6, r2
   29194:	add	r2, sp, #4416	; 0x1140
   29198:	add	r2, r2, #40	; 0x28
   2919c:	orr	r3, r1, r3, lsl #31
   291a0:	str	r3, [r2]
   291a4:	ldr	r3, [sp, #40]	; 0x28
   291a8:	add	r2, sp, #4416	; 0x1140
   291ac:	add	r2, r2, #48	; 0x30
   291b0:	lsr	r1, r3, #8
   291b4:	ldr	r3, [sp, #44]	; 0x2c
   291b8:	orr	r3, r1, r3, lsl #24
   291bc:	str	r3, [r2]
   291c0:	ldrd	r0, [sp, #208]	; 0xd0
   291c4:	ldrd	r2, [sp, #16]
   291c8:	orr	r0, r0, r2
   291cc:	add	r2, sp, #4416	; 0x1140
   291d0:	orr	r1, r1, r3
   291d4:	add	r2, r2, #32
   291d8:	orr	r3, ip, r3, lsr #7
   291dc:	strd	r0, [sp, #48]	; 0x30
   291e0:	str	r3, [r2]
   291e4:	ldrd	r2, [sp, #32]
   291e8:	ldr	r1, [sp, #44]	; 0x2c
   291ec:	ldr	lr, [sp, #704]	; 0x2c0
   291f0:	adds	r2, r2, r4
   291f4:	adc	r3, r3, r5
   291f8:	orr	lr, lr, r1, lsl #25
   291fc:	strd	r2, [sp, #32]
   29200:	add	r3, sp, #4416	; 0x1140
   29204:	add	r3, r3, #8
   29208:	str	lr, [sp, #704]	; 0x2c0
   2920c:	ldrd	r2, [r3]
   29210:	add	lr, sp, #4416	; 0x1140
   29214:	add	lr, lr, #24
   29218:	eor	r3, r3, r7
   2921c:	mov	r7, r3
   29220:	add	r3, sp, #4416	; 0x1140
   29224:	add	r3, r3, #16
   29228:	eor	r2, r2, r6
   2922c:	ldrd	r4, [lr]
   29230:	mov	r6, r2
   29234:	ldrd	r2, [r3]
   29238:	ldrd	r0, [sp, #40]	; 0x28
   2923c:	eor	r2, r2, r4
   29240:	eor	r3, r3, r5
   29244:	ldrd	r4, [sp, #48]	; 0x30
   29248:	strd	r2, [sp, #56]	; 0x38
   2924c:	ldrd	r2, [sp, #120]	; 0x78
   29250:	lsr	ip, r1, #1
   29254:	and	r4, r4, r2
   29258:	and	r5, r5, r3
   2925c:	mov	r2, r4
   29260:	mov	r3, r5
   29264:	mov	r5, r1
   29268:	strd	r2, [sp, #64]	; 0x40
   2926c:	add	r2, sp, #4416	; 0x1140
   29270:	add	r2, r2, #44	; 0x2c
   29274:	orr	r3, ip, r0, lsl #31
   29278:	str	r3, [r2]
   2927c:	add	r2, sp, #4416	; 0x1140
   29280:	lsr	ip, r1, #8
   29284:	add	r2, r2, #52	; 0x34
   29288:	orr	r3, ip, r0, lsl #24
   2928c:	str	r3, [r2]
   29290:	ldrd	r2, [sp, #176]	; 0xb0
   29294:	lsr	r1, r5, #7
   29298:	str	r1, [sp, #708]	; 0x2c4
   2929c:	mov	r5, r3
   292a0:	lsr	r3, r2, #6
   292a4:	mov	r4, r2
   292a8:	lsr	ip, r2, #19
   292ac:	str	r3, [sp, #712]	; 0x2c8
   292b0:	ldrd	r2, [sp, #32]
   292b4:	ldrd	r0, [sp, #16]
   292b8:	orr	ip, ip, r5, lsl #13
   292bc:	adds	r2, r2, r6
   292c0:	adc	r3, r3, r7
   292c4:	ldrd	r6, [sp, #208]	; 0xd0
   292c8:	strd	r2, [sp, #48]	; 0x30
   292cc:	add	r3, sp, #4416	; 0x1140
   292d0:	add	r3, r3, #32
   292d4:	and	r6, r6, r0
   292d8:	and	r7, r7, r1
   292dc:	ldrd	r0, [r3]
   292e0:	ldrd	r2, [sp, #56]	; 0x38
   292e4:	eor	r2, r2, r0
   292e8:	eor	r3, r3, r1
   292ec:	mov	r0, r2
   292f0:	mov	r1, r3
   292f4:	mov	r2, r4
   292f8:	strd	r0, [sp, #56]	; 0x38
   292fc:	ldrd	r0, [sp, #64]	; 0x40
   29300:	mov	r3, r5
   29304:	orr	r0, r0, r6
   29308:	mov	r6, r0
   2930c:	add	r0, sp, #4416	; 0x1140
   29310:	add	r0, r0, #56	; 0x38
   29314:	orr	r1, r1, r7
   29318:	str	ip, [r0]
   2931c:	add	r0, sp, #4480	; 0x1180
   29320:	mov	r7, r1
   29324:	add	r0, r0, #4
   29328:	lsl	r1, r5, #3
   2932c:	orr	r1, r1, r4, lsr #29
   29330:	str	r1, [r0]
   29334:	add	ip, sp, #4416	; 0x1140
   29338:	add	r1, sp, #4416	; 0x1140
   2933c:	add	ip, ip, #48	; 0x30
   29340:	add	r1, r1, #40	; 0x28
   29344:	ldrd	r4, [ip]
   29348:	ldrd	r0, [r1]
   2934c:	lsr	lr, r3, #19
   29350:	orr	lr, lr, r2, lsl #13
   29354:	eor	r0, r0, r4
   29358:	eor	r1, r1, r5
   2935c:	strd	r0, [sp, #64]	; 0x40
   29360:	ldr	ip, [sp, #712]	; 0x2c8
   29364:	ldrd	r4, [sp, #96]	; 0x60
   29368:	ldrd	r0, [sp, #48]	; 0x30
   2936c:	orr	ip, ip, r3, lsl #26
   29370:	str	ip, [sp, #712]	; 0x2c8
   29374:	adds	r0, r0, r4
   29378:	adc	r1, r1, r5
   2937c:	mov	r4, r0
   29380:	mov	r5, r1
   29384:	add	r1, sp, #704	; 0x2c0
   29388:	strd	r4, [sp, #32]
   2938c:	ldrd	r4, [sp, #56]	; 0x38
   29390:	lsl	ip, r2, #3
   29394:	adds	r4, r4, r6
   29398:	adc	r5, r5, r7
   2939c:	mov	r6, r4
   293a0:	mov	r7, r5
   293a4:	ldrd	r4, [r1]
   293a8:	ldrd	r0, [sp, #64]	; 0x40
   293ac:	eor	r1, r1, r5
   293b0:	mov	r5, r1
   293b4:	eor	r0, r0, r4
   293b8:	add	r1, sp, #4416	; 0x1140
   293bc:	mov	r4, r0
   293c0:	add	r1, r1, #60	; 0x3c
   293c4:	strd	r4, [sp, #56]	; 0x38
   293c8:	str	lr, [r1]
   293cc:	mov	r5, r3
   293d0:	orr	r1, ip, r3, lsr #29
   293d4:	add	r3, sp, #4480	; 0x1180
   293d8:	add	ip, sp, #4480	; 0x1180
   293dc:	str	r1, [r3]
   293e0:	ldrd	r2, [sp, #48]	; 0x30
   293e4:	lsr	r1, r5, #6
   293e8:	str	r1, [sp, #716]	; 0x2cc
   293ec:	adds	r2, r2, r6
   293f0:	adc	r3, r3, r7
   293f4:	ldrd	r0, [sp, #56]	; 0x38
   293f8:	mov	r4, r2
   293fc:	mov	r5, r3
   29400:	ldrd	r2, [sp, #72]	; 0x48
   29404:	strd	r4, [sp, #64]	; 0x40
   29408:	ldrd	r4, [ip]
   2940c:	adds	r0, r0, r2
   29410:	adc	r1, r1, r3
   29414:	mov	r3, r1
   29418:	add	r1, sp, #4416	; 0x1140
   2941c:	add	r1, r1, #56	; 0x38
   29420:	mov	r2, r0
   29424:	ldrd	r0, [r1]
   29428:	eor	r1, r1, r5
   2942c:	mov	r7, r1
   29430:	ldr	r1, [sp, #32]
   29434:	eor	r0, r0, r4
   29438:	mov	r6, r0
   2943c:	lsr	ip, r1, #14
   29440:	lsr	lr, r1, #18
   29444:	ldrd	r0, [sp, #160]	; 0xa0
   29448:	add	r5, pc, #872	; 0x368
   2944c:	ldrd	r4, [r5]
   29450:	adds	r0, r0, r2
   29454:	adc	r1, r1, r3
   29458:	mov	r3, r1
   2945c:	add	r1, sp, #712	; 0x2c8
   29460:	mov	r2, r0
   29464:	ldrd	r0, [r1]
   29468:	eor	r1, r1, r7
   2946c:	mov	r7, r1
   29470:	eor	r0, r0, r6
   29474:	ldr	r1, [sp, #36]	; 0x24
   29478:	mov	r6, r0
   2947c:	add	r0, sp, #4480	; 0x1180
   29480:	add	r0, r0, #8
   29484:	orr	r1, ip, r1, lsl #18
   29488:	str	r1, [r0]
   2948c:	ldr	r1, [sp, #36]	; 0x24
   29490:	lsr	r0, r1, #14
   29494:	str	r0, [sp, #56]	; 0x38
   29498:	add	r0, sp, #4480	; 0x1180
   2949c:	add	r0, r0, #16
   294a0:	orr	r1, lr, r1, lsl #14
   294a4:	str	r1, [r0]
   294a8:	ldr	r1, [sp, #36]	; 0x24
   294ac:	adds	r0, r2, r6
   294b0:	lsr	lr, r1, #18
   294b4:	adc	r1, r3, r7
   294b8:	ldrd	r2, [sp, #32]
   294bc:	strd	r0, [sp, #48]	; 0x30
   294c0:	ldr	r0, [sp, #56]	; 0x38
   294c4:	lsl	r6, r3, #23
   294c8:	orr	r7, r0, r2, lsl #18
   294cc:	orr	r3, lr, r2, lsl #14
   294d0:	ldr	r1, [sp, #64]	; 0x40
   294d4:	add	r0, sp, #4480	; 0x1180
   294d8:	add	r2, sp, #4480	; 0x1180
   294dc:	add	r0, r0, #12
   294e0:	add	r2, r2, #20
   294e4:	lsr	ip, r1, #28
   294e8:	ldr	r1, [sp, #68]	; 0x44
   294ec:	str	r7, [r0]
   294f0:	str	r3, [r2]
   294f4:	eor	r2, sl, r8
   294f8:	eor	r3, fp, r9
   294fc:	lsl	r1, r1, #30
   29500:	strd	r2, [sp, #56]	; 0x38
   29504:	ldr	r3, [sp, #32]
   29508:	add	r2, sp, #4480	; 0x1180
   2950c:	add	r2, r2, #28
   29510:	orr	r3, r6, r3, lsr #9
   29514:	str	r3, [r2]
   29518:	ldr	r3, [sp, #68]	; 0x44
   2951c:	add	r2, sp, #4480	; 0x1180
   29520:	add	r2, r2, #32
   29524:	orr	r3, ip, r3, lsl #4
   29528:	str	r3, [r2]
   2952c:	ldr	r3, [sp, #64]	; 0x40
   29530:	add	r2, sp, #4480	; 0x1180
   29534:	add	r2, r2, #44	; 0x2c
   29538:	orr	r3, r1, r3, lsr #2
   2953c:	str	r3, [r2]
   29540:	ldr	r3, [sp, #68]	; 0x44
   29544:	ldr	lr, [sp, #24]
   29548:	ldrd	r6, [sp, #32]
   2954c:	lsr	r1, r3, #28
   29550:	ldrd	r2, [sp, #48]	; 0x30
   29554:	lsr	lr, lr, #7
   29558:	str	lr, [sp, #720]	; 0x2d0
   2955c:	adds	r2, r2, r4
   29560:	ldr	lr, [sp, #36]	; 0x24
   29564:	adc	r3, r3, r5
   29568:	lsl	r0, r6, #23
   2956c:	mov	r4, r2
   29570:	mov	r5, r3
   29574:	ldrd	r2, [sp, #56]	; 0x38
   29578:	orr	lr, r0, lr, lsr #9
   2957c:	add	r0, sp, #4480	; 0x1180
   29580:	add	r0, r0, #24
   29584:	and	r2, r2, r6
   29588:	and	r3, r3, r7
   2958c:	ldrd	r6, [sp, #64]	; 0x40
   29590:	str	lr, [r0]
   29594:	add	lr, sp, #4480	; 0x1180
   29598:	add	lr, lr, #36	; 0x24
   2959c:	orr	r1, r1, r6, lsl #4
   295a0:	str	r1, [lr]
   295a4:	ldr	r1, [sp, #24]
   295a8:	lsl	ip, r6, #30
   295ac:	lsl	r0, r7, #25
   295b0:	lsr	lr, r1, #1
   295b4:	orr	r1, ip, r7, lsr #2
   295b8:	add	ip, sp, #4480	; 0x1180
   295bc:	add	ip, ip, #40	; 0x28
   295c0:	str	r1, [ip]
   295c4:	orr	r1, r0, r6, lsr #7
   295c8:	add	r0, sp, #4480	; 0x1180
   295cc:	add	r0, r0, #52	; 0x34
   295d0:	str	r1, [r0]
   295d4:	ldrd	r0, [sp, #216]	; 0xd8
   295d8:	lsl	ip, r6, #25
   295dc:	adds	r0, r0, r4
   295e0:	adc	r1, r1, r5
   295e4:	eor	r4, r2, sl
   295e8:	eor	r5, r3, fp
   295ec:	add	r3, sp, #4480	; 0x1180
   295f0:	strd	r4, [sp, #56]	; 0x38
   295f4:	add	r4, sp, #4480	; 0x1180
   295f8:	add	r3, r3, #8
   295fc:	add	r4, r4, #16
   29600:	ldrd	r2, [r3]
   29604:	ldrd	r4, [r4]
   29608:	eor	r2, r2, r4
   2960c:	eor	r3, r3, r5
   29610:	ldrd	r4, [sp, #24]
   29614:	mov	r6, r2
   29618:	add	r2, sp, #4480	; 0x1180
   2961c:	add	r2, r2, #56	; 0x38
   29620:	mov	r7, r3
   29624:	orr	r3, lr, r5, lsl #31
   29628:	str	r3, [r2]
   2962c:	lsr	lr, r4, #8
   29630:	add	r2, sp, #4544	; 0x11c0
   29634:	orr	r3, lr, r5, lsl #24
   29638:	str	r3, [r2]
   2963c:	ldrd	r4, [sp, #64]	; 0x40
   29640:	ldrd	r2, [sp, #16]
   29644:	ldr	lr, [sp, #28]
   29648:	orr	r3, r3, r5
   2964c:	mov	r5, r3
   29650:	ldr	r3, [sp, #720]	; 0x2d0
   29654:	orr	r2, r2, r4
   29658:	orr	r3, r3, lr, lsl #25
   2965c:	str	r3, [sp, #720]	; 0x2d0
   29660:	ldr	r3, [sp, #68]	; 0x44
   29664:	mov	r4, r2
   29668:	add	r2, sp, #4480	; 0x1180
   2966c:	add	r2, r2, #48	; 0x30
   29670:	orr	r3, ip, r3, lsr #7
   29674:	str	r3, [r2]
   29678:	ldrd	r2, [sp, #56]	; 0x38
   2967c:	lsr	ip, lr, #1
   29680:	adds	r2, r2, r0
   29684:	adc	r3, r3, r1
   29688:	strd	r2, [sp, #56]	; 0x38
   2968c:	add	r3, sp, #4480	; 0x1180
   29690:	add	r3, r3, #24
   29694:	ldrd	r0, [r3]
   29698:	add	r3, sp, #4480	; 0x1180
   2969c:	add	r3, r3, #32
   296a0:	eor	r0, r0, r6
   296a4:	eor	r1, r1, r7
   296a8:	mov	r6, r0
   296ac:	mov	r7, r1
   296b0:	ldrd	r0, [r3]
   296b4:	add	r3, sp, #4480	; 0x1180
   296b8:	add	r3, r3, #40	; 0x28
   296bc:	ldrd	r2, [r3]
   296c0:	eor	r0, r0, r2
   296c4:	eor	r1, r1, r3
   296c8:	ldrd	r2, [sp, #208]	; 0xd0
   296cc:	strd	r0, [sp, #72]	; 0x48
   296d0:	ldrd	r0, [sp, #24]
   296d4:	and	r2, r2, r4
   296d8:	and	r3, r3, r5
   296dc:	mov	r5, r1
   296e0:	strd	r2, [sp, #96]	; 0x60
   296e4:	add	r2, sp, #4480	; 0x1180
   296e8:	add	r2, r2, #60	; 0x3c
   296ec:	orr	r3, ip, r0, lsl #31
   296f0:	str	r3, [r2]
   296f4:	lsr	ip, r1, #8
   296f8:	add	r2, sp, #4544	; 0x11c0
   296fc:	orr	r3, ip, r0, lsl #24
   29700:	add	r2, r2, #4
   29704:	ldrd	r0, [sp, #128]	; 0x80
   29708:	str	r3, [r2]
   2970c:	lsr	r3, r5, #7
   29710:	str	r3, [sp, #724]	; 0x2d4
   29714:	lsr	r3, r0, #6
   29718:	str	r3, [sp, #728]	; 0x2d8
   2971c:	ldrd	r2, [sp, #56]	; 0x38
   29720:	lsr	ip, r0, #19
   29724:	ldrd	r0, [sp, #16]
   29728:	adds	r2, r2, r6
   2972c:	adc	r3, r3, r7
   29730:	ldrd	r6, [sp, #64]	; 0x40
   29734:	strd	r2, [sp, #56]	; 0x38
   29738:	add	r3, sp, #4480	; 0x1180
   2973c:	add	r3, r3, #48	; 0x30
   29740:	and	r0, r0, r6
   29744:	and	r1, r1, r7
   29748:	mov	r6, r0
   2974c:	mov	r7, r1
   29750:	ldrd	r4, [sp, #96]	; 0x60
   29754:	ldrd	r0, [r3]
   29758:	ldrd	r2, [sp, #72]	; 0x48
   2975c:	orr	r4, r4, r6
   29760:	orr	r5, r5, r7
   29764:	eor	r3, r3, r1
   29768:	ldrd	r6, [sp, #128]	; 0x80
   2976c:	mov	r1, r3
   29770:	add	r3, sp, #4544	; 0x11c0
   29774:	add	r3, r3, #8
   29778:	orr	ip, ip, r7, lsl #13
   2977c:	eor	r2, r2, r0
   29780:	str	ip, [r3]
   29784:	mov	r0, r2
   29788:	add	r3, sp, #4544	; 0x11c0
   2978c:	lsl	lr, r7, #3
   29790:	add	r3, r3, #20
   29794:	strd	r0, [sp, #72]	; 0x48
   29798:	orr	r1, lr, r6, lsr #29
   2979c:	str	r1, [r3]
   297a0:	ldr	r1, [sp, #728]	; 0x2d8
   297a4:	mov	r3, r7
   297a8:	orr	r1, r1, r7, lsl #26
   297ac:	mov	r2, r6
   297b0:	lsr	lr, r7, #19
   297b4:	b	297c8 <__assert_fail@plt+0x184dc>
   297b8:	ldrbpl	r2, [r1, -sl, lsr #32]!
   297bc:	vst3.32	{d3,d5,d7}, [lr], r5
   297c0:	adcscc	sp, fp, #184, 2	; 0x2e
   297c4:	rsbne	sl, sl, r0, ror r0
   297c8:	lsl	ip, r6, #3
   297cc:	str	r1, [sp, #728]	; 0x2d8
   297d0:	ldrd	r6, [sp, #120]	; 0x78
   297d4:	ldrd	r0, [sp, #56]	; 0x38
   297d8:	orr	ip, ip, r3, lsr #29
   297dc:	orr	lr, lr, r2, lsl #13
   297e0:	adds	r0, r0, r6
   297e4:	adc	r1, r1, r7
   297e8:	mov	r6, r0
   297ec:	mov	r7, r1
   297f0:	strd	r6, [sp, #120]	; 0x78
   297f4:	ldrd	r0, [sp, #72]	; 0x48
   297f8:	mov	r7, r3
   297fc:	add	r3, sp, #4544	; 0x11c0
   29800:	adds	r0, r0, r4
   29804:	adc	r1, r1, r5
   29808:	add	r4, sp, #4544	; 0x11c0
   2980c:	strd	r0, [sp, #72]	; 0x48
   29810:	add	r1, sp, #4480	; 0x1180
   29814:	add	r1, r1, #56	; 0x38
   29818:	ldrd	r4, [r4]
   2981c:	ldrd	r0, [r1]
   29820:	add	r3, r3, #16
   29824:	str	ip, [r3]
   29828:	eor	r0, r0, r4
   2982c:	add	r4, sp, #4544	; 0x11c0
   29830:	add	r4, r4, #12
   29834:	add	r3, sp, #720	; 0x2d0
   29838:	str	lr, [r4]
   2983c:	eor	r1, r1, r5
   29840:	ldrd	r4, [r3]
   29844:	ldrd	r2, [sp, #56]	; 0x38
   29848:	lsr	ip, r7, #6
   2984c:	eor	r4, r4, r0
   29850:	eor	r5, r5, r1
   29854:	mov	r0, r4
   29858:	mov	r1, r5
   2985c:	ldrd	r4, [sp, #72]	; 0x48
   29860:	str	ip, [sp, #732]	; 0x2dc
   29864:	add	ip, sp, #4544	; 0x11c0
   29868:	adds	r2, r2, r4
   2986c:	adc	r3, r3, r5
   29870:	mov	r7, r3
   29874:	add	r3, sp, #4544	; 0x11c0
   29878:	add	ip, ip, #16
   2987c:	add	r3, r3, #8
   29880:	ldrd	r4, [ip]
   29884:	mov	r6, r2
   29888:	ldrd	r2, [r3]
   2988c:	strd	r6, [sp, #72]	; 0x48
   29890:	eor	r3, r3, r5
   29894:	mov	r7, r3
   29898:	ldr	r3, [sp, #120]	; 0x78
   2989c:	eor	r2, r2, r4
   298a0:	mov	r6, r2
   298a4:	lsr	ip, r3, #14
   298a8:	lsr	r2, r3, #18
   298ac:	add	r3, sp, #728	; 0x2d8
   298b0:	ldrd	r4, [sp, #40]	; 0x28
   298b4:	str	r2, [sp, #40]	; 0x28
   298b8:	ldrd	r2, [r3]
   298bc:	adds	r4, r4, r0
   298c0:	adc	r5, r5, r1
   298c4:	eor	r2, r2, r6
   298c8:	eor	r3, r3, r7
   298cc:	mov	r6, r2
   298d0:	mov	r7, r3
   298d4:	ldrd	r2, [sp, #8]
   298d8:	mov	r0, r4
   298dc:	mov	r1, r5
   298e0:	adds	r2, r2, r0
   298e4:	adc	r3, r3, r1
   298e8:	mov	r1, r3
   298ec:	ldr	r3, [sp, #124]	; 0x7c
   298f0:	mov	r0, r2
   298f4:	add	r2, sp, #4544	; 0x11c0
   298f8:	add	r2, r2, #24
   298fc:	orr	r3, ip, r3, lsl #18
   29900:	str	r3, [r2]
   29904:	ldr	r3, [sp, #124]	; 0x7c
   29908:	ldr	r2, [sp, #40]	; 0x28
   2990c:	sub	r5, pc, #340	; 0x154
   29910:	ldrd	r4, [r5]
   29914:	lsr	lr, r3, #14
   29918:	orr	r3, r2, r3, lsl #14
   2991c:	add	r2, sp, #4544	; 0x11c0
   29920:	add	r2, r2, #32
   29924:	str	r3, [r2]
   29928:	ldr	r3, [sp, #124]	; 0x7c
   2992c:	lsr	r2, r3, #18
   29930:	str	r2, [sp, #40]	; 0x28
   29934:	adds	r2, r0, r6
   29938:	adc	r3, r1, r7
   2993c:	ldrd	r6, [sp, #120]	; 0x78
   29940:	strd	r2, [sp, #96]	; 0x60
   29944:	ldr	r3, [sp, #72]	; 0x48
   29948:	add	r2, sp, #4544	; 0x11c0
   2994c:	add	r2, r2, #28
   29950:	lsr	ip, r3, #28
   29954:	ldr	r3, [sp, #76]	; 0x4c
   29958:	lsl	r0, r7, #23
   2995c:	lsl	r1, r3, #30
   29960:	orr	r3, lr, r6, lsl #18
   29964:	str	r3, [r2]
   29968:	ldr	r2, [sp, #40]	; 0x28
   2996c:	orr	lr, r0, r6, lsr #9
   29970:	orr	r3, r2, r6, lsl #14
   29974:	add	r0, sp, #4544	; 0x11c0
   29978:	add	r2, sp, #4544	; 0x11c0
   2997c:	add	r2, r2, #36	; 0x24
   29980:	add	r0, r0, #44	; 0x2c
   29984:	str	r3, [r2]
   29988:	ldrd	r2, [sp, #32]
   2998c:	str	lr, [r0]
   29990:	lsl	lr, r6, #23
   29994:	str	lr, [sp, #40]	; 0x28
   29998:	ldr	lr, [sp, #76]	; 0x4c
   2999c:	add	r0, sp, #4544	; 0x11c0
   299a0:	add	r0, r0, #48	; 0x30
   299a4:	orr	ip, ip, lr, lsl #4
   299a8:	str	ip, [r0]
   299ac:	ldr	ip, [sp, #72]	; 0x48
   299b0:	add	r0, sp, #4544	; 0x11c0
   299b4:	add	r0, r0, #60	; 0x3c
   299b8:	orr	r1, r1, ip, lsr #2
   299bc:	str	r1, [r0]
   299c0:	lsr	r1, lr, #28
   299c4:	str	r1, [sp, #56]	; 0x38
   299c8:	ldrd	r0, [sp, #96]	; 0x60
   299cc:	ldr	lr, [sp, #40]	; 0x28
   299d0:	eor	r2, r2, r8
   299d4:	adds	r0, r0, r4
   299d8:	adc	r1, r1, r5
   299dc:	mov	r5, r1
   299e0:	ldr	r1, [sp, #184]	; 0xb8
   299e4:	eor	r3, r3, r9
   299e8:	mov	r4, r0
   299ec:	lsr	r1, r1, #7
   299f0:	str	r1, [sp, #736]	; 0x2e0
   299f4:	ldr	r1, [sp, #124]	; 0x7c
   299f8:	add	r0, sp, #4544	; 0x11c0
   299fc:	and	r6, r6, r2
   29a00:	and	r7, r7, r3
   29a04:	add	r0, r0, #40	; 0x28
   29a08:	mov	r2, r6
   29a0c:	mov	r3, r7
   29a10:	orr	r1, lr, r1, lsr #9
   29a14:	ldrd	r6, [sp, #72]	; 0x48
   29a18:	str	r1, [r0]
   29a1c:	ldr	r0, [sp, #56]	; 0x38
   29a20:	adds	sl, sl, r4
   29a24:	orr	r1, r0, r6, lsl #4
   29a28:	adc	fp, fp, r5
   29a2c:	add	r0, sp, #4544	; 0x11c0
   29a30:	eor	r5, r3, r9
   29a34:	add	r3, sp, #4544	; 0x11c0
   29a38:	eor	r4, r2, r8
   29a3c:	add	r0, r0, #52	; 0x34
   29a40:	add	r3, r3, #24
   29a44:	str	r1, [r0]
   29a48:	strd	r4, [sp, #40]	; 0x28
   29a4c:	ldr	r1, [sp, #184]	; 0xb8
   29a50:	ldrd	r4, [r3]
   29a54:	add	r3, sp, #4544	; 0x11c0
   29a58:	add	r3, r3, #32
   29a5c:	lsl	ip, r6, #30
   29a60:	ldrd	r2, [r3]
   29a64:	lsr	r0, r1, #1
   29a68:	orr	r1, ip, r7, lsr #2
   29a6c:	add	ip, sp, #4544	; 0x11c0
   29a70:	add	ip, ip, #56	; 0x38
   29a74:	eor	r4, r4, r2
   29a78:	str	r1, [ip]
   29a7c:	eor	r5, r5, r3
   29a80:	add	ip, sp, #4608	; 0x1200
   29a84:	ldrd	r2, [sp, #184]	; 0xb8
   29a88:	lsl	lr, r7, #25
   29a8c:	add	ip, ip, #4
   29a90:	orr	r1, lr, r6, lsr #7
   29a94:	str	r1, [ip]
   29a98:	orr	r1, r0, r3, lsl #31
   29a9c:	add	r0, sp, #4608	; 0x1200
   29aa0:	add	r0, r0, #8
   29aa4:	str	r1, [r0]
   29aa8:	lsr	r0, r2, #8
   29aac:	orr	r1, r0, r3, lsl #24
   29ab0:	add	r0, sp, #4608	; 0x1200
   29ab4:	lsl	ip, r6, #25
   29ab8:	add	r0, r0, #16
   29abc:	str	ip, [sp, #56]	; 0x38
   29ac0:	ldr	ip, [sp, #736]	; 0x2e0
   29ac4:	mov	r6, r4
   29ac8:	mov	r7, r5
   29acc:	str	r1, [r0]
   29ad0:	ldrd	r4, [sp, #64]	; 0x40
   29ad4:	ldrd	r0, [sp, #72]	; 0x48
   29ad8:	orr	ip, ip, r3, lsl #25
   29adc:	str	ip, [sp, #736]	; 0x2e0
   29ae0:	ldr	ip, [sp, #56]	; 0x38
   29ae4:	orr	r4, r4, r0
   29ae8:	add	r0, sp, #4608	; 0x1200
   29aec:	orr	r5, r5, r1
   29af0:	orr	r1, ip, r1, lsr #7
   29af4:	str	r1, [r0]
   29af8:	lsr	ip, r3, #1
   29afc:	ldrd	r2, [sp, #40]	; 0x28
   29b00:	add	r1, sp, #4544	; 0x11c0
   29b04:	add	r1, r1, #40	; 0x28
   29b08:	adds	r2, r2, sl
   29b0c:	adc	r3, r3, fp
   29b10:	ldrd	sl, [r1]
   29b14:	add	r1, sp, #4544	; 0x11c0
   29b18:	add	r1, r1, #48	; 0x30
   29b1c:	eor	sl, sl, r6
   29b20:	eor	fp, fp, r7
   29b24:	mov	r6, sl
   29b28:	mov	r7, fp
   29b2c:	ldrd	sl, [r1]
   29b30:	add	r1, sp, #4544	; 0x11c0
   29b34:	add	r1, r1, #56	; 0x38
   29b38:	add	lr, sp, #4608	; 0x1200
   29b3c:	ldrd	r0, [r1]
   29b40:	add	lr, lr, #12
   29b44:	eor	sl, sl, r0
   29b48:	eor	fp, fp, r1
   29b4c:	mov	r0, sl
   29b50:	mov	r1, fp
   29b54:	ldrd	sl, [sp, #16]
   29b58:	and	sl, sl, r4
   29b5c:	and	fp, fp, r5
   29b60:	mov	r4, sl
   29b64:	mov	r5, fp
   29b68:	ldrd	sl, [sp, #184]	; 0xb8
   29b6c:	orr	ip, ip, sl, lsl #31
   29b70:	str	ip, [lr]
   29b74:	add	lr, sp, #4608	; 0x1200
   29b78:	lsr	ip, fp, #8
   29b7c:	add	lr, lr, #20
   29b80:	orr	ip, ip, sl, lsl #24
   29b84:	adds	sl, r2, r6
   29b88:	str	ip, [lr]
   29b8c:	lsr	lr, fp, #7
   29b90:	adc	fp, r3, r7
   29b94:	ldrd	r6, [sp, #64]	; 0x40
   29b98:	strd	sl, [sp, #40]	; 0x28
   29b9c:	ldrd	sl, [sp, #72]	; 0x48
   29ba0:	ldr	ip, [sp, #48]	; 0x30
   29ba4:	str	lr, [sp, #740]	; 0x2e4
   29ba8:	and	r6, r6, sl
   29bac:	and	r7, r7, fp
   29bb0:	orr	r4, r4, r6
   29bb4:	orr	r5, r5, r7
   29bb8:	ldrd	r6, [sp, #48]	; 0x30
   29bbc:	ldr	lr, [sp, #48]	; 0x30
   29bc0:	add	r3, sp, #4608	; 0x1200
   29bc4:	add	r2, sp, #4608	; 0x1200
   29bc8:	lsr	ip, ip, #19
   29bcc:	add	r2, r2, #24
   29bd0:	ldrd	sl, [r3]
   29bd4:	orr	r3, ip, r7, lsl #13
   29bd8:	str	r3, [r2]
   29bdc:	lsr	lr, lr, #6
   29be0:	add	r2, sp, #4608	; 0x1200
   29be4:	str	lr, [sp, #744]	; 0x2e8
   29be8:	add	r2, r2, #36	; 0x24
   29bec:	lsl	lr, r7, #3
   29bf0:	orr	r3, lr, r6, lsr #29
   29bf4:	str	r3, [r2]
   29bf8:	ldr	r3, [sp, #744]	; 0x2e8
   29bfc:	eor	sl, sl, r0
   29c00:	orr	r3, r3, r7, lsl #26
   29c04:	eor	fp, fp, r1
   29c08:	mov	r0, sl
   29c0c:	mov	r1, fp
   29c10:	str	r3, [sp, #744]	; 0x2e8
   29c14:	ldrd	sl, [sp, #208]	; 0xd0
   29c18:	ldrd	r2, [sp, #40]	; 0x28
   29c1c:	lsr	lr, r7, #19
   29c20:	lsl	ip, r6, #3
   29c24:	adds	r2, r2, sl
   29c28:	adc	r3, r3, fp
   29c2c:	mov	fp, r3
   29c30:	add	r3, sp, #4608	; 0x1200
   29c34:	add	r3, r3, #8
   29c38:	adds	r0, r0, r4
   29c3c:	adc	r1, r1, r5
   29c40:	ldrd	r4, [r3]
   29c44:	add	r3, sp, #4608	; 0x1200
   29c48:	add	r3, r3, #16
   29c4c:	mov	sl, r2
   29c50:	ldrd	r2, [r3]
   29c54:	eor	r4, r4, r2
   29c58:	add	r2, sp, #4608	; 0x1200
   29c5c:	add	r2, r2, #28
   29c60:	eor	r5, r5, r3
   29c64:	orr	r3, lr, r6, lsl #13
   29c68:	str	r3, [r2]
   29c6c:	add	r2, sp, #4608	; 0x1200
   29c70:	add	r2, r2, #32
   29c74:	orr	r3, ip, r7, lsr #29
   29c78:	str	r3, [r2]
   29c7c:	add	r3, sp, #736	; 0x2e0
   29c80:	add	ip, sp, #744	; 0x2e8
   29c84:	ldrd	r2, [r3]
   29c88:	eor	r3, r3, r5
   29c8c:	mov	r5, r3
   29c90:	eor	r2, r2, r4
   29c94:	lsr	r3, r7, #6
   29c98:	mov	r4, r2
   29c9c:	str	r3, [sp, #748]	; 0x2ec
   29ca0:	ldrd	r2, [sp, #40]	; 0x28
   29ca4:	adds	r2, r2, r0
   29ca8:	adc	r3, r3, r1
   29cac:	mov	r7, r3
   29cb0:	add	r3, sp, #4608	; 0x1200
   29cb4:	add	r3, r3, #24
   29cb8:	ldrd	r0, [r3]
   29cbc:	add	r3, sp, #4608	; 0x1200
   29cc0:	mov	r6, r2
   29cc4:	add	r3, r3, #32
   29cc8:	strd	r6, [sp, #40]	; 0x28
   29ccc:	ldrd	r2, [r3]
   29cd0:	ldrd	r6, [ip]
   29cd4:	eor	r0, r0, r2
   29cd8:	eor	r1, r1, r3
   29cdc:	ldrd	r2, [sp, #24]
   29ce0:	eor	r6, r6, r0
   29ce4:	eor	r7, r7, r1
   29ce8:	adds	r2, r2, r4
   29cec:	mov	r4, r2
   29cf0:	lsr	r2, sl, #14
   29cf4:	orr	ip, r2, fp, lsl #18
   29cf8:	add	r2, sp, #4608	; 0x1200
   29cfc:	add	r2, r2, #40	; 0x28
   29d00:	mov	r0, r6
   29d04:	str	ip, [r2]
   29d08:	mov	r1, r7
   29d0c:	lsr	r2, fp, #14
   29d10:	ldrd	r6, [sp, #104]	; 0x68
   29d14:	orr	lr, r2, sl, lsl #18
   29d18:	add	r2, sp, #4608	; 0x1200
   29d1c:	adc	r3, r3, r5
   29d20:	add	ip, sp, #4608	; 0x1200
   29d24:	add	r2, r2, #44	; 0x2c
   29d28:	mov	r5, r3
   29d2c:	adds	r6, r6, r4
   29d30:	lsr	r3, sl, #18
   29d34:	add	ip, ip, #48	; 0x30
   29d38:	str	lr, [r2]
   29d3c:	adc	r7, r7, r5
   29d40:	orr	r3, r3, fp, lsl #14
   29d44:	ldrd	r4, [sp, #40]	; 0x28
   29d48:	add	r2, sp, #4608	; 0x1200
   29d4c:	str	r3, [ip]
   29d50:	add	r2, r2, #52	; 0x34
   29d54:	lsr	r3, fp, #18
   29d58:	adds	r6, r6, r0
   29d5c:	orr	r3, r3, sl, lsl #14
   29d60:	adc	r7, r7, r1
   29d64:	str	r3, [r2]
   29d68:	lsr	ip, r4, #28
   29d6c:	ldrd	r2, [sp, #32]
   29d70:	lsl	r1, r5, #30
   29d74:	ldrd	r4, [sp, #120]	; 0x78
   29d78:	lsl	r0, fp, #23
   29d7c:	orr	lr, r0, sl, lsr #9
   29d80:	add	r0, sp, #4608	; 0x1200
   29d84:	eor	r2, r2, r4
   29d88:	eor	r3, r3, r5
   29d8c:	add	r0, r0, #60	; 0x3c
   29d90:	ldrd	r4, [sp, #40]	; 0x28
   29d94:	str	lr, [r0]
   29d98:	add	lr, sp, #4672	; 0x1240
   29d9c:	orr	ip, ip, r5, lsl #4
   29da0:	str	ip, [lr]
   29da4:	add	ip, sp, #4672	; 0x1240
   29da8:	add	ip, ip, #12
   29dac:	orr	r1, r1, r4, lsr #2
   29db0:	str	r1, [ip]
   29db4:	mov	r4, r6
   29db8:	lsr	r1, r5, #28
   29dbc:	strd	r6, [sp, #24]
   29dc0:	mov	r5, r7
   29dc4:	add	r7, pc, #860	; 0x35c
   29dc8:	ldrd	r6, [r7]
   29dcc:	lsl	r0, sl, #23
   29dd0:	ldr	ip, [sp, #40]	; 0x28
   29dd4:	adds	r6, r6, r4
   29dd8:	adc	r7, r7, r5
   29ddc:	ldrd	r4, [sp, #80]	; 0x50
   29de0:	lsl	ip, ip, #30
   29de4:	and	r2, r2, sl
   29de8:	lsr	lr, r4, #7
   29dec:	str	lr, [sp, #752]	; 0x2f0
   29df0:	orr	lr, r0, fp, lsr #9
   29df4:	add	r0, sp, #4608	; 0x1200
   29df8:	add	r0, r0, #56	; 0x38
   29dfc:	str	lr, [r0]
   29e00:	ldr	r0, [sp, #40]	; 0x28
   29e04:	ldr	lr, [sp, #44]	; 0x2c
   29e08:	and	r3, r3, fp
   29e0c:	orr	r1, r1, r0, lsl #4
   29e10:	add	r0, sp, #4672	; 0x1240
   29e14:	add	r0, r0, #4
   29e18:	str	r1, [r0]
   29e1c:	lsr	r0, r4, #1
   29e20:	ldrd	r4, [sp, #40]	; 0x28
   29e24:	lsl	lr, lr, #25
   29e28:	orr	r1, ip, r5, lsr #2
   29e2c:	add	ip, sp, #4672	; 0x1240
   29e30:	add	ip, ip, #8
   29e34:	str	r1, [ip]
   29e38:	add	ip, sp, #4672	; 0x1240
   29e3c:	add	ip, ip, #20
   29e40:	orr	r1, lr, r4, lsr #7
   29e44:	str	r1, [ip]
   29e48:	lsl	r1, r4, #25
   29e4c:	adds	r4, r8, r6
   29e50:	adc	r5, r9, r7
   29e54:	add	ip, sp, #4608	; 0x1200
   29e58:	strd	r4, [sp, #56]	; 0x38
   29e5c:	ldrd	r4, [sp, #32]
   29e60:	add	ip, ip, #40	; 0x28
   29e64:	ldrd	r8, [ip]
   29e68:	eor	r4, r4, r2
   29e6c:	eor	r5, r5, r3
   29e70:	mov	r2, r4
   29e74:	mov	r3, r5
   29e78:	add	ip, sp, #4608	; 0x1200
   29e7c:	ldrd	r4, [sp, #80]	; 0x50
   29e80:	add	ip, ip, #48	; 0x30
   29e84:	ldrd	r6, [ip]
   29e88:	orr	ip, r0, r5, lsl #31
   29e8c:	add	r0, sp, #4672	; 0x1240
   29e90:	add	r0, r0, #24
   29e94:	str	ip, [r0]
   29e98:	lsr	r0, r4, #8
   29e9c:	orr	ip, r0, r5, lsl #24
   29ea0:	add	r0, sp, #4672	; 0x1240
   29ea4:	add	r0, r0, #32
   29ea8:	eor	r8, r8, r6
   29eac:	eor	r9, r9, r7
   29eb0:	str	ip, [r0]
   29eb4:	mov	r6, r8
   29eb8:	mov	r7, r9
   29ebc:	ldrd	r4, [sp, #72]	; 0x48
   29ec0:	ldrd	r8, [sp, #40]	; 0x28
   29ec4:	add	r0, sp, #4672	; 0x1240
   29ec8:	add	r0, r0, #16
   29ecc:	orr	r4, r4, r8
   29ed0:	orr	r5, r5, r9
   29ed4:	orr	r1, r1, r9, lsr #7
   29ed8:	ldrd	r8, [sp, #56]	; 0x38
   29edc:	str	r1, [r0]
   29ee0:	add	r1, sp, #4608	; 0x1200
   29ee4:	adds	r8, r8, r2
   29ee8:	add	r1, r1, #56	; 0x38
   29eec:	adc	r9, r9, r3
   29ef0:	mov	r2, r8
   29ef4:	mov	r3, r9
   29ef8:	ldrd	r8, [r1]
   29efc:	add	r1, sp, #4672	; 0x1240
   29f00:	ldr	lr, [sp, #84]	; 0x54
   29f04:	eor	r8, r8, r6
   29f08:	eor	r9, r9, r7
   29f0c:	mov	r6, r8
   29f10:	mov	r7, r9
   29f14:	ldrd	r8, [r1]
   29f18:	add	r1, sp, #4672	; 0x1240
   29f1c:	add	r1, r1, #8
   29f20:	ldr	ip, [sp, #752]	; 0x2f0
   29f24:	ldrd	r0, [r1]
   29f28:	orr	ip, ip, lr, lsl #25
   29f2c:	str	ip, [sp, #752]	; 0x2f0
   29f30:	eor	r8, r8, r0
   29f34:	eor	r9, r9, r1
   29f38:	add	r1, sp, #4672	; 0x1240
   29f3c:	strd	r8, [sp, #136]	; 0x88
   29f40:	ldrd	r8, [sp, #64]	; 0x40
   29f44:	lsr	ip, lr, #1
   29f48:	add	r1, r1, #28
   29f4c:	and	r8, r8, r4
   29f50:	and	r9, r9, r5
   29f54:	mov	r4, r8
   29f58:	mov	r5, r9
   29f5c:	ldrd	r8, [sp, #80]	; 0x50
   29f60:	orr	ip, ip, r8, lsl #31
   29f64:	str	ip, [r1]
   29f68:	add	r1, sp, #4672	; 0x1240
   29f6c:	lsr	ip, r9, #8
   29f70:	add	r1, r1, #36	; 0x24
   29f74:	orr	ip, ip, r8, lsl #24
   29f78:	str	ip, [r1]
   29f7c:	ldrd	r0, [sp, #96]	; 0x60
   29f80:	lsr	lr, r9, #7
   29f84:	str	lr, [sp, #756]	; 0x2f4
   29f88:	mov	r8, r0
   29f8c:	lsr	ip, r0, #19
   29f90:	lsr	lr, r0, #6
   29f94:	adds	r0, r2, r6
   29f98:	mov	r9, r1
   29f9c:	adc	r1, r3, r7
   29fa0:	ldrd	r2, [sp, #40]	; 0x28
   29fa4:	ldrd	r6, [sp, #72]	; 0x48
   29fa8:	strd	r0, [sp, #56]	; 0x38
   29fac:	ldrd	r0, [sp, #136]	; 0x88
   29fb0:	and	r7, r7, r3
   29fb4:	add	r3, sp, #4672	; 0x1240
   29fb8:	add	r3, r3, #16
   29fbc:	and	r6, r6, r2
   29fc0:	ldrd	r2, [r3]
   29fc4:	str	lr, [sp, #760]	; 0x2f8
   29fc8:	lsl	lr, r9, #3
   29fcc:	eor	r0, r0, r2
   29fd0:	add	r2, sp, #4672	; 0x1240
   29fd4:	add	r2, r2, #40	; 0x28
   29fd8:	eor	r1, r1, r3
   29fdc:	orr	r3, ip, r9, lsl #13
   29fe0:	str	r3, [r2]
   29fe4:	add	r2, sp, #4672	; 0x1240
   29fe8:	add	r2, r2, #52	; 0x34
   29fec:	orr	r3, lr, r8, lsr #29
   29ff0:	str	r3, [r2]
   29ff4:	ldr	r3, [sp, #760]	; 0x2f8
   29ff8:	orr	r4, r4, r6
   29ffc:	orr	r3, r3, r9, lsl #26
   2a000:	orr	r5, r5, r7
   2a004:	mov	r6, r8
   2a008:	mov	r7, r9
   2a00c:	lsr	lr, r9, #19
   2a010:	lsl	ip, r8, #3
   2a014:	str	r3, [sp, #760]	; 0x2f8
   2a018:	ldrd	r8, [sp, #16]
   2a01c:	ldrd	r2, [sp, #56]	; 0x38
   2a020:	adds	r2, r2, r8
   2a024:	adc	r3, r3, r9
   2a028:	mov	r9, r3
   2a02c:	add	r3, sp, #4672	; 0x1240
   2a030:	mov	r8, r2
   2a034:	add	r3, r3, #24
   2a038:	strd	r8, [sp, #200]	; 0xc8
   2a03c:	ldrd	r8, [r3]
   2a040:	add	r3, sp, #4672	; 0x1240
   2a044:	add	r3, r3, #32
   2a048:	adds	r0, r0, r4
   2a04c:	ldrd	r2, [r3]
   2a050:	adc	r1, r1, r5
   2a054:	eor	r8, r8, r2
   2a058:	add	r2, sp, #4672	; 0x1240
   2a05c:	add	r2, r2, #44	; 0x2c
   2a060:	eor	r9, r9, r3
   2a064:	orr	r3, lr, r6, lsl #13
   2a068:	str	r3, [r2]
   2a06c:	add	r2, sp, #4672	; 0x1240
   2a070:	add	r2, r2, #48	; 0x30
   2a074:	orr	r3, ip, r7, lsr #29
   2a078:	str	r3, [r2]
   2a07c:	add	r3, sp, #752	; 0x2f0
   2a080:	mov	r4, r8
   2a084:	mov	r5, r9
   2a088:	ldrd	r8, [r3]
   2a08c:	lsr	r3, r7, #6
   2a090:	str	r3, [sp, #764]	; 0x2fc
   2a094:	ldrd	r2, [sp, #56]	; 0x38
   2a098:	eor	r8, r8, r4
   2a09c:	eor	r9, r9, r5
   2a0a0:	adds	r2, r2, r0
   2a0a4:	adc	r3, r3, r1
   2a0a8:	mov	r7, r3
   2a0ac:	add	r3, sp, #4672	; 0x1240
   2a0b0:	add	r3, r3, #40	; 0x28
   2a0b4:	mov	r4, r8
   2a0b8:	mov	r5, r9
   2a0bc:	ldrd	r8, [r3]
   2a0c0:	add	r3, sp, #4672	; 0x1240
   2a0c4:	add	r3, r3, #48	; 0x30
   2a0c8:	ldrd	r0, [r3]
   2a0cc:	mov	r6, r2
   2a0d0:	eor	r8, r8, r0
   2a0d4:	eor	r9, r9, r1
   2a0d8:	ldrd	r0, [sp, #184]	; 0xb8
   2a0dc:	strd	r6, [sp, #208]	; 0xd0
   2a0e0:	mov	r6, r8
   2a0e4:	adds	r0, r0, r4
   2a0e8:	mov	r7, r9
   2a0ec:	adc	r1, r1, r5
   2a0f0:	ldrd	r8, [sp, #200]	; 0xc8
   2a0f4:	mov	r5, r1
   2a0f8:	add	r1, sp, #760	; 0x2f8
   2a0fc:	lsr	r2, r8, #14
   2a100:	lsr	r3, r8, #18
   2a104:	ldrd	r8, [r1]
   2a108:	mov	r4, r0
   2a10c:	ldrd	r0, [sp, #88]	; 0x58
   2a110:	eor	r8, r8, r6
   2a114:	eor	r9, r9, r7
   2a118:	mov	r6, r8
   2a11c:	mov	r7, r9
   2a120:	ldrd	r8, [sp, #200]	; 0xc8
   2a124:	b	2a138 <__assert_fail@plt+0x18e4c>
   2a128:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   2a12c:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   2a130:	cmppl	r1, r3, asr fp
   2a134:	cdpne	12, 3, cr6, cr7, cr8, {0}
   2a138:	adds	r0, r0, r4
   2a13c:	adc	r1, r1, r5
   2a140:	mov	r5, r1
   2a144:	orr	r1, r2, r9, lsl #18
   2a148:	add	r2, sp, #4672	; 0x1240
   2a14c:	add	r2, r2, #56	; 0x38
   2a150:	str	r1, [r2]
   2a154:	add	r1, sp, #4736	; 0x1280
   2a158:	adds	r0, r0, r6
   2a15c:	lsr	r2, r9, #14
   2a160:	orr	r3, r3, r9, lsl #14
   2a164:	str	r3, [r1]
   2a168:	adc	r1, r5, r7
   2a16c:	orr	r5, r2, r8, lsl #18
   2a170:	add	r2, sp, #4672	; 0x1240
   2a174:	add	r2, r2, #60	; 0x3c
   2a178:	ldrd	r6, [sp, #208]	; 0xd0
   2a17c:	str	r5, [r2]
   2a180:	add	r5, sp, #4736	; 0x1280
   2a184:	lsl	lr, r9, #23
   2a188:	add	r5, r5, #12
   2a18c:	lsr	r4, r6, #28
   2a190:	orr	lr, lr, r8, lsr #9
   2a194:	str	lr, [r5]
   2a198:	orr	r5, r4, r7, lsl #4
   2a19c:	add	r4, sp, #4736	; 0x1280
   2a1a0:	add	r4, r4, #16
   2a1a4:	str	r5, [r4]
   2a1a8:	add	r4, sp, #4736	; 0x1280
   2a1ac:	lsl	ip, r7, #30
   2a1b0:	add	r4, r4, #28
   2a1b4:	orr	ip, ip, r6, lsr #2
   2a1b8:	str	ip, [r4]
   2a1bc:	add	r2, sp, #4736	; 0x1280
   2a1c0:	sub	r5, pc, #152	; 0x98
   2a1c4:	ldrd	r4, [r5]
   2a1c8:	lsr	r3, r9, #18
   2a1cc:	add	r2, r2, #4
   2a1d0:	orr	r3, r3, r8, lsl #14
   2a1d4:	adds	r4, r4, r0
   2a1d8:	str	r3, [r2]
   2a1dc:	ldrd	r2, [sp, #120]	; 0x78
   2a1e0:	adc	r5, r5, r1
   2a1e4:	strd	r0, [sp, #56]	; 0x38
   2a1e8:	lsl	lr, r8, #23
   2a1ec:	mov	r0, r4
   2a1f0:	mov	r1, r5
   2a1f4:	mov	r4, r8
   2a1f8:	mov	r5, r9
   2a1fc:	ldrd	r8, [sp, #144]	; 0x90
   2a200:	eor	r3, r3, fp
   2a204:	and	r5, r5, r3
   2a208:	mov	r3, r5
   2a20c:	lsr	r5, r8, #7
   2a210:	str	r5, [sp, #768]	; 0x300
   2a214:	ldr	r5, [sp, #204]	; 0xcc
   2a218:	eor	r2, r2, sl
   2a21c:	lsr	ip, r7, #28
   2a220:	orr	lr, lr, r5, lsr #9
   2a224:	add	r5, sp, #4736	; 0x1280
   2a228:	add	r5, r5, #8
   2a22c:	str	lr, [r5]
   2a230:	add	lr, sp, #4736	; 0x1280
   2a234:	and	r4, r4, r2
   2a238:	add	lr, lr, #20
   2a23c:	mov	r2, r4
   2a240:	orr	ip, ip, r6, lsl #4
   2a244:	lsl	r4, r6, #30
   2a248:	str	ip, [lr]
   2a24c:	orr	ip, r4, r7, lsr #2
   2a250:	add	r4, sp, #4736	; 0x1280
   2a254:	add	r4, r4, #24
   2a258:	str	ip, [r4]
   2a25c:	add	r4, sp, #4736	; 0x1280
   2a260:	lsl	r5, r7, #25
   2a264:	add	r4, r4, #36	; 0x24
   2a268:	orr	ip, r5, r6, lsr #7
   2a26c:	str	ip, [r4]
   2a270:	ldrd	r4, [sp, #32]
   2a274:	lsr	lr, r8, #1
   2a278:	lsl	ip, r6, #25
   2a27c:	adds	r4, r4, r0
   2a280:	adc	r5, r5, r1
   2a284:	mov	r0, r4
   2a288:	mov	r1, r5
   2a28c:	ldrd	r4, [sp, #120]	; 0x78
   2a290:	eor	r4, r4, r2
   2a294:	mov	r2, r4
   2a298:	add	r4, sp, #4672	; 0x1240
   2a29c:	add	r4, r4, #56	; 0x38
   2a2a0:	ldrd	r8, [r4]
   2a2a4:	add	r4, sp, #4736	; 0x1280
   2a2a8:	eor	r5, r5, r3
   2a2ac:	mov	r3, r5
   2a2b0:	ldrd	r4, [r4]
   2a2b4:	eor	r8, r8, r4
   2a2b8:	eor	r9, r9, r5
   2a2bc:	ldrd	r4, [sp, #144]	; 0x90
   2a2c0:	mov	r6, r8
   2a2c4:	add	r8, sp, #4736	; 0x1280
   2a2c8:	add	r8, r8, #40	; 0x28
   2a2cc:	orr	lr, lr, r5, lsl #31
   2a2d0:	str	lr, [r8]
   2a2d4:	lsr	lr, r4, #8
   2a2d8:	add	r4, sp, #4736	; 0x1280
   2a2dc:	add	r4, r4, #48	; 0x30
   2a2e0:	orr	lr, lr, r5, lsl #24
   2a2e4:	mov	r7, r9
   2a2e8:	str	lr, [r4]
   2a2ec:	ldrd	r8, [sp, #40]	; 0x28
   2a2f0:	ldrd	r4, [sp, #208]	; 0xd0
   2a2f4:	ldr	lr, [sp, #768]	; 0x300
   2a2f8:	orr	r9, r9, r5
   2a2fc:	mov	r5, r9
   2a300:	ldr	r9, [sp, #148]	; 0x94
   2a304:	orr	r8, r8, r4
   2a308:	mov	r4, r8
   2a30c:	orr	lr, lr, r9, lsl #25
   2a310:	str	lr, [sp, #768]	; 0x300
   2a314:	ldr	lr, [sp, #212]	; 0xd4
   2a318:	adds	r8, r2, r0
   2a31c:	orr	ip, ip, lr, lsr #7
   2a320:	add	lr, sp, #4736	; 0x1280
   2a324:	add	lr, lr, #32
   2a328:	str	ip, [lr]
   2a32c:	lsr	ip, r9, #1
   2a330:	adc	r9, r3, r1
   2a334:	add	r3, sp, #4736	; 0x1280
   2a338:	add	r3, r3, #8
   2a33c:	strd	r8, [sp, #16]
   2a340:	ldrd	r8, [r3]
   2a344:	add	r3, sp, #4736	; 0x1280
   2a348:	add	r3, r3, #16
   2a34c:	eor	r8, r8, r6
   2a350:	eor	r9, r9, r7
   2a354:	mov	r6, r8
   2a358:	mov	r7, r9
   2a35c:	ldrd	r8, [r3]
   2a360:	add	r3, sp, #4736	; 0x1280
   2a364:	add	r3, r3, #24
   2a368:	ldrd	r0, [sp, #72]	; 0x48
   2a36c:	ldrd	r2, [r3]
   2a370:	and	r0, r0, r4
   2a374:	eor	r8, r8, r2
   2a378:	eor	r9, r9, r3
   2a37c:	ldrd	r2, [sp, #144]	; 0x90
   2a380:	mov	r4, r0
   2a384:	add	r0, sp, #4736	; 0x1280
   2a388:	and	r1, r1, r5
   2a38c:	add	r0, r0, #44	; 0x2c
   2a390:	mov	r5, r1
   2a394:	orr	r1, ip, r2, lsl #31
   2a398:	str	r1, [r0]
   2a39c:	add	r0, sp, #4736	; 0x1280
   2a3a0:	lsr	ip, r3, #8
   2a3a4:	add	r0, r0, #52	; 0x34
   2a3a8:	orr	r1, ip, r2, lsl #24
   2a3ac:	str	r1, [r0]
   2a3b0:	ldrd	r0, [sp, #24]
   2a3b4:	lsr	r3, r3, #7
   2a3b8:	str	r3, [sp, #772]	; 0x304
   2a3bc:	lsr	r3, r0, #6
   2a3c0:	str	r3, [sp, #776]	; 0x308
   2a3c4:	ldrd	r2, [sp, #16]
   2a3c8:	strd	r8, [sp, #32]
   2a3cc:	ldrd	r8, [sp, #40]	; 0x28
   2a3d0:	adds	r2, r2, r6
   2a3d4:	adc	r3, r3, r7
   2a3d8:	ldrd	r6, [sp, #208]	; 0xd0
   2a3dc:	lsr	ip, r0, #19
   2a3e0:	ldrd	r0, [sp, #32]
   2a3e4:	and	r8, r8, r6
   2a3e8:	and	r9, r9, r7
   2a3ec:	mov	r6, r8
   2a3f0:	mov	r7, r9
   2a3f4:	ldrd	r8, [lr]
   2a3f8:	orr	r4, r4, r6
   2a3fc:	orr	r5, r5, r7
   2a400:	ldrd	r6, [sp, #24]
   2a404:	eor	r0, r0, r8
   2a408:	add	r8, sp, #4736	; 0x1280
   2a40c:	add	r8, r8, #56	; 0x38
   2a410:	lsl	lr, r7, #3
   2a414:	orr	ip, ip, r7, lsl #13
   2a418:	str	ip, [r8]
   2a41c:	orr	ip, lr, r6, lsr #29
   2a420:	add	lr, sp, #4800	; 0x12c0
   2a424:	eor	r1, r1, r9
   2a428:	add	lr, lr, #4
   2a42c:	ldr	r9, [sp, #776]	; 0x308
   2a430:	str	ip, [lr]
   2a434:	lsr	lr, r7, #19
   2a438:	orr	r7, r9, r7, lsl #26
   2a43c:	str	r7, [sp, #776]	; 0x308
   2a440:	lsl	ip, r6, #3
   2a444:	ldrd	r6, [sp, #64]	; 0x40
   2a448:	adds	r6, r6, r2
   2a44c:	adc	r7, r7, r3
   2a450:	adds	r0, r0, r4
   2a454:	add	r4, sp, #4736	; 0x1280
   2a458:	add	r4, r4, #40	; 0x28
   2a45c:	ldrd	r8, [r4]
   2a460:	add	r4, sp, #4736	; 0x1280
   2a464:	add	r4, r4, #48	; 0x30
   2a468:	adc	r1, r1, r5
   2a46c:	ldrd	r4, [r4]
   2a470:	strd	r6, [sp, #64]	; 0x40
   2a474:	ldrd	r6, [sp, #24]
   2a478:	eor	r8, r8, r4
   2a47c:	mov	r4, r8
   2a480:	add	r8, sp, #4736	; 0x1280
   2a484:	add	r8, r8, #60	; 0x3c
   2a488:	orr	lr, lr, r6, lsl #13
   2a48c:	str	lr, [r8]
   2a490:	add	lr, sp, #4800	; 0x12c0
   2a494:	orr	ip, ip, r7, lsr #29
   2a498:	str	ip, [lr]
   2a49c:	add	ip, sp, #768	; 0x300
   2a4a0:	eor	r9, r9, r5
   2a4a4:	adds	r6, r0, r2
   2a4a8:	mov	r5, r9
   2a4ac:	ldrd	r8, [ip]
   2a4b0:	lsr	ip, r7, #6
   2a4b4:	adc	r7, r1, r3
   2a4b8:	add	r3, sp, #4736	; 0x1280
   2a4bc:	add	r3, r3, #56	; 0x38
   2a4c0:	eor	r8, r8, r4
   2a4c4:	eor	r9, r9, r5
   2a4c8:	mov	r4, r8
   2a4cc:	mov	r5, r9
   2a4d0:	ldrd	r8, [r3]
   2a4d4:	ldrd	r2, [lr]
   2a4d8:	strd	r6, [sp, #16]
   2a4dc:	str	ip, [sp, #780]	; 0x30c
   2a4e0:	eor	r8, r8, r2
   2a4e4:	eor	r9, r9, r3
   2a4e8:	ldrd	r2, [sp, #80]	; 0x50
   2a4ec:	mov	r6, r8
   2a4f0:	mov	r7, r9
   2a4f4:	adds	r2, r2, r4
   2a4f8:	ldrd	r8, [sp, #64]	; 0x40
   2a4fc:	adc	r3, r3, r5
   2a500:	mov	r5, r3
   2a504:	add	r3, sp, #776	; 0x308
   2a508:	lsr	ip, r8, #14
   2a50c:	lsr	lr, r8, #18
   2a510:	ldrd	r8, [r3]
   2a514:	mov	r4, r2
   2a518:	ldrd	r2, [sp, #112]	; 0x70
   2a51c:	eor	r8, r8, r6
   2a520:	eor	r9, r9, r7
   2a524:	mov	r6, r8
   2a528:	mov	r7, r9
   2a52c:	ldrd	r8, [sp, #64]	; 0x40
   2a530:	adds	r2, r2, r4
   2a534:	adc	r3, r3, r5
   2a538:	mov	r4, r2
   2a53c:	add	r2, sp, #4800	; 0x12c0
   2a540:	mov	r5, r3
   2a544:	add	r2, r2, #8
   2a548:	orr	r3, ip, r9, lsl #18
   2a54c:	add	ip, sp, #4800	; 0x12c0
   2a550:	add	ip, ip, #16
   2a554:	str	r3, [r2]
   2a558:	adds	r8, r4, r6
   2a55c:	orr	r3, lr, r9, lsl #14
   2a560:	lsr	r2, r9, #14
   2a564:	str	r3, [ip]
   2a568:	lsr	r3, r9, #18
   2a56c:	adc	r9, r5, r7
   2a570:	ldrd	r6, [sp, #64]	; 0x40
   2a574:	ldr	ip, [sp, #16]
   2a578:	add	r1, pc, #872	; 0x368
   2a57c:	ldrd	r0, [r1]
   2a580:	orr	r5, r2, r6, lsl #18
   2a584:	add	r2, sp, #4800	; 0x12c0
   2a588:	add	r2, r2, #12
   2a58c:	str	r5, [r2]
   2a590:	add	r5, sp, #4800	; 0x12c0
   2a594:	lsl	lr, r7, #23
   2a598:	add	r5, r5, #28
   2a59c:	orr	lr, lr, r6, lsr #9
   2a5a0:	str	lr, [r5]
   2a5a4:	lsl	r5, r6, #23
   2a5a8:	str	r5, [sp, #32]
   2a5ac:	ldr	r5, [sp, #20]
   2a5b0:	add	lr, sp, #4800	; 0x12c0
   2a5b4:	lsr	r4, ip, #28
   2a5b8:	add	r2, sp, #4800	; 0x12c0
   2a5bc:	add	lr, lr, #32
   2a5c0:	ldr	ip, [sp, #20]
   2a5c4:	add	r2, r2, #20
   2a5c8:	orr	r5, r4, r5, lsl #4
   2a5cc:	str	r5, [lr]
   2a5d0:	orr	r3, r3, r6, lsl #14
   2a5d4:	ldrd	r4, [sp, #16]
   2a5d8:	str	r3, [r2]
   2a5dc:	add	lr, sp, #4800	; 0x12c0
   2a5e0:	ldrd	r2, [sp, #200]	; 0xc8
   2a5e4:	strd	r8, [sp, #136]	; 0x88
   2a5e8:	add	lr, lr, #44	; 0x2c
   2a5ec:	adds	r8, r8, r0
   2a5f0:	lsl	ip, ip, #30
   2a5f4:	orr	ip, ip, r4, lsr #2
   2a5f8:	adc	r9, r9, r1
   2a5fc:	eor	r3, r3, fp
   2a600:	mov	r0, r8
   2a604:	mov	r1, r9
   2a608:	str	ip, [lr]
   2a60c:	ldr	lr, [sp, #16]
   2a610:	lsr	ip, r5, #28
   2a614:	ldrd	r8, [sp, #168]	; 0xa8
   2a618:	mov	r5, r7
   2a61c:	eor	r2, r2, sl
   2a620:	mov	r4, r6
   2a624:	and	r5, r5, r3
   2a628:	mov	r3, r5
   2a62c:	and	r4, r4, r2
   2a630:	ldr	r5, [sp, #32]
   2a634:	mov	r2, r4
   2a638:	lsl	r4, lr, #30
   2a63c:	lsr	lr, r8, #7
   2a640:	str	lr, [sp, #784]	; 0x310
   2a644:	orr	lr, r5, r7, lsr #9
   2a648:	add	r5, sp, #4800	; 0x12c0
   2a64c:	add	r5, r5, #24
   2a650:	ldrd	r6, [sp, #16]
   2a654:	str	lr, [r5]
   2a658:	add	lr, sp, #4800	; 0x12c0
   2a65c:	add	lr, lr, #36	; 0x24
   2a660:	orr	ip, ip, r6, lsl #4
   2a664:	str	ip, [lr]
   2a668:	orr	ip, r4, r7, lsr #2
   2a66c:	add	r4, sp, #4800	; 0x12c0
   2a670:	add	r4, r4, #40	; 0x28
   2a674:	str	ip, [r4]
   2a678:	add	r4, sp, #4800	; 0x12c0
   2a67c:	lsl	r5, r7, #25
   2a680:	add	r4, r4, #52	; 0x34
   2a684:	orr	ip, r5, r6, lsr #7
   2a688:	str	ip, [r4]
   2a68c:	ldrd	r4, [sp, #120]	; 0x78
   2a690:	lsr	lr, r8, #1
   2a694:	lsl	ip, r6, #25
   2a698:	adds	r4, r4, r0
   2a69c:	adc	r5, r5, r1
   2a6a0:	mov	r1, r5
   2a6a4:	eor	r5, r3, fp
   2a6a8:	add	r3, sp, #4800	; 0x12c0
   2a6ac:	add	r3, r3, #8
   2a6b0:	ldrd	r8, [r3]
   2a6b4:	add	r3, sp, #4800	; 0x12c0
   2a6b8:	mov	r0, r4
   2a6bc:	add	r3, r3, #16
   2a6c0:	eor	r4, r2, sl
   2a6c4:	add	r2, sp, #4800	; 0x12c0
   2a6c8:	strd	r4, [sp, #32]
   2a6cc:	ldrd	r4, [r3]
   2a6d0:	add	r2, r2, #56	; 0x38
   2a6d4:	eor	r8, r8, r4
   2a6d8:	eor	r9, r9, r5
   2a6dc:	mov	r6, r8
   2a6e0:	mov	r7, r9
   2a6e4:	ldrd	r8, [sp, #168]	; 0xa8
   2a6e8:	ldrd	r4, [sp, #208]	; 0xd0
   2a6ec:	orr	r3, lr, r9, lsl #31
   2a6f0:	str	r3, [r2]
   2a6f4:	lsr	lr, r8, #8
   2a6f8:	add	r2, sp, #4864	; 0x1300
   2a6fc:	orr	r3, lr, r9, lsl #24
   2a700:	str	r3, [r2]
   2a704:	ldrd	r2, [sp, #16]
   2a708:	add	lr, sp, #4800	; 0x12c0
   2a70c:	add	lr, lr, #60	; 0x3c
   2a710:	orr	r4, r4, r2
   2a714:	add	r2, sp, #4800	; 0x12c0
   2a718:	add	r2, r2, #48	; 0x30
   2a71c:	orr	r5, r5, r3
   2a720:	orr	r3, ip, r3, lsr #7
   2a724:	str	r3, [r2]
   2a728:	ldrd	r2, [sp, #32]
   2a72c:	lsr	ip, r9, #1
   2a730:	adds	r2, r2, r0
   2a734:	adc	r3, r3, r1
   2a738:	add	r1, sp, #4800	; 0x12c0
   2a73c:	add	r1, r1, #24
   2a740:	ldrd	r8, [r1]
   2a744:	add	r1, sp, #4800	; 0x12c0
   2a748:	add	r1, r1, #32
   2a74c:	eor	r8, r8, r6
   2a750:	eor	r9, r9, r7
   2a754:	mov	r6, r8
   2a758:	mov	r7, r9
   2a75c:	ldrd	r8, [r1]
   2a760:	add	r1, sp, #4800	; 0x12c0
   2a764:	add	r1, r1, #40	; 0x28
   2a768:	adds	r2, r2, r6
   2a76c:	ldrd	r0, [r1]
   2a770:	adc	r3, r3, r7
   2a774:	eor	r8, r8, r0
   2a778:	eor	r9, r9, r1
   2a77c:	ldrd	r0, [sp, #168]	; 0xa8
   2a780:	strd	r8, [sp, #32]
   2a784:	ldrd	r8, [sp, #40]	; 0x28
   2a788:	orr	ip, ip, r0, lsl #31
   2a78c:	str	ip, [lr]
   2a790:	add	lr, sp, #4864	; 0x1300
   2a794:	lsr	ip, r1, #8
   2a798:	add	lr, lr, #4
   2a79c:	orr	ip, ip, r0, lsl #24
   2a7a0:	str	ip, [lr]
   2a7a4:	ldr	ip, [sp, #784]	; 0x310
   2a7a8:	and	r8, r8, r4
   2a7ac:	orr	r1, ip, r1, lsl #25
   2a7b0:	str	r1, [sp, #784]	; 0x310
   2a7b4:	ldrd	r0, [sp, #56]	; 0x38
   2a7b8:	and	r9, r9, r5
   2a7bc:	mov	r4, r8
   2a7c0:	lsr	r1, r0, #6
   2a7c4:	lsr	ip, r0, #19
   2a7c8:	str	r1, [sp, #792]	; 0x318
   2a7cc:	ldrd	r6, [sp, #208]	; 0xd0
   2a7d0:	ldrd	r0, [sp, #16]
   2a7d4:	mov	r5, r9
   2a7d8:	and	r7, r7, r1
   2a7dc:	add	r1, sp, #4800	; 0x12c0
   2a7e0:	add	r1, r1, #48	; 0x30
   2a7e4:	and	r6, r6, r0
   2a7e8:	ldrd	r8, [r1]
   2a7ec:	ldrd	r0, [sp, #32]
   2a7f0:	orr	r4, r4, r6
   2a7f4:	orr	r5, r5, r7
   2a7f8:	ldrd	r6, [sp, #56]	; 0x38
   2a7fc:	eor	r0, r0, r8
   2a800:	add	r8, sp, #4864	; 0x1300
   2a804:	add	r8, r8, #8
   2a808:	lsl	lr, r7, #3
   2a80c:	orr	ip, ip, r7, lsl #13
   2a810:	str	ip, [r8]
   2a814:	orr	ip, lr, r6, lsr #29
   2a818:	add	lr, sp, #4864	; 0x1300
   2a81c:	add	lr, lr, #20
   2a820:	str	ip, [lr]
   2a824:	ldr	ip, [sp, #172]	; 0xac
   2a828:	eor	r1, r1, r9
   2a82c:	ldr	r9, [sp, #792]	; 0x318
   2a830:	lsr	lr, r7, #19
   2a834:	lsr	ip, ip, #7
   2a838:	orr	r7, r9, r7, lsl #26
   2a83c:	str	ip, [sp, #788]	; 0x314
   2a840:	str	r7, [sp, #792]	; 0x318
   2a844:	lsl	ip, r6, #3
   2a848:	ldrd	r6, [sp, #72]	; 0x48
   2a84c:	adds	r6, r6, r2
   2a850:	adc	r7, r7, r3
   2a854:	adds	r0, r0, r4
   2a858:	add	r4, sp, #4800	; 0x12c0
   2a85c:	add	r4, r4, #56	; 0x38
   2a860:	ldrd	r8, [r4]
   2a864:	add	r4, sp, #4864	; 0x1300
   2a868:	adc	r1, r1, r5
   2a86c:	ldrd	r4, [r4]
   2a870:	strd	r6, [sp, #80]	; 0x50
   2a874:	eor	r8, r8, r4
   2a878:	eor	r9, r9, r5
   2a87c:	ldrd	r4, [sp, #56]	; 0x38
   2a880:	mov	r6, r8
   2a884:	add	r8, sp, #4864	; 0x1300
   2a888:	add	r8, r8, #12
   2a88c:	orr	lr, lr, r4, lsl #13
   2a890:	str	lr, [r8]
   2a894:	add	lr, sp, #4864	; 0x1300
   2a898:	add	lr, lr, #16
   2a89c:	orr	ip, ip, r5, lsr #29
   2a8a0:	str	ip, [lr]
   2a8a4:	add	ip, sp, #784	; 0x310
   2a8a8:	adds	r4, r0, r2
   2a8ac:	mov	r7, r9
   2a8b0:	ldrd	r8, [ip]
   2a8b4:	lsr	ip, r5, #6
   2a8b8:	adc	r5, r1, r3
   2a8bc:	add	r3, sp, #4864	; 0x1300
   2a8c0:	add	r3, r3, #8
   2a8c4:	eor	r8, r8, r6
   2a8c8:	eor	r9, r9, r7
   2a8cc:	ldrd	r0, [r3]
   2a8d0:	mov	r6, r8
   2a8d4:	mov	r7, r9
   2a8d8:	ldrd	r8, [lr]
   2a8dc:	ldrd	r2, [sp, #144]	; 0x90
   2a8e0:	str	ip, [sp, #796]	; 0x31c
   2a8e4:	b	2a8f8 <__assert_fail@plt+0x1960c>
   2a8e8:	svcle	0x008eeb99
   2a8ec:	strbcs	r7, [r8, -ip, asr #14]
   2a8f0:	orrs	r4, fp, r8, lsr #17
   2a8f4:	ldrtcc	fp, [r0], #3253	; 0xcb5
   2a8f8:	eor	r0, r0, r8
   2a8fc:	eor	r1, r1, r9
   2a900:	ldrd	r8, [sp, #80]	; 0x50
   2a904:	adds	r2, r2, r6
   2a908:	add	ip, sp, #792	; 0x318
   2a90c:	adc	r3, r3, r7
   2a910:	mov	r6, r2
   2a914:	mov	r7, r3
   2a918:	lsr	r2, r8, #14
   2a91c:	lsr	r3, r8, #18
   2a920:	ldrd	r8, [ip]
   2a924:	strd	r4, [sp, #120]	; 0x78
   2a928:	eor	r8, r8, r0
   2a92c:	eor	r9, r9, r1
   2a930:	ldrd	r0, [sp, #176]	; 0xb0
   2a934:	mov	r4, r8
   2a938:	mov	r5, r9
   2a93c:	ldrd	r8, [sp, #80]	; 0x50
   2a940:	adds	r0, r0, r6
   2a944:	adc	r1, r1, r7
   2a948:	mov	r7, r1
   2a94c:	orr	r1, r2, r9, lsl #18
   2a950:	add	r2, sp, #4864	; 0x1300
   2a954:	mov	r6, r0
   2a958:	add	r2, r2, #24
   2a95c:	adds	r4, r4, r6
   2a960:	mov	r0, r8
   2a964:	str	r1, [r2]
   2a968:	mov	r8, r4
   2a96c:	add	r1, sp, #4864	; 0x1300
   2a970:	mov	r4, r0
   2a974:	adc	r5, r5, r7
   2a978:	lsr	r2, r9, #14
   2a97c:	ldrd	r6, [sp, #120]	; 0x78
   2a980:	add	r1, r1, #32
   2a984:	orr	lr, r2, r4, lsl #18
   2a988:	orr	r3, r3, r9, lsl #14
   2a98c:	add	r2, sp, #4864	; 0x1300
   2a990:	str	r3, [r1]
   2a994:	add	r2, r2, #28
   2a998:	mov	r1, r9
   2a99c:	strd	r6, [sp, #32]
   2a9a0:	lsl	r0, r1, #23
   2a9a4:	ldr	r1, [sp, #36]	; 0x24
   2a9a8:	str	lr, [r2]
   2a9ac:	add	r2, sp, #4864	; 0x1300
   2a9b0:	lsr	r3, r9, #18
   2a9b4:	add	r2, r2, #36	; 0x24
   2a9b8:	orr	r3, r3, r4, lsl #14
   2a9bc:	str	r3, [r2]
   2a9c0:	lsr	ip, r6, #28
   2a9c4:	ldrd	r2, [sp, #64]	; 0x40
   2a9c8:	ldrd	r6, [sp, #200]	; 0xc8
   2a9cc:	orr	lr, r0, r4, lsr #9
   2a9d0:	add	r0, sp, #4864	; 0x1300
   2a9d4:	eor	r6, r6, r2
   2a9d8:	eor	r7, r7, r3
   2a9dc:	add	r0, r0, #44	; 0x2c
   2a9e0:	mov	r2, r6
   2a9e4:	mov	r3, r7
   2a9e8:	ldrd	r6, [sp, #32]
   2a9ec:	str	lr, [r0]
   2a9f0:	add	r0, sp, #4864	; 0x1300
   2a9f4:	add	r0, r0, #48	; 0x30
   2a9f8:	orr	ip, ip, r7, lsl #4
   2a9fc:	str	ip, [r0]
   2aa00:	add	r0, sp, #4864	; 0x1300
   2aa04:	add	r0, r0, #60	; 0x3c
   2aa08:	lsl	r1, r1, #30
   2aa0c:	orr	r1, r1, r6, lsr #2
   2aa10:	str	r1, [r0]
   2aa14:	lsr	r0, r7, #28
   2aa18:	str	r0, [sp, #32]
   2aa1c:	sub	r1, pc, #308	; 0x134
   2aa20:	ldrd	r0, [r1]
   2aa24:	mov	r9, r5
   2aa28:	lsl	lr, r4, #23
   2aa2c:	adds	r0, r0, r8
   2aa30:	strd	r8, [sp, #72]	; 0x48
   2aa34:	ldrd	r8, [sp, #80]	; 0x50
   2aa38:	mov	r4, r0
   2aa3c:	str	lr, [sp, #120]	; 0x78
   2aa40:	mov	r0, r8
   2aa44:	adc	r1, r1, r5
   2aa48:	and	r0, r0, r2
   2aa4c:	ldr	lr, [sp, #120]	; 0x78
   2aa50:	mov	r5, r1
   2aa54:	mov	r2, r0
   2aa58:	mov	r1, r9
   2aa5c:	add	r0, sp, #4864	; 0x1300
   2aa60:	and	r1, r1, r3
   2aa64:	add	r0, r0, #40	; 0x28
   2aa68:	mov	r3, r1
   2aa6c:	orr	r1, lr, r9, lsr #9
   2aa70:	str	r1, [r0]
   2aa74:	ldr	r0, [sp, #32]
   2aa78:	lsl	ip, r6, #30
   2aa7c:	orr	r1, r0, r6, lsl #4
   2aa80:	add	r0, sp, #4864	; 0x1300
   2aa84:	add	r0, r0, #52	; 0x34
   2aa88:	str	r1, [r0]
   2aa8c:	ldr	r1, [sp, #192]	; 0xc0
   2aa90:	lsl	lr, r7, #25
   2aa94:	mov	r8, r6
   2aa98:	lsr	r0, r1, #1
   2aa9c:	orr	r1, ip, r7, lsr #2
   2aaa0:	add	ip, sp, #4864	; 0x1300
   2aaa4:	add	ip, ip, #56	; 0x38
   2aaa8:	str	r1, [ip]
   2aaac:	add	ip, sp, #4928	; 0x1340
   2aab0:	add	ip, ip, #4
   2aab4:	orr	r1, lr, r6, lsr #7
   2aab8:	str	r1, [ip]
   2aabc:	add	ip, sp, #4864	; 0x1300
   2aac0:	lsl	r1, r6, #25
   2aac4:	add	ip, ip, #24
   2aac8:	adds	r6, sl, r4
   2aacc:	mov	r9, r7
   2aad0:	adc	r7, fp, r5
   2aad4:	ldrd	r4, [sp, #200]	; 0xc8
   2aad8:	ldrd	sl, [ip]
   2aadc:	add	ip, sp, #4864	; 0x1300
   2aae0:	add	ip, ip, #32
   2aae4:	eor	r4, r4, r2
   2aae8:	eor	r5, r5, r3
   2aaec:	mov	r2, r4
   2aaf0:	mov	r3, r5
   2aaf4:	ldrd	r4, [ip]
   2aaf8:	strd	r6, [sp, #32]
   2aafc:	orr	r1, r1, r9, lsr #7
   2ab00:	eor	sl, sl, r4
   2ab04:	eor	fp, fp, r5
   2ab08:	mov	r6, sl
   2ab0c:	mov	r7, fp
   2ab10:	ldrd	sl, [sp, #192]	; 0xc0
   2ab14:	strd	r8, [sp, #120]	; 0x78
   2ab18:	add	lr, sp, #4928	; 0x1340
   2ab1c:	orr	ip, r0, fp, lsl #31
   2ab20:	add	r0, sp, #4928	; 0x1340
   2ab24:	add	r0, r0, #8
   2ab28:	str	ip, [r0]
   2ab2c:	lsr	r0, sl, #8
   2ab30:	orr	ip, r0, fp, lsl #24
   2ab34:	add	r0, sp, #4928	; 0x1340
   2ab38:	add	r0, r0, #16
   2ab3c:	str	ip, [r0]
   2ab40:	lsr	ip, sl, #7
   2ab44:	ldrd	sl, [sp, #16]
   2ab48:	add	r0, sp, #4928	; 0x1340
   2ab4c:	str	ip, [sp, #800]	; 0x320
   2ab50:	orr	sl, sl, r8
   2ab54:	orr	fp, fp, r9
   2ab58:	str	r1, [r0]
   2ab5c:	ldrd	r8, [sp, #192]	; 0xc0
   2ab60:	ldrd	r0, [sp, #32]
   2ab64:	mov	r4, sl
   2ab68:	mov	r5, fp
   2ab6c:	adds	r0, r0, r2
   2ab70:	adc	r1, r1, r3
   2ab74:	mov	r3, r1
   2ab78:	add	r1, sp, #4864	; 0x1300
   2ab7c:	add	r1, r1, #40	; 0x28
   2ab80:	ldrd	sl, [r1]
   2ab84:	add	r1, sp, #4864	; 0x1300
   2ab88:	add	r1, r1, #48	; 0x30
   2ab8c:	eor	sl, sl, r6
   2ab90:	eor	fp, fp, r7
   2ab94:	mov	r6, sl
   2ab98:	mov	r7, fp
   2ab9c:	ldrd	sl, [r1]
   2aba0:	add	r1, sp, #4864	; 0x1300
   2aba4:	lsr	ip, r9, #1
   2aba8:	add	lr, lr, #12
   2abac:	add	r1, r1, #56	; 0x38
   2abb0:	orr	ip, ip, r8, lsl #31
   2abb4:	str	ip, [lr]
   2abb8:	mov	r2, r0
   2abbc:	add	lr, sp, #4928	; 0x1340
   2abc0:	ldrd	r0, [r1]
   2abc4:	lsr	ip, r9, #8
   2abc8:	add	lr, lr, #20
   2abcc:	orr	ip, ip, r8, lsl #24
   2abd0:	str	ip, [lr]
   2abd4:	eor	sl, sl, r0
   2abd8:	ldr	ip, [sp, #800]	; 0x320
   2abdc:	eor	fp, fp, r1
   2abe0:	mov	r0, sl
   2abe4:	mov	r1, fp
   2abe8:	ldrd	sl, [sp, #208]	; 0xd0
   2abec:	orr	ip, ip, r9, lsl #25
   2abf0:	ldrd	r8, [sp, #136]	; 0x88
   2abf4:	adds	r2, r2, r6
   2abf8:	and	sl, sl, r4
   2abfc:	and	fp, fp, r5
   2ac00:	adc	r3, r3, r7
   2ac04:	lsr	lr, r8, #6
   2ac08:	ldrd	r6, [sp, #16]
   2ac0c:	mov	r4, sl
   2ac10:	mov	r5, fp
   2ac14:	ldrd	sl, [sp, #120]	; 0x78
   2ac18:	str	lr, [sp, #808]	; 0x328
   2ac1c:	add	lr, sp, #4928	; 0x1340
   2ac20:	and	r6, r6, sl
   2ac24:	and	r7, r7, fp
   2ac28:	ldrd	sl, [lr]
   2ac2c:	orr	r4, r4, r6
   2ac30:	add	r6, sp, #4928	; 0x1340
   2ac34:	eor	sl, sl, r0
   2ac38:	eor	fp, fp, r1
   2ac3c:	mov	r0, sl
   2ac40:	mov	r1, fp
   2ac44:	ldrd	sl, [sp, #40]	; 0x28
   2ac48:	str	ip, [sp, #800]	; 0x320
   2ac4c:	add	r6, r6, #24
   2ac50:	adds	sl, sl, r2
   2ac54:	adc	fp, fp, r3
   2ac58:	adds	r0, r0, r4
   2ac5c:	add	r4, sp, #4928	; 0x1340
   2ac60:	add	r4, r4, #8
   2ac64:	strd	sl, [sp, #40]	; 0x28
   2ac68:	ldrd	sl, [r4]
   2ac6c:	add	r4, sp, #4928	; 0x1340
   2ac70:	lsr	ip, r8, #19
   2ac74:	add	r4, r4, #16
   2ac78:	orr	r5, r5, r7
   2ac7c:	lsl	lr, r9, #3
   2ac80:	orr	ip, ip, r9, lsl #13
   2ac84:	str	ip, [r6]
   2ac88:	adc	r1, r1, r5
   2ac8c:	orr	ip, lr, r8, lsr #29
   2ac90:	ldrd	r4, [r4]
   2ac94:	add	lr, sp, #4928	; 0x1340
   2ac98:	add	lr, lr, #36	; 0x24
   2ac9c:	eor	sl, sl, r4
   2aca0:	str	ip, [lr]
   2aca4:	add	r4, sp, #4928	; 0x1340
   2aca8:	ldr	ip, [sp, #196]	; 0xc4
   2acac:	lsr	lr, r9, #19
   2acb0:	add	r4, r4, #28
   2acb4:	orr	lr, lr, r8, lsl #13
   2acb8:	str	lr, [r4]
   2acbc:	lsr	ip, ip, #7
   2acc0:	add	lr, sp, #4928	; 0x1340
   2acc4:	str	ip, [sp, #804]	; 0x324
   2acc8:	add	lr, lr, #32
   2accc:	lsl	ip, r8, #3
   2acd0:	ldr	r7, [sp, #808]	; 0x328
   2acd4:	orr	ip, ip, r9, lsr #29
   2acd8:	str	ip, [lr]
   2acdc:	add	ip, sp, #800	; 0x320
   2ace0:	orr	r7, r7, r9, lsl #26
   2ace4:	eor	fp, fp, r5
   2ace8:	mov	r6, sl
   2acec:	str	r7, [sp, #808]	; 0x328
   2acf0:	mov	r7, fp
   2acf4:	ldrd	sl, [ip]
   2acf8:	ldrd	r4, [sp, #168]	; 0xa8
   2acfc:	adds	r8, r0, r2
   2ad00:	eor	sl, sl, r6
   2ad04:	mov	r6, sl
   2ad08:	lsr	ip, r9, #6
   2ad0c:	eor	fp, fp, r7
   2ad10:	adc	r9, r1, r3
   2ad14:	add	r3, sp, #4928	; 0x1340
   2ad18:	adds	r4, r4, r6
   2ad1c:	mov	r7, fp
   2ad20:	add	r3, r3, #24
   2ad24:	adc	r5, r5, r7
   2ad28:	ldrd	r0, [r3]
   2ad2c:	mov	r6, r4
   2ad30:	ldrd	r2, [lr]
   2ad34:	mov	r7, r5
   2ad38:	ldrd	r4, [sp, #40]	; 0x28
   2ad3c:	str	ip, [sp, #812]	; 0x32c
   2ad40:	add	ip, sp, #808	; 0x328
   2ad44:	mov	sl, r8
   2ad48:	mov	fp, r9
   2ad4c:	eor	r0, r0, r2
   2ad50:	ldrd	r8, [ip]
   2ad54:	eor	r1, r1, r3
   2ad58:	lsr	r2, r4, #14
   2ad5c:	lsr	r3, r4, #18
   2ad60:	ldrd	r4, [sp, #128]	; 0x80
   2ad64:	eor	r8, r8, r0
   2ad68:	eor	r9, r9, r1
   2ad6c:	adds	r4, r4, r6
   2ad70:	adc	r5, r5, r7
   2ad74:	mov	r6, r4
   2ad78:	mov	r7, r5
   2ad7c:	ldrd	r4, [sp, #40]	; 0x28
   2ad80:	adds	r8, r6, r8
   2ad84:	adc	r9, r7, r9
   2ad88:	orr	ip, r2, r5, lsl #18
   2ad8c:	add	r2, sp, #4928	; 0x1340
   2ad90:	add	r2, r2, #40	; 0x28
   2ad94:	str	ip, [r2]
   2ad98:	lsr	r2, r5, #14
   2ad9c:	orr	lr, r2, r4, lsl #18
   2ada0:	add	ip, sp, #4928	; 0x1340
   2ada4:	add	r2, sp, #4928	; 0x1340
   2ada8:	add	ip, ip, #48	; 0x30
   2adac:	add	r2, r2, #44	; 0x2c
   2adb0:	orr	r3, r3, r5, lsl #14
   2adb4:	str	lr, [r2]
   2adb8:	str	r3, [ip]
   2adbc:	ldrd	r6, [sp, #64]	; 0x40
   2adc0:	lsr	r3, r5, #18
   2adc4:	add	r2, sp, #4928	; 0x1340
   2adc8:	lsl	r0, r5, #23
   2adcc:	orr	r3, r3, r4, lsl #14
   2add0:	add	r2, r2, #52	; 0x34
   2add4:	ldrd	r4, [sp, #80]	; 0x50
   2add8:	str	r3, [r2]
   2addc:	mov	r2, r6
   2ade0:	mov	r3, r7
   2ade4:	eor	r2, r2, r4
   2ade8:	eor	r3, r3, r5
   2adec:	ldrd	r4, [sp, #40]	; 0x28
   2adf0:	lsr	ip, sl, #28
   2adf4:	orr	ip, ip, fp, lsl #4
   2adf8:	orr	lr, r0, r4, lsr #9
   2adfc:	add	r0, sp, #4928	; 0x1340
   2ae00:	add	r0, r0, #60	; 0x3c
   2ae04:	str	lr, [r0]
   2ae08:	add	lr, sp, #4992	; 0x1380
   2ae0c:	lsl	r0, r4, #23
   2ae10:	str	ip, [lr]
   2ae14:	ldr	lr, [sp, #44]	; 0x2c
   2ae18:	add	ip, sp, #4992	; 0x1380
   2ae1c:	lsl	r1, fp, #30
   2ae20:	orr	lr, r0, lr, lsr #9
   2ae24:	add	r0, sp, #4928	; 0x1340
   2ae28:	add	r0, r0, #56	; 0x38
   2ae2c:	add	ip, ip, #12
   2ae30:	str	lr, [r0]
   2ae34:	orr	r1, r1, sl, lsr #2
   2ae38:	add	r5, pc, #888	; 0x378
   2ae3c:	ldrd	r4, [r5]
   2ae40:	add	lr, sp, #4992	; 0x1380
   2ae44:	str	r1, [ip]
   2ae48:	add	lr, lr, #4
   2ae4c:	lsr	r1, fp, #28
   2ae50:	orr	r1, r1, sl, lsl #4
   2ae54:	adds	r4, r4, r8
   2ae58:	str	r1, [lr]
   2ae5c:	add	lr, sp, #4992	; 0x1380
   2ae60:	adc	r5, r5, r9
   2ae64:	strd	r8, [sp, #184]	; 0xb8
   2ae68:	lsl	ip, sl, #30
   2ae6c:	ldrd	r8, [sp, #40]	; 0x28
   2ae70:	add	lr, lr, #8
   2ae74:	lsl	r0, fp, #25
   2ae78:	orr	ip, ip, fp, lsr #2
   2ae7c:	str	ip, [lr]
   2ae80:	orr	ip, r0, sl, lsr #7
   2ae84:	add	r0, sp, #4992	; 0x1380
   2ae88:	and	r8, r8, r2
   2ae8c:	and	r9, r9, r3
   2ae90:	add	r0, r0, #20
   2ae94:	mov	r2, r8
   2ae98:	mov	r3, r9
   2ae9c:	ldrd	r8, [sp, #200]	; 0xc8
   2aea0:	str	ip, [r0]
   2aea4:	eor	r7, r7, r3
   2aea8:	add	r0, sp, #4928	; 0x1340
   2aeac:	add	r3, sp, #4928	; 0x1340
   2aeb0:	add	r0, r0, #48	; 0x30
   2aeb4:	add	r3, r3, #40	; 0x28
   2aeb8:	adds	r8, r8, r4
   2aebc:	adc	r9, r9, r5
   2aec0:	eor	r6, r6, r2
   2aec4:	ldrd	r4, [r0]
   2aec8:	ldrd	r2, [r3]
   2aecc:	ldr	r1, [sp, #152]	; 0x98
   2aed0:	strd	r6, [sp, #32]
   2aed4:	eor	r2, r2, r4
   2aed8:	eor	r3, r3, r5
   2aedc:	ldrd	r4, [sp, #152]	; 0x98
   2aee0:	mov	r6, r2
   2aee4:	add	r2, sp, #4992	; 0x1380
   2aee8:	lsr	r1, r1, #1
   2aeec:	add	r2, r2, #24
   2aef0:	mov	r7, r3
   2aef4:	orr	r3, r1, r5, lsl #31
   2aef8:	str	r3, [r2]
   2aefc:	add	r2, sp, #4992	; 0x1380
   2af00:	lsr	r1, r4, #8
   2af04:	add	r2, r2, #32
   2af08:	orr	r3, r1, r5, lsl #24
   2af0c:	str	r3, [r2]
   2af10:	add	r2, sp, #4992	; 0x1380
   2af14:	lsl	ip, sl, #25
   2af18:	lsr	r3, r4, #7
   2af1c:	add	r2, r2, #16
   2af20:	str	r3, [sp, #816]	; 0x330
   2af24:	orr	r3, ip, fp, lsr #7
   2af28:	str	r3, [r2]
   2af2c:	ldrd	r2, [sp, #32]
   2af30:	add	lr, sp, #4928	; 0x1340
   2af34:	add	lr, lr, #56	; 0x38
   2af38:	adds	r2, r2, r8
   2af3c:	ldrd	r0, [sp, #120]	; 0x78
   2af40:	adc	r3, r3, r9
   2af44:	ldrd	r8, [lr]
   2af48:	add	lr, sp, #4992	; 0x1380
   2af4c:	lsr	ip, r5, #1
   2af50:	ldrd	r4, [lr]
   2af54:	add	lr, sp, #4992	; 0x1380
   2af58:	add	lr, lr, #8
   2af5c:	eor	r8, r8, r6
   2af60:	eor	r9, r9, r7
   2af64:	mov	r6, r8
   2af68:	mov	r7, r9
   2af6c:	ldrd	r8, [lr]
   2af70:	orr	r0, r0, sl
   2af74:	orr	r1, r1, fp
   2af78:	eor	r4, r4, r8
   2af7c:	eor	r5, r5, r9
   2af80:	ldrd	r8, [sp, #16]
   2af84:	add	lr, sp, #4992	; 0x1380
   2af88:	add	lr, lr, #28
   2af8c:	and	r8, r8, r0
   2af90:	and	r9, r9, r1
   2af94:	mov	r0, r8
   2af98:	mov	r1, r9
   2af9c:	ldrd	r8, [sp, #152]	; 0x98
   2afa0:	adds	r2, r2, r6
   2afa4:	adc	r3, r3, r7
   2afa8:	orr	ip, ip, r8, lsl #31
   2afac:	str	ip, [lr]
   2afb0:	add	lr, sp, #4992	; 0x1380
   2afb4:	lsr	ip, r9, #8
   2afb8:	add	lr, lr, #36	; 0x24
   2afbc:	orr	ip, ip, r8, lsl #24
   2afc0:	str	ip, [lr]
   2afc4:	ldr	ip, [sp, #816]	; 0x330
   2afc8:	strd	sl, [sp, #216]	; 0xd8
   2afcc:	orr	ip, ip, r9, lsl #25
   2afd0:	ldrd	r8, [sp, #72]	; 0x48
   2afd4:	str	ip, [sp, #816]	; 0x330
   2afd8:	lsr	lr, r8, #6
   2afdc:	lsr	ip, r8, #19
   2afe0:	ldrd	r8, [sp, #120]	; 0x78
   2afe4:	str	lr, [sp, #824]	; 0x338
   2afe8:	add	lr, sp, #4992	; 0x1380
   2afec:	add	lr, lr, #16
   2aff0:	and	r8, r8, sl
   2aff4:	and	r9, r9, fp
   2aff8:	mov	r6, r8
   2affc:	ldrd	sl, [sp, #72]	; 0x48
   2b000:	mov	r7, r9
   2b004:	ldrd	r8, [lr]
   2b008:	ldr	lr, [sp, #156]	; 0x9c
   2b00c:	orr	r7, r7, r1
   2b010:	eor	r8, r8, r4
   2b014:	orr	r1, ip, fp, lsl #13
   2b018:	eor	r9, r9, r5
   2b01c:	add	ip, sp, #4992	; 0x1380
   2b020:	lsr	lr, lr, #7
   2b024:	mov	r4, r8
   2b028:	mov	r5, r9
   2b02c:	str	lr, [sp, #820]	; 0x334
   2b030:	ldrd	r8, [sp, #208]	; 0xd0
   2b034:	ldr	lr, [sp, #824]	; 0x338
   2b038:	add	ip, ip, #40	; 0x28
   2b03c:	orr	r6, r6, r0
   2b040:	lsl	r0, fp, #3
   2b044:	str	r1, [ip]
   2b048:	orr	lr, lr, fp, lsl #26
   2b04c:	orr	ip, r0, sl, lsr #29
   2b050:	add	r0, sp, #4992	; 0x1380
   2b054:	adds	r8, r8, r2
   2b058:	add	r0, r0, #52	; 0x34
   2b05c:	str	lr, [sp, #824]	; 0x338
   2b060:	add	lr, sp, #4992	; 0x1380
   2b064:	adc	r9, r9, r3
   2b068:	add	lr, lr, #32
   2b06c:	str	ip, [r0]
   2b070:	lsr	r1, fp, #19
   2b074:	add	r0, sp, #4992	; 0x1380
   2b078:	strd	r8, [sp, #200]	; 0xc8
   2b07c:	orr	r1, r1, sl, lsl #13
   2b080:	mov	r9, fp
   2b084:	lsl	ip, sl, #3
   2b088:	add	r0, r0, #44	; 0x2c
   2b08c:	ldrd	sl, [lr]
   2b090:	add	lr, sp, #4992	; 0x1380
   2b094:	add	lr, lr, #48	; 0x30
   2b098:	str	r1, [r0]
   2b09c:	orr	ip, ip, r9, lsr #29
   2b0a0:	add	r1, sp, #4992	; 0x1380
   2b0a4:	adds	r6, r6, r4
   2b0a8:	str	ip, [lr]
   2b0ac:	add	r1, r1, #24
   2b0b0:	add	ip, sp, #816	; 0x330
   2b0b4:	adc	r7, r7, r5
   2b0b8:	adds	r8, r6, r2
   2b0bc:	ldrd	r4, [ip]
   2b0c0:	ldrd	r0, [r1]
   2b0c4:	lsr	ip, r9, #6
   2b0c8:	adc	r9, r7, r3
   2b0cc:	add	r3, sp, #4992	; 0x1380
   2b0d0:	add	r3, r3, #40	; 0x28
   2b0d4:	eor	r0, r0, sl
   2b0d8:	eor	r1, r1, fp
   2b0dc:	ldrd	r2, [r3]
   2b0e0:	ldrd	sl, [lr]
   2b0e4:	eor	r4, r4, r0
   2b0e8:	eor	r5, r5, r1
   2b0ec:	mov	r0, r4
   2b0f0:	mov	r1, r5
   2b0f4:	eor	r2, r2, sl
   2b0f8:	eor	r3, r3, fp
   2b0fc:	ldrd	r4, [sp, #192]	; 0xc0
   2b100:	str	ip, [sp, #828]	; 0x33c
   2b104:	ldrd	sl, [sp, #200]	; 0xc8
   2b108:	mov	r7, r3
   2b10c:	add	r3, sp, #824	; 0x338
   2b110:	mov	r6, r2
   2b114:	lsr	r2, sl, #18
   2b118:	str	r2, [sp, #32]
   2b11c:	ldrd	r2, [r3]
   2b120:	adds	r4, r4, r0
   2b124:	mov	r0, r4
   2b128:	eor	r2, r2, r6
   2b12c:	eor	r3, r3, r7
   2b130:	mov	r6, r2
   2b134:	mov	r7, r3
   2b138:	ldrd	r2, [sp, #48]	; 0x30
   2b13c:	adc	r5, r5, r1
   2b140:	mov	r1, r5
   2b144:	adds	r2, r2, r0
   2b148:	mov	r0, r2
   2b14c:	add	r2, sp, #4992	; 0x1380
   2b150:	lsr	ip, sl, #14
   2b154:	adc	r3, r3, r1
   2b158:	add	r2, r2, #56	; 0x38
   2b15c:	mov	r1, r3
   2b160:	orr	r3, ip, fp, lsl #18
   2b164:	str	r3, [r2]
   2b168:	ldr	r2, [sp, #32]
   2b16c:	lsr	lr, fp, #14
   2b170:	orr	r3, r2, fp, lsl #14
   2b174:	add	r2, sp, #5056	; 0x13c0
   2b178:	lsl	ip, r9, #30
   2b17c:	str	r3, [r2]
   2b180:	lsr	r2, fp, #18
   2b184:	str	r2, [sp, #144]	; 0x90
   2b188:	adds	r2, r0, r6
   2b18c:	adc	r3, r1, r7
   2b190:	mov	r6, sl
   2b194:	strd	r2, [sp, #32]
   2b198:	add	r2, sp, #4992	; 0x1380
   2b19c:	add	r2, r2, #60	; 0x3c
   2b1a0:	orr	r3, lr, sl, lsl #18
   2b1a4:	str	r3, [r2]
   2b1a8:	ldr	r2, [sp, #144]	; 0x90
   2b1ac:	mov	r7, fp
   2b1b0:	b	2b1c8 <__assert_fail@plt+0x19edc>
   2b1b4:	nop			; (mov r0, r0)
   2b1b8:	strbgt	r5, [r9, #2659]	; 0xa63
   2b1bc:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   2b1c0:	movt	r8, #6859	; 0x1acb
   2b1c4:	vfnmami.f32	s21, s16, s20
   2b1c8:	orr	r3, r2, sl, lsl #14
   2b1cc:	add	r2, sp, #5056	; 0x13c0
   2b1d0:	add	r2, r2, #4
   2b1d4:	lsl	r1, fp, #23
   2b1d8:	str	r3, [r2]
   2b1dc:	ldrd	sl, [sp, #40]	; 0x28
   2b1e0:	ldrd	r2, [sp, #80]	; 0x50
   2b1e4:	lsr	r0, r8, #28
   2b1e8:	sub	r5, pc, #48	; 0x30
   2b1ec:	ldrd	r4, [r5]
   2b1f0:	eor	sl, sl, r2
   2b1f4:	eor	fp, fp, r3
   2b1f8:	mov	r2, sl
   2b1fc:	mov	r3, fp
   2b200:	strd	r2, [sp, #144]	; 0x90
   2b204:	add	r2, sp, #5056	; 0x13c0
   2b208:	orr	r3, r0, r9, lsl #4
   2b20c:	add	r2, r2, #16
   2b210:	lsr	r0, r9, #28
   2b214:	orr	lr, r0, r8, lsl #4
   2b218:	add	r0, sp, #5056	; 0x13c0
   2b21c:	str	r3, [r2]
   2b220:	add	r0, r0, #20
   2b224:	add	r2, sp, #5056	; 0x13c0
   2b228:	add	r2, r2, #28
   2b22c:	orr	r3, ip, r8, lsr #2
   2b230:	str	lr, [r0]
   2b234:	add	lr, sp, #5056	; 0x13c0
   2b238:	str	r3, [r2]
   2b23c:	add	lr, lr, #24
   2b240:	orr	r3, r1, r6, lsr #9
   2b244:	lsl	r1, r8, #30
   2b248:	orr	r1, r1, r9, lsr #2
   2b24c:	add	r2, sp, #5056	; 0x13c0
   2b250:	str	r1, [lr]
   2b254:	add	r2, r2, #12
   2b258:	ldr	r1, [sp, #160]	; 0xa0
   2b25c:	lsl	ip, r6, #23
   2b260:	str	r3, [r2]
   2b264:	ldrd	r2, [sp, #32]
   2b268:	lsr	lr, r1, #1
   2b26c:	orr	r1, ip, r7, lsr #9
   2b270:	add	ip, sp, #5056	; 0x13c0
   2b274:	add	ip, ip, #8
   2b278:	adds	r2, r2, r4
   2b27c:	lsl	r0, r9, #25
   2b280:	adc	r3, r3, r5
   2b284:	str	r1, [ip]
   2b288:	orr	r1, r0, r8, lsr #7
   2b28c:	add	r0, sp, #5056	; 0x13c0
   2b290:	mov	r4, r2
   2b294:	mov	r5, r3
   2b298:	add	r0, r0, #36	; 0x24
   2b29c:	ldrd	r2, [sp, #144]	; 0x90
   2b2a0:	str	r1, [r0]
   2b2a4:	ldrd	r0, [sp, #80]	; 0x50
   2b2a8:	and	r2, r2, r6
   2b2ac:	and	r3, r3, r7
   2b2b0:	ldrd	r6, [sp, #64]	; 0x40
   2b2b4:	eor	r1, r1, r3
   2b2b8:	mov	r3, r1
   2b2bc:	adds	r6, r6, r4
   2b2c0:	add	r1, sp, #4992	; 0x1380
   2b2c4:	mov	r4, r6
   2b2c8:	add	r1, r1, #56	; 0x38
   2b2cc:	add	r6, sp, #5056	; 0x13c0
   2b2d0:	eor	r0, r0, r2
   2b2d4:	ldrd	sl, [r6]
   2b2d8:	mov	r2, r0
   2b2dc:	ldrd	r0, [r1]
   2b2e0:	adc	r7, r7, r5
   2b2e4:	mov	r5, r7
   2b2e8:	ldrd	r6, [sp, #160]	; 0xa0
   2b2ec:	eor	r0, r0, sl
   2b2f0:	add	sl, sp, #5056	; 0x13c0
   2b2f4:	add	sl, sl, #40	; 0x28
   2b2f8:	orr	lr, lr, r7, lsl #31
   2b2fc:	str	lr, [sl]
   2b300:	add	sl, sp, #5056	; 0x13c0
   2b304:	lsr	lr, r6, #8
   2b308:	add	sl, sl, #48	; 0x30
   2b30c:	orr	lr, lr, r7, lsl #24
   2b310:	str	lr, [sl]
   2b314:	lsr	lr, r6, #7
   2b318:	str	lr, [sp, #832]	; 0x340
   2b31c:	add	lr, sp, #5056	; 0x13c0
   2b320:	lsl	ip, r8, #25
   2b324:	add	lr, lr, #32
   2b328:	orr	ip, ip, r9, lsr #7
   2b32c:	str	ip, [lr]
   2b330:	add	lr, sp, #5056	; 0x13c0
   2b334:	add	lr, lr, #8
   2b338:	adds	r2, r2, r4
   2b33c:	adc	r3, r3, r5
   2b340:	ldrd	r4, [lr]
   2b344:	add	lr, sp, #5056	; 0x13c0
   2b348:	eor	r1, r1, fp
   2b34c:	add	lr, lr, #16
   2b350:	eor	r4, r4, r0
   2b354:	eor	r5, r5, r1
   2b358:	mov	r0, r4
   2b35c:	mov	r1, r5
   2b360:	ldrd	r4, [lr]
   2b364:	add	lr, sp, #5056	; 0x13c0
   2b368:	mov	fp, r7
   2b36c:	add	lr, lr, #24
   2b370:	lsr	ip, fp, #1
   2b374:	ldrd	sl, [lr]
   2b378:	ldrd	r6, [sp, #216]	; 0xd8
   2b37c:	add	lr, sp, #5056	; 0x13c0
   2b380:	eor	r4, r4, sl
   2b384:	eor	r5, r5, fp
   2b388:	orr	r6, r6, r8
   2b38c:	strd	r4, [sp, #64]	; 0x40
   2b390:	ldrd	r4, [sp, #120]	; 0x78
   2b394:	orr	r7, r7, r9
   2b398:	add	lr, lr, #44	; 0x2c
   2b39c:	and	r4, r4, r6
   2b3a0:	and	r5, r5, r7
   2b3a4:	mov	r6, r4
   2b3a8:	mov	r7, r5
   2b3ac:	ldrd	r4, [sp, #160]	; 0xa0
   2b3b0:	ldrd	sl, [sp, #184]	; 0xb8
   2b3b4:	orr	ip, ip, r4, lsl #31
   2b3b8:	str	ip, [lr]
   2b3bc:	add	lr, sp, #5056	; 0x13c0
   2b3c0:	lsr	ip, r5, #8
   2b3c4:	add	lr, lr, #52	; 0x34
   2b3c8:	orr	ip, ip, r4, lsl #24
   2b3cc:	str	ip, [lr]
   2b3d0:	ldr	ip, [sp, #832]	; 0x340
   2b3d4:	adds	r4, r2, r0
   2b3d8:	orr	ip, ip, r5, lsl #25
   2b3dc:	adc	r5, r3, r1
   2b3e0:	add	r3, sp, #5056	; 0x13c0
   2b3e4:	add	r3, r3, #32
   2b3e8:	strd	r4, [sp, #144]	; 0x90
   2b3ec:	ldrd	r4, [r3]
   2b3f0:	ldrd	r2, [sp, #64]	; 0x40
   2b3f4:	ldrd	r0, [sp, #216]	; 0xd8
   2b3f8:	str	ip, [sp, #832]	; 0x340
   2b3fc:	eor	r3, r3, r5
   2b400:	mov	r5, r3
   2b404:	add	r3, sp, #5056	; 0x13c0
   2b408:	and	r1, r1, r9
   2b40c:	lsr	ip, sl, #19
   2b410:	add	r3, r3, #56	; 0x38
   2b414:	orr	ip, ip, fp, lsl #13
   2b418:	eor	r2, r2, r4
   2b41c:	orr	r7, r7, r1
   2b420:	lsl	r1, fp, #3
   2b424:	str	ip, [r3]
   2b428:	lsr	lr, sl, #6
   2b42c:	mov	r4, r2
   2b430:	orr	r1, r1, sl, lsr #29
   2b434:	mov	r2, sl
   2b438:	lsl	ip, sl, #3
   2b43c:	ldr	sl, [sp, #164]	; 0xa4
   2b440:	str	lr, [sp, #840]	; 0x348
   2b444:	add	r3, sp, #5120	; 0x1400
   2b448:	lsr	sl, sl, #7
   2b44c:	str	sl, [sp, #836]	; 0x344
   2b450:	add	r3, r3, #4
   2b454:	ldr	sl, [sp, #840]	; 0x348
   2b458:	str	r1, [r3]
   2b45c:	and	r0, r0, r8
   2b460:	orr	r1, sl, fp, lsl #26
   2b464:	mov	r3, fp
   2b468:	orr	r6, r6, r0
   2b46c:	lsr	lr, fp, #19
   2b470:	str	r1, [sp, #840]	; 0x348
   2b474:	ldrd	sl, [sp, #144]	; 0x90
   2b478:	ldrd	r0, [sp, #16]
   2b47c:	orr	lr, lr, r2, lsl #13
   2b480:	orr	ip, ip, r3, lsr #29
   2b484:	adds	sl, sl, r0
   2b488:	adc	fp, fp, r1
   2b48c:	mov	r0, sl
   2b490:	mov	r1, fp
   2b494:	adds	r6, r6, r4
   2b498:	strd	r0, [sp, #64]	; 0x40
   2b49c:	add	r1, sp, #5056	; 0x13c0
   2b4a0:	add	r1, r1, #40	; 0x28
   2b4a4:	adc	r7, r7, r5
   2b4a8:	ldrd	r4, [r1]
   2b4ac:	add	r1, sp, #5056	; 0x13c0
   2b4b0:	add	r1, r1, #48	; 0x30
   2b4b4:	ldrd	sl, [r1]
   2b4b8:	add	r1, sp, #5056	; 0x13c0
   2b4bc:	add	r1, r1, #60	; 0x3c
   2b4c0:	str	lr, [r1]
   2b4c4:	mov	r1, r3
   2b4c8:	add	r3, sp, #5120	; 0x1400
   2b4cc:	lsr	r1, r1, #6
   2b4d0:	str	ip, [r3]
   2b4d4:	add	r3, sp, #832	; 0x340
   2b4d8:	eor	r4, r4, sl
   2b4dc:	eor	r5, r5, fp
   2b4e0:	ldrd	sl, [r3]
   2b4e4:	str	r1, [sp, #844]	; 0x34c
   2b4e8:	ldrd	r2, [sp, #144]	; 0x90
   2b4ec:	eor	sl, sl, r4
   2b4f0:	eor	fp, fp, r5
   2b4f4:	adds	r2, r2, r6
   2b4f8:	adc	r3, r3, r7
   2b4fc:	mov	r1, r3
   2b500:	add	r3, sp, #5056	; 0x13c0
   2b504:	add	r3, r3, #56	; 0x38
   2b508:	mov	r4, sl
   2b50c:	mov	r5, fp
   2b510:	ldrd	sl, [r3]
   2b514:	add	r3, sp, #5120	; 0x1400
   2b518:	mov	r0, r2
   2b51c:	ldrd	r2, [r3]
   2b520:	strd	r0, [sp, #192]	; 0xc0
   2b524:	add	r1, sp, #840	; 0x348
   2b528:	eor	sl, sl, r2
   2b52c:	eor	fp, fp, r3
   2b530:	ldrd	r2, [sp, #152]	; 0x98
   2b534:	mov	r6, sl
   2b538:	mov	r7, fp
   2b53c:	ldrd	sl, [sp, #64]	; 0x40
   2b540:	adds	r2, r2, r4
   2b544:	adc	r3, r3, r5
   2b548:	mov	r4, r2
   2b54c:	mov	r5, r3
   2b550:	lsr	r2, sl, #14
   2b554:	lsr	r3, sl, #18
   2b558:	ldrd	sl, [r1]
   2b55c:	ldrd	r0, [sp, #96]	; 0x60
   2b560:	eor	sl, sl, r6
   2b564:	eor	fp, fp, r7
   2b568:	mov	r6, sl
   2b56c:	mov	r7, fp
   2b570:	ldrd	sl, [sp, #64]	; 0x40
   2b574:	adds	r0, r0, r4
   2b578:	adc	r1, r1, r5
   2b57c:	mov	r5, r1
   2b580:	orr	r1, r2, fp, lsl #18
   2b584:	add	r2, sp, #5120	; 0x1400
   2b588:	add	r2, r2, #8
   2b58c:	str	r1, [r2]
   2b590:	add	r1, sp, #5120	; 0x1400
   2b594:	add	r1, r1, #16
   2b598:	adds	r0, r0, r6
   2b59c:	lsr	r2, fp, #14
   2b5a0:	orr	r3, r3, fp, lsl #14
   2b5a4:	str	r3, [r1]
   2b5a8:	adc	r1, r5, r7
   2b5ac:	orr	r5, r2, sl, lsl #18
   2b5b0:	add	r2, sp, #5120	; 0x1400
   2b5b4:	add	r2, r2, #12
   2b5b8:	str	r5, [r2]
   2b5bc:	add	r2, sp, #5120	; 0x1400
   2b5c0:	lsr	r3, fp, #18
   2b5c4:	add	r2, r2, #20
   2b5c8:	orr	r3, r3, sl, lsl #14
   2b5cc:	str	r3, [r2]
   2b5d0:	ldrd	r4, [sp, #40]	; 0x28
   2b5d4:	ldrd	r2, [sp, #200]	; 0xc8
   2b5d8:	ldrd	r6, [sp, #192]	; 0xc0
   2b5dc:	strd	r0, [sp, #168]	; 0xa8
   2b5e0:	eor	r4, r4, r2
   2b5e4:	mov	r2, r4
   2b5e8:	add	r4, sp, #5120	; 0x1400
   2b5ec:	lsl	ip, r7, #30
   2b5f0:	lsr	lr, r6, #28
   2b5f4:	add	r4, r4, #32
   2b5f8:	str	ip, [sp, #16]
   2b5fc:	orr	lr, lr, r7, lsl #4
   2b600:	str	lr, [r4]
   2b604:	ldr	r4, [sp, #16]
   2b608:	eor	r5, r5, r3
   2b60c:	mov	r3, r5
   2b610:	orr	r5, r4, r6, lsr #2
   2b614:	add	r4, sp, #5120	; 0x1400
   2b618:	add	r4, r4, #44	; 0x2c
   2b61c:	lsl	ip, fp, #23
   2b620:	str	r5, [r4]
   2b624:	orr	ip, ip, sl, lsr #9
   2b628:	mov	r4, sl
   2b62c:	add	sl, sp, #5120	; 0x1400
   2b630:	add	sl, sl, #28
   2b634:	mov	r5, fp
   2b638:	str	ip, [sl]
   2b63c:	add	fp, pc, #892	; 0x37c
   2b640:	ldrd	sl, [fp]
   2b644:	lsr	lr, r7, #28
   2b648:	orr	lr, lr, r6, lsl #4
   2b64c:	adds	sl, sl, r0
   2b650:	adc	fp, fp, r1
   2b654:	mov	r1, fp
   2b658:	mov	fp, r5
   2b65c:	and	r5, r5, r3
   2b660:	mov	r3, r5
   2b664:	add	r5, sp, #5120	; 0x1400
   2b668:	add	r5, r5, #36	; 0x24
   2b66c:	str	lr, [r5]
   2b670:	add	lr, sp, #5120	; 0x1400
   2b674:	lsl	ip, r6, #30
   2b678:	add	lr, lr, #40	; 0x28
   2b67c:	orr	ip, ip, r7, lsr #2
   2b680:	mov	r0, sl
   2b684:	str	ip, [lr]
   2b688:	mov	sl, r4
   2b68c:	ldr	ip, [sp, #8]
   2b690:	and	r4, r4, r2
   2b694:	mov	r2, r4
   2b698:	lsl	r4, sl, #23
   2b69c:	lsr	lr, ip, #1
   2b6a0:	orr	ip, r4, fp, lsr #9
   2b6a4:	add	r4, sp, #5120	; 0x1400
   2b6a8:	add	r4, r4, #24
   2b6ac:	str	ip, [r4]
   2b6b0:	add	r4, sp, #5120	; 0x1400
   2b6b4:	lsl	r5, r7, #25
   2b6b8:	add	r4, r4, #52	; 0x34
   2b6bc:	orr	ip, r5, r6, lsr #7
   2b6c0:	str	ip, [r4]
   2b6c4:	mov	r5, r7
   2b6c8:	mov	r4, r6
   2b6cc:	lsl	ip, r6, #25
   2b6d0:	ldrd	r6, [sp, #80]	; 0x50
   2b6d4:	orr	r4, r4, r8
   2b6d8:	adds	r6, r6, r0
   2b6dc:	adc	r7, r7, r1
   2b6e0:	mov	r0, r6
   2b6e4:	mov	r1, r7
   2b6e8:	ldrd	r6, [sp, #40]	; 0x28
   2b6ec:	eor	r6, r6, r2
   2b6f0:	mov	r2, r6
   2b6f4:	add	r6, sp, #5120	; 0x1400
   2b6f8:	add	r6, r6, #8
   2b6fc:	ldrd	sl, [r6]
   2b700:	add	r6, sp, #5120	; 0x1400
   2b704:	add	r6, r6, #16
   2b708:	eor	r7, r7, r3
   2b70c:	mov	r3, r7
   2b710:	ldrd	r6, [r6]
   2b714:	adds	r2, r2, r0
   2b718:	adc	r3, r3, r1
   2b71c:	eor	fp, fp, r7
   2b720:	mov	r7, fp
   2b724:	eor	sl, sl, r6
   2b728:	ldr	fp, [sp, #12]
   2b72c:	mov	r6, sl
   2b730:	add	sl, sp, #5120	; 0x1400
   2b734:	add	sl, sl, #56	; 0x38
   2b738:	orr	lr, lr, fp, lsl #31
   2b73c:	str	lr, [sl]
   2b740:	ldrd	sl, [sp, #8]
   2b744:	add	r1, sp, #5120	; 0x1400
   2b748:	add	r1, r1, #24
   2b74c:	lsr	lr, sl, #8
   2b750:	orr	lr, lr, fp, lsl #24
   2b754:	add	sl, sp, #5184	; 0x1440
   2b758:	mov	fp, r5
   2b75c:	str	lr, [sl]
   2b760:	orr	ip, ip, fp, lsr #7
   2b764:	ldrd	sl, [r1]
   2b768:	add	r1, sp, #5120	; 0x1400
   2b76c:	add	r1, r1, #32
   2b770:	eor	sl, sl, r6
   2b774:	eor	fp, fp, r7
   2b778:	mov	r6, sl
   2b77c:	mov	r7, fp
   2b780:	ldrd	sl, [r1]
   2b784:	add	r1, sp, #5120	; 0x1400
   2b788:	add	r1, r1, #40	; 0x28
   2b78c:	ldr	lr, [sp, #8]
   2b790:	ldrd	r0, [r1]
   2b794:	orr	r5, r5, r9
   2b798:	lsr	lr, lr, #7
   2b79c:	eor	sl, sl, r0
   2b7a0:	eor	fp, fp, r1
   2b7a4:	str	lr, [sp, #848]	; 0x350
   2b7a8:	mov	r0, sl
   2b7ac:	mov	r1, fp
   2b7b0:	add	lr, sp, #5120	; 0x1400
   2b7b4:	ldrd	sl, [sp, #216]	; 0xd8
   2b7b8:	add	lr, lr, #48	; 0x30
   2b7bc:	str	ip, [lr]
   2b7c0:	and	sl, sl, r4
   2b7c4:	ldr	ip, [sp, #12]
   2b7c8:	and	fp, fp, r5
   2b7cc:	mov	r4, sl
   2b7d0:	mov	r5, fp
   2b7d4:	ldrd	sl, [sp, #8]
   2b7d8:	add	lr, sp, #5120	; 0x1400
   2b7dc:	add	lr, lr, #60	; 0x3c
   2b7e0:	lsr	ip, ip, #1
   2b7e4:	orr	ip, ip, sl, lsl #31
   2b7e8:	str	ip, [lr]
   2b7ec:	add	lr, sp, #5184	; 0x1440
   2b7f0:	lsr	ip, fp, #8
   2b7f4:	add	lr, lr, #4
   2b7f8:	orr	ip, ip, sl, lsl #24
   2b7fc:	str	ip, [lr]
   2b800:	ldr	ip, [sp, #848]	; 0x350
   2b804:	adds	r2, r2, r6
   2b808:	orr	ip, ip, fp, lsl #25
   2b80c:	ldrd	sl, [sp, #32]
   2b810:	str	ip, [sp, #848]	; 0x350
   2b814:	adc	r3, r3, r7
   2b818:	lsr	lr, sl, #6
   2b81c:	str	lr, [sp, #856]	; 0x358
   2b820:	add	lr, sp, #5120	; 0x1400
   2b824:	add	lr, lr, #48	; 0x30
   2b828:	lsr	ip, sl, #19
   2b82c:	ldrd	sl, [lr]
   2b830:	ldrd	r6, [sp, #192]	; 0xc0
   2b834:	add	lr, sp, #5184	; 0x1440
   2b838:	eor	sl, sl, r0
   2b83c:	eor	fp, fp, r1
   2b840:	mov	r0, sl
   2b844:	mov	r1, fp
   2b848:	ldrd	sl, [sp, #32]
   2b84c:	add	lr, lr, #8
   2b850:	and	r6, r6, r8
   2b854:	and	r7, r7, r9
   2b858:	orr	ip, ip, fp, lsl #13
   2b85c:	orr	r4, r4, r6
   2b860:	orr	r5, r5, r7
   2b864:	lsl	r6, fp, #3
   2b868:	str	ip, [lr]
   2b86c:	mov	r7, fp
   2b870:	lsr	lr, fp, #19
   2b874:	ldr	fp, [sp, #12]
   2b878:	orr	ip, r6, sl, lsr #29
   2b87c:	add	r6, sp, #5184	; 0x1440
   2b880:	lsr	fp, fp, #7
   2b884:	str	fp, [sp, #852]	; 0x354
   2b888:	ldr	fp, [sp, #856]	; 0x358
   2b88c:	add	r6, r6, #20
   2b890:	orr	r7, fp, r7, lsl #26
   2b894:	str	ip, [r6]
   2b898:	str	r7, [sp, #856]	; 0x358
   2b89c:	ldrd	r6, [sp, #120]	; 0x78
   2b8a0:	lsl	ip, sl, #3
   2b8a4:	adds	r6, r6, r2
   2b8a8:	adc	r7, r7, r3
   2b8ac:	adds	r0, r0, r4
   2b8b0:	add	r4, sp, #5120	; 0x1400
   2b8b4:	add	r4, r4, #56	; 0x38
   2b8b8:	ldrd	sl, [r4]
   2b8bc:	add	r4, sp, #5184	; 0x1440
   2b8c0:	adc	r1, r1, r5
   2b8c4:	ldrd	r4, [r4]
   2b8c8:	strd	r6, [sp, #144]	; 0x90
   2b8cc:	eor	sl, sl, r4
   2b8d0:	eor	fp, fp, r5
   2b8d4:	ldrd	r4, [sp, #32]
   2b8d8:	mov	r6, sl
   2b8dc:	add	sl, sp, #5184	; 0x1440
   2b8e0:	add	sl, sl, #12
   2b8e4:	orr	lr, lr, r4, lsl #13
   2b8e8:	str	lr, [sl]
   2b8ec:	add	lr, sp, #5184	; 0x1440
   2b8f0:	add	lr, lr, #16
   2b8f4:	orr	ip, ip, r5, lsr #29
   2b8f8:	str	ip, [lr]
   2b8fc:	add	ip, sp, #848	; 0x350
   2b900:	adds	r4, r0, r2
   2b904:	mov	r7, fp
   2b908:	ldrd	sl, [ip]
   2b90c:	lsr	ip, r5, #6
   2b910:	adc	r5, r1, r3
   2b914:	add	r3, sp, #5184	; 0x1440
   2b918:	add	r3, r3, #8
   2b91c:	eor	sl, sl, r6
   2b920:	eor	fp, fp, r7
   2b924:	mov	r6, sl
   2b928:	mov	r7, fp
   2b92c:	ldrd	sl, [r3]
   2b930:	ldrd	r2, [lr]
   2b934:	str	ip, [sp, #860]	; 0x35c
   2b938:	add	ip, sp, #856	; 0x358
   2b93c:	eor	sl, sl, r2
   2b940:	eor	fp, fp, r3
   2b944:	ldrd	r2, [sp, #160]	; 0xa0
   2b948:	mov	r0, sl
   2b94c:	mov	r1, fp
   2b950:	ldrd	sl, [sp, #144]	; 0x90
   2b954:	adds	r2, r2, r6
   2b958:	adc	r3, r3, r7
   2b95c:	mov	r6, r2
   2b960:	mov	r7, r3
   2b964:	lsr	r2, sl, #14
   2b968:	lsr	r3, sl, #18
   2b96c:	ldrd	sl, [ip]
   2b970:	strd	r4, [sp, #152]	; 0x98
   2b974:	ldrd	r4, [sp, #24]
   2b978:	eor	sl, sl, r0
   2b97c:	eor	fp, fp, r1
   2b980:	mov	r0, sl
   2b984:	mov	r1, fp
   2b988:	ldrd	sl, [sp, #144]	; 0x90
   2b98c:	adds	r4, r4, r6
   2b990:	adc	r5, r5, r7
   2b994:	orr	ip, r2, fp, lsl #18
   2b998:	add	r2, sp, #5184	; 0x1440
   2b99c:	ldrd	r6, [sp, #144]	; 0x90
   2b9a0:	add	r2, r2, #24
   2b9a4:	str	ip, [r2]
   2b9a8:	lsr	r2, fp, #14
   2b9ac:	orr	lr, r2, r6, lsl #18
   2b9b0:	add	r2, sp, #5184	; 0x1440
   2b9b4:	add	ip, sp, #5184	; 0x1440
   2b9b8:	add	r2, r2, #28
   2b9bc:	b	2b9d0 <__assert_fail@plt+0x1a6e4>
   2b9c0:			; <UNDEFINED> instruction: 0x7763e373
   2b9c4:	blpl	fe75e308 <optarg@@GLIBC_2.4+0xfe710160>
   2b9c8:	ldrtle	fp, [r2], r3, lsr #17
   2b9cc:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   2b9d0:	add	ip, ip, #32
   2b9d4:	adds	r4, r4, r0
   2b9d8:	str	lr, [r2]
   2b9dc:	orr	r3, r3, fp, lsl #14
   2b9e0:	add	r2, sp, #5184	; 0x1440
   2b9e4:	adc	r5, r5, r1
   2b9e8:	str	r3, [ip]
   2b9ec:	add	r2, r2, #36	; 0x24
   2b9f0:	lsr	r3, fp, #18
   2b9f4:	orr	r3, r3, r6, lsl #14
   2b9f8:	strd	r4, [sp, #80]	; 0x50
   2b9fc:	str	r3, [r2]
   2ba00:	ldrd	r4, [sp, #64]	; 0x40
   2ba04:	ldrd	r2, [sp, #200]	; 0xc8
   2ba08:	ldrd	sl, [sp, #152]	; 0x98
   2ba0c:	lsl	r1, r7, #23
   2ba10:	eor	r2, r2, r4
   2ba14:	eor	r3, r3, r5
   2ba18:	lsr	r0, sl, #28
   2ba1c:	strd	r2, [sp, #16]
   2ba20:	add	r3, sp, #5184	; 0x1440
   2ba24:	add	r3, r3, #48	; 0x30
   2ba28:	orr	lr, r0, fp, lsl #4
   2ba2c:	str	lr, [r3]
   2ba30:	add	r3, sp, #5184	; 0x1440
   2ba34:	lsl	ip, fp, #30
   2ba38:	add	r3, r3, #60	; 0x3c
   2ba3c:	orr	ip, ip, sl, lsr #2
   2ba40:	str	ip, [r3]
   2ba44:	add	r3, sp, #5184	; 0x1440
   2ba48:	add	r3, r3, #44	; 0x2c
   2ba4c:	orr	r1, r1, r6, lsr #9
   2ba50:	ldrd	r4, [sp, #80]	; 0x50
   2ba54:	lsr	r0, fp, #28
   2ba58:	str	r1, [r3]
   2ba5c:	sub	r3, pc, #156	; 0x9c
   2ba60:	ldrd	r2, [r3]
   2ba64:	orr	lr, r0, sl, lsl #4
   2ba68:	add	r0, sp, #5184	; 0x1440
   2ba6c:	add	r0, r0, #52	; 0x34
   2ba70:	adds	r2, r2, r4
   2ba74:	str	lr, [r0]
   2ba78:	adc	r3, r3, r5
   2ba7c:	add	lr, sp, #5184	; 0x1440
   2ba80:	mov	r4, r2
   2ba84:	mov	r5, r3
   2ba88:	lsl	r1, sl, #30
   2ba8c:	add	lr, lr, #56	; 0x38
   2ba90:	orr	r1, r1, fp, lsr #2
   2ba94:	str	r1, [lr]
   2ba98:	strd	r4, [sp, #120]	; 0x78
   2ba9c:	add	lr, sp, #5184	; 0x1440
   2baa0:	mov	r5, r7
   2baa4:	lsl	ip, r6, #23
   2baa8:	add	lr, lr, #40	; 0x28
   2baac:	lsl	r0, fp, #25
   2bab0:	orr	ip, ip, r5, lsr #9
   2bab4:	ldrd	r2, [sp, #16]
   2bab8:	str	ip, [lr]
   2babc:	orr	ip, r0, sl, lsr #7
   2bac0:	add	r0, sp, #5248	; 0x1480
   2bac4:	add	r0, r0, #4
   2bac8:	and	r2, r2, r6
   2bacc:	and	r3, r3, r7
   2bad0:	str	ip, [r0]
   2bad4:	ldr	r1, [sp, #104]	; 0x68
   2bad8:	lsl	ip, sl, #25
   2badc:	ldrd	sl, [sp, #40]	; 0x28
   2bae0:	ldrd	r6, [sp, #120]	; 0x78
   2bae4:	add	r0, sp, #5184	; 0x1440
   2bae8:	add	r0, r0, #24
   2baec:	adds	sl, sl, r6
   2baf0:	ldrd	r4, [sp, #200]	; 0xc8
   2baf4:	adc	fp, fp, r7
   2baf8:	ldrd	r6, [r0]
   2bafc:	add	r0, sp, #5184	; 0x1440
   2bb00:	add	r0, r0, #32
   2bb04:	eor	r4, r4, r2
   2bb08:	eor	r5, r5, r3
   2bb0c:	mov	r2, r4
   2bb10:	mov	r3, r5
   2bb14:	ldrd	r4, [r0]
   2bb18:	add	r0, sp, #5248	; 0x1480
   2bb1c:	add	r0, r0, #8
   2bb20:	eor	r6, r6, r4
   2bb24:	eor	r7, r7, r5
   2bb28:	ldrd	r4, [sp, #104]	; 0x68
   2bb2c:	lsr	r1, r1, #1
   2bb30:	add	lr, sp, #5248	; 0x1480
   2bb34:	orr	r1, r1, r5, lsl #31
   2bb38:	str	r1, [r0]
   2bb3c:	add	r0, sp, #5248	; 0x1480
   2bb40:	lsr	r1, r4, #8
   2bb44:	add	r0, r0, #16
   2bb48:	orr	r1, r1, r5, lsl #24
   2bb4c:	str	r1, [r0]
   2bb50:	lsr	r1, r4, #7
   2bb54:	ldrd	r4, [sp, #152]	; 0x98
   2bb58:	adds	r2, r2, sl
   2bb5c:	adc	r3, r3, fp
   2bb60:	orr	ip, ip, r5, lsr #7
   2bb64:	str	ip, [lr]
   2bb68:	add	lr, sp, #5184	; 0x1440
   2bb6c:	add	lr, lr, #40	; 0x28
   2bb70:	ldrd	sl, [lr]
   2bb74:	add	lr, sp, #5184	; 0x1440
   2bb78:	add	lr, lr, #48	; 0x30
   2bb7c:	eor	sl, sl, r6
   2bb80:	eor	fp, fp, r7
   2bb84:	str	r1, [sp, #864]	; 0x360
   2bb88:	mov	r6, sl
   2bb8c:	ldrd	r0, [sp, #192]	; 0xc0
   2bb90:	mov	r7, fp
   2bb94:	ldrd	sl, [lr]
   2bb98:	add	lr, sp, #5184	; 0x1440
   2bb9c:	add	lr, lr, #56	; 0x38
   2bba0:	orr	r0, r0, r4
   2bba4:	orr	r1, r1, r5
   2bba8:	ldrd	r4, [lr]
   2bbac:	ldr	ip, [sp, #108]	; 0x6c
   2bbb0:	add	lr, sp, #5248	; 0x1480
   2bbb4:	eor	sl, sl, r4
   2bbb8:	eor	fp, fp, r5
   2bbbc:	mov	r4, sl
   2bbc0:	mov	r5, fp
   2bbc4:	ldrd	sl, [sp, #104]	; 0x68
   2bbc8:	add	lr, lr, #12
   2bbcc:	lsr	ip, ip, #1
   2bbd0:	orr	ip, ip, sl, lsl #31
   2bbd4:	str	ip, [lr]
   2bbd8:	add	lr, sp, #5248	; 0x1480
   2bbdc:	lsr	ip, fp, #8
   2bbe0:	add	lr, lr, #20
   2bbe4:	orr	ip, ip, sl, lsl #24
   2bbe8:	str	ip, [lr]
   2bbec:	ldr	ip, [sp, #864]	; 0x360
   2bbf0:	adds	r2, r2, r6
   2bbf4:	orr	ip, ip, fp, lsl #25
   2bbf8:	ldrd	sl, [sp, #168]	; 0xa8
   2bbfc:	adc	r3, r3, r7
   2bc00:	str	ip, [sp, #864]	; 0x360
   2bc04:	lsr	lr, sl, #6
   2bc08:	ldrd	r6, [sp, #192]	; 0xc0
   2bc0c:	lsr	ip, sl, #19
   2bc10:	ldrd	sl, [sp, #152]	; 0x98
   2bc14:	str	lr, [sp, #872]	; 0x368
   2bc18:	add	lr, sp, #5248	; 0x1480
   2bc1c:	and	r6, r6, sl
   2bc20:	and	r7, r7, fp
   2bc24:	ldrd	sl, [lr]
   2bc28:	and	r0, r0, r8
   2bc2c:	and	r1, r1, r9
   2bc30:	eor	sl, sl, r4
   2bc34:	eor	fp, fp, r5
   2bc38:	mov	r4, sl
   2bc3c:	mov	r5, fp
   2bc40:	orr	sl, r0, r6
   2bc44:	orr	fp, r1, r7
   2bc48:	add	r1, sp, #5248	; 0x1480
   2bc4c:	strd	sl, [sp, #40]	; 0x28
   2bc50:	ldrd	sl, [sp, #168]	; 0xa8
   2bc54:	add	r1, r1, #24
   2bc58:	ldr	lr, [sp, #108]	; 0x6c
   2bc5c:	orr	ip, ip, fp, lsl #13
   2bc60:	str	ip, [r1]
   2bc64:	add	r1, sp, #5248	; 0x1480
   2bc68:	lsl	r6, fp, #3
   2bc6c:	add	r1, r1, #36	; 0x24
   2bc70:	orr	ip, r6, sl, lsr #29
   2bc74:	str	ip, [r1]
   2bc78:	ldr	r1, [sp, #872]	; 0x368
   2bc7c:	lsr	lr, lr, #7
   2bc80:	mov	r7, fp
   2bc84:	str	lr, [sp, #868]	; 0x364
   2bc88:	lsr	lr, fp, #19
   2bc8c:	orr	fp, r1, fp, lsl #26
   2bc90:	str	fp, [sp, #872]	; 0x368
   2bc94:	mov	r6, sl
   2bc98:	lsl	ip, sl, #3
   2bc9c:	ldrd	sl, [sp, #216]	; 0xd8
   2bca0:	ldrd	r0, [sp, #40]	; 0x28
   2bca4:	orr	lr, lr, r6, lsl #13
   2bca8:	adds	sl, sl, r2
   2bcac:	adc	fp, fp, r3
   2bcb0:	adds	r0, r0, r4
   2bcb4:	adc	r1, r1, r5
   2bcb8:	mov	r5, r1
   2bcbc:	add	r1, sp, #5248	; 0x1480
   2bcc0:	add	r1, r1, #8
   2bcc4:	strd	sl, [sp, #16]
   2bcc8:	ldrd	sl, [r1]
   2bccc:	add	r1, sp, #5248	; 0x1480
   2bcd0:	add	r1, r1, #16
   2bcd4:	mov	r4, r0
   2bcd8:	ldrd	r0, [r1]
   2bcdc:	adds	r6, r4, r2
   2bce0:	orr	ip, ip, r7, lsr #29
   2bce4:	eor	sl, sl, r0
   2bce8:	mov	r0, sl
   2bcec:	add	sl, sp, #864	; 0x360
   2bcf0:	eor	fp, fp, r1
   2bcf4:	mov	r1, fp
   2bcf8:	ldrd	sl, [sl]
   2bcfc:	eor	sl, sl, r0
   2bd00:	mov	r0, sl
   2bd04:	add	sl, sp, #5248	; 0x1480
   2bd08:	add	sl, sl, #28
   2bd0c:	str	lr, [sl]
   2bd10:	add	lr, sp, #5248	; 0x1480
   2bd14:	add	lr, lr, #32
   2bd18:	str	ip, [lr]
   2bd1c:	lsr	ip, r7, #6
   2bd20:	adc	r7, r5, r3
   2bd24:	add	r3, sp, #5248	; 0x1480
   2bd28:	add	r3, r3, #24
   2bd2c:	eor	fp, fp, r1
   2bd30:	mov	sl, r6
   2bd34:	mov	r1, fp
   2bd38:	ldrd	r2, [r3]
   2bd3c:	mov	fp, r7
   2bd40:	ldrd	r6, [lr]
   2bd44:	str	ip, [sp, #876]	; 0x36c
   2bd48:	ldr	lr, [sp, #20]
   2bd4c:	eor	r2, r2, r6
   2bd50:	eor	r3, r3, r7
   2bd54:	mov	r6, r2
   2bd58:	mov	r7, r3
   2bd5c:	ldrd	r2, [sp, #8]
   2bd60:	add	r5, pc, #872	; 0x368
   2bd64:	ldrd	r4, [r5]
   2bd68:	adds	r2, r2, r0
   2bd6c:	adc	r3, r3, r1
   2bd70:	mov	r0, r2
   2bd74:	mov	r1, r3
   2bd78:	ldrd	r2, [sp, #16]
   2bd7c:	lsr	r3, r2, #18
   2bd80:	str	r3, [sp, #8]
   2bd84:	lsr	ip, r2, #14
   2bd88:	ldrd	r2, [sp, #56]	; 0x38
   2bd8c:	adds	r2, r2, r0
   2bd90:	adc	r3, r3, r1
   2bd94:	mov	r1, r3
   2bd98:	add	r3, sp, #872	; 0x368
   2bd9c:	mov	r0, r2
   2bda0:	ldrd	r2, [r3]
   2bda4:	eor	r2, r2, r6
   2bda8:	mov	r6, r2
   2bdac:	add	r2, sp, #5248	; 0x1480
   2bdb0:	eor	r3, r3, r7
   2bdb4:	add	r2, r2, #40	; 0x28
   2bdb8:	mov	r7, r3
   2bdbc:	orr	r3, ip, lr, lsl #18
   2bdc0:	str	r3, [r2]
   2bdc4:	ldrd	r2, [sp, #16]
   2bdc8:	ldr	ip, [sp, #8]
   2bdcc:	add	r2, sp, #5248	; 0x1480
   2bdd0:	add	r2, r2, #48	; 0x30
   2bdd4:	lsr	lr, r3, #14
   2bdd8:	orr	r3, ip, r3, lsl #14
   2bddc:	str	r3, [r2]
   2bde0:	ldr	r3, [sp, #20]
   2bde4:	adds	r2, r0, r6
   2bde8:	lsr	ip, sl, #28
   2bdec:	lsr	r3, r3, #18
   2bdf0:	str	r3, [sp, #8]
   2bdf4:	adc	r3, r1, r7
   2bdf8:	ldrd	r6, [sp, #16]
   2bdfc:	strd	r2, [sp, #40]	; 0x28
   2be00:	add	r2, sp, #5248	; 0x1480
   2be04:	add	r2, r2, #44	; 0x2c
   2be08:	orr	r3, lr, r6, lsl #18
   2be0c:	str	r3, [r2]
   2be10:	ldr	lr, [sp, #8]
   2be14:	add	r2, sp, #5248	; 0x1480
   2be18:	add	r2, r2, #52	; 0x34
   2be1c:	orr	r3, lr, r6, lsl #14
   2be20:	lsl	r0, r7, #23
   2be24:	str	r3, [r2]
   2be28:	ldrd	r6, [sp, #64]	; 0x40
   2be2c:	ldrd	r2, [sp, #144]	; 0x90
   2be30:	lsl	r1, fp, #30
   2be34:	strd	r6, [sp, #8]
   2be38:	eor	r3, r3, r7
   2be3c:	eor	r2, r2, r6
   2be40:	mov	r7, r3
   2be44:	ldr	r3, [sp, #16]
   2be48:	mov	r6, r2
   2be4c:	add	r2, sp, #5248	; 0x1480
   2be50:	add	r2, r2, #60	; 0x3c
   2be54:	orr	r3, r0, r3, lsr #9
   2be58:	str	r3, [r2]
   2be5c:	ldr	r3, [sp, #16]
   2be60:	add	r2, sp, #5312	; 0x14c0
   2be64:	strd	sl, [sp, #160]	; 0xa0
   2be68:	lsl	r0, r3, #23
   2be6c:	orr	r3, ip, fp, lsl #4
   2be70:	str	r3, [r2]
   2be74:	add	r2, sp, #5312	; 0x14c0
   2be78:	add	r2, r2, #12
   2be7c:	orr	r3, r1, sl, lsr #2
   2be80:	str	r3, [r2]
   2be84:	ldrd	r2, [sp, #40]	; 0x28
   2be88:	lsr	r1, fp, #28
   2be8c:	orr	r1, r1, sl, lsl #4
   2be90:	adds	r2, r2, r4
   2be94:	adc	r3, r3, r5
   2be98:	ldrd	r4, [sp, #16]
   2be9c:	lsl	ip, sl, #30
   2bea0:	strd	r2, [sp, #64]	; 0x40
   2bea4:	orr	lr, r0, r5, lsr #9
   2bea8:	add	r0, sp, #5248	; 0x1480
   2beac:	add	r0, r0, #56	; 0x38
   2beb0:	str	lr, [r0]
   2beb4:	add	lr, sp, #5312	; 0x14c0
   2beb8:	add	lr, lr, #4
   2bebc:	str	r1, [lr]
   2bec0:	ldr	r1, [sp, #88]	; 0x58
   2bec4:	lsl	r0, fp, #25
   2bec8:	and	r6, r6, r4
   2becc:	lsr	lr, r1, #1
   2bed0:	orr	r1, ip, fp, lsr #2
   2bed4:	add	ip, sp, #5312	; 0x14c0
   2bed8:	add	ip, ip, #8
   2bedc:	str	r1, [ip]
   2bee0:	orr	r1, r0, sl, lsr #7
   2bee4:	add	r0, sp, #5312	; 0x14c0
   2bee8:	add	r0, r0, #20
   2beec:	and	r7, r7, r5
   2bef0:	str	r1, [r0]
   2bef4:	ldrd	r4, [sp, #64]	; 0x40
   2bef8:	ldrd	r0, [sp, #200]	; 0xc8
   2befc:	mov	r2, r6
   2bf00:	mov	r3, r7
   2bf04:	ldrd	r6, [sp, #8]
   2bf08:	adds	r4, r4, r0
   2bf0c:	adc	r5, r5, r1
   2bf10:	mov	r1, r7
   2bf14:	eor	r1, r1, r3
   2bf18:	strd	r6, [sp, #64]	; 0x40
   2bf1c:	mov	r0, r6
   2bf20:	mov	r3, r1
   2bf24:	add	r6, sp, #5248	; 0x1480
   2bf28:	add	r1, sp, #5248	; 0x1480
   2bf2c:	add	r1, r1, #40	; 0x28
   2bf30:	add	r6, r6, #48	; 0x30
   2bf34:	eor	r0, r0, r2
   2bf38:	ldrd	r6, [r6]
   2bf3c:	mov	r2, r0
   2bf40:	ldrd	r0, [r1]
   2bf44:	lsl	ip, sl, #25
   2bf48:	adds	r2, r2, r4
   2bf4c:	eor	r0, r0, r6
   2bf50:	eor	r1, r1, r7
   2bf54:	ldrd	r6, [sp, #88]	; 0x58
   2bf58:	strd	r0, [sp, #8]
   2bf5c:	add	r0, sp, #5312	; 0x14c0
   2bf60:	add	r0, r0, #24
   2bf64:	orr	r1, lr, r7, lsl #31
   2bf68:	str	r1, [r0]
   2bf6c:	add	r0, sp, #5312	; 0x14c0
   2bf70:	lsr	lr, r6, #8
   2bf74:	add	r0, r0, #32
   2bf78:	orr	r1, lr, r7, lsl #24
   2bf7c:	str	r1, [r0]
   2bf80:	add	r0, sp, #5312	; 0x14c0
   2bf84:	lsr	r1, r6, #7
   2bf88:	add	r0, r0, #16
   2bf8c:	str	r1, [sp, #880]	; 0x370
   2bf90:	orr	r1, ip, fp, lsr #7
   2bf94:	str	r1, [r0]
   2bf98:	ldr	r1, [sp, #92]	; 0x5c
   2bf9c:	ldrd	r6, [sp, #152]	; 0x98
   2bfa0:	add	lr, sp, #5312	; 0x14c0
   2bfa4:	lsr	ip, r1, #1
   2bfa8:	add	r1, sp, #5248	; 0x1480
   2bfac:	add	r1, r1, #56	; 0x38
   2bfb0:	orr	r6, r6, sl
   2bfb4:	ldrd	r0, [r1]
   2bfb8:	orr	r7, r7, fp
   2bfbc:	ldrd	sl, [sp, #8]
   2bfc0:	adc	r3, r3, r5
   2bfc4:	ldrd	r4, [lr]
   2bfc8:	add	lr, sp, #5312	; 0x14c0
   2bfcc:	add	lr, lr, #8
   2bfd0:	eor	sl, sl, r0
   2bfd4:	eor	fp, fp, r1
   2bfd8:	mov	r0, sl
   2bfdc:	mov	r1, fp
   2bfe0:	ldrd	sl, [lr]
   2bfe4:	add	lr, sp, #5312	; 0x14c0
   2bfe8:	add	lr, lr, #28
   2bfec:	eor	r4, r4, sl
   2bff0:	eor	r5, r5, fp
   2bff4:	mov	sl, r4
   2bff8:	mov	fp, r5
   2bffc:	ldrd	r4, [sp, #192]	; 0xc0
   2c000:	adds	r2, r2, r0
   2c004:	adc	r3, r3, r1
   2c008:	and	r4, r4, r6
   2c00c:	and	r5, r5, r7
   2c010:	mov	r6, r4
   2c014:	mov	r7, r5
   2c018:	ldrd	r4, [sp, #88]	; 0x58
   2c01c:	adds	r8, r8, r2
   2c020:	adc	r9, r9, r3
   2c024:	orr	ip, ip, r4, lsl #31
   2c028:	str	ip, [lr]
   2c02c:	add	lr, sp, #5312	; 0x14c0
   2c030:	lsr	ip, r5, #8
   2c034:	add	lr, lr, #36	; 0x24
   2c038:	orr	ip, ip, r4, lsl #24
   2c03c:	str	ip, [lr]
   2c040:	ldr	ip, [sp, #880]	; 0x370
   2c044:	ldrd	r0, [sp, #152]	; 0x98
   2c048:	orr	ip, ip, r5, lsl #25
   2c04c:	ldrd	r4, [sp, #80]	; 0x50
   2c050:	str	ip, [sp, #880]	; 0x370
   2c054:	strd	r4, [sp, #8]
   2c058:	ldr	lr, [sp, #8]
   2c05c:	lsr	ip, r4, #19
   2c060:	ldrd	r4, [sp, #160]	; 0xa0
   2c064:	lsr	lr, lr, #6
   2c068:	str	lr, [sp, #888]	; 0x378
   2c06c:	add	lr, sp, #5312	; 0x14c0
   2c070:	add	lr, lr, #16
   2c074:	and	r0, r0, r4
   2c078:	and	r1, r1, r5
   2c07c:	ldrd	r4, [lr]
   2c080:	orr	r6, r6, r0
   2c084:	add	r0, sp, #5312	; 0x14c0
   2c088:	eor	sl, sl, r4
   2c08c:	eor	fp, fp, r5
   2c090:	mov	r4, sl
   2c094:	mov	r5, fp
   2c098:	ldrd	sl, [sp, #8]
   2c09c:	add	r0, r0, #40	; 0x28
   2c0a0:	orr	r7, r7, r1
   2c0a4:	orr	ip, ip, fp, lsl #13
   2c0a8:	str	ip, [r0]
   2c0ac:	ldr	ip, [sp, #888]	; 0x378
   2c0b0:	add	r0, sp, #5312	; 0x14c0
   2c0b4:	orr	ip, ip, fp, lsl #26
   2c0b8:	str	ip, [sp, #888]	; 0x378
   2c0bc:	lsl	r1, fp, #3
   2c0c0:	add	r0, r0, #52	; 0x34
   2c0c4:	add	ip, sp, #5312	; 0x14c0
   2c0c8:	orr	r1, r1, sl, lsr #29
   2c0cc:	b	2c0e0 <__assert_fail@plt+0x1adf4>
   2c0d0:	sfmpl	f3, 3, [pc, #1008]!	; 2c4c8 <__assert_fail@plt+0x1b1dc>
   2c0d4:	strvc	r8, [pc], #750	; 2c0dc <__assert_fail@plt+0x1adf0>
   2c0d8:	tstmi	r7, #96, 30	; 0x180
   2c0dc:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   2c0e0:	add	ip, ip, #24
   2c0e4:	str	r1, [r0]
   2c0e8:	adds	r4, r4, r6
   2c0ec:	ldr	r1, [sp, #92]	; 0x5c
   2c0f0:	adc	r5, r5, r7
   2c0f4:	ldrd	r6, [ip]
   2c0f8:	add	ip, sp, #5312	; 0x14c0
   2c0fc:	add	ip, ip, #32
   2c100:	lsr	r1, r1, #7
   2c104:	lsr	r0, fp, #19
   2c108:	str	r1, [sp, #884]	; 0x374
   2c10c:	lsl	r1, sl, #3
   2c110:	ldrd	sl, [ip]
   2c114:	lsl	lr, r9, #23
   2c118:	orr	lr, lr, r8, lsr #9
   2c11c:	eor	r6, r6, sl
   2c120:	eor	r7, r7, fp
   2c124:	ldrd	sl, [sp, #80]	; 0x50
   2c128:	orr	ip, r0, sl, lsl #13
   2c12c:	add	r0, sp, #5312	; 0x14c0
   2c130:	add	r0, r0, #44	; 0x2c
   2c134:	str	ip, [r0]
   2c138:	add	r0, sp, #5312	; 0x14c0
   2c13c:	add	r0, r0, #48	; 0x30
   2c140:	orr	r1, r1, fp, lsr #29
   2c144:	str	r1, [r0]
   2c148:	add	r1, sp, #880	; 0x370
   2c14c:	ldrd	r0, [r1]
   2c150:	eor	r0, r0, r6
   2c154:	eor	r1, r1, r7
   2c158:	mov	r6, r0
   2c15c:	mov	r7, r1
   2c160:	adds	r0, r4, r2
   2c164:	lsr	r1, fp, #6
   2c168:	str	r1, [sp, #892]	; 0x37c
   2c16c:	adc	r1, r5, r3
   2c170:	add	r3, sp, #5312	; 0x14c0
   2c174:	add	r3, r3, #40	; 0x28
   2c178:	strd	r0, [sp, #8]
   2c17c:	ldrd	r0, [r3]
   2c180:	add	r3, sp, #5312	; 0x14c0
   2c184:	add	r3, r3, #48	; 0x30
   2c188:	ldrd	sl, [r3]
   2c18c:	ldrd	r2, [sp, #104]	; 0x68
   2c190:	eor	r1, r1, fp
   2c194:	mov	r5, r1
   2c198:	add	r1, sp, #888	; 0x378
   2c19c:	eor	r0, r0, sl
   2c1a0:	ldrd	sl, [r1]
   2c1a4:	adds	r2, r2, r6
   2c1a8:	adc	r3, r3, r7
   2c1ac:	eor	fp, fp, r5
   2c1b0:	ldrd	r4, [sp, #136]	; 0x88
   2c1b4:	mov	r6, r2
   2c1b8:	lsr	r2, r8, #14
   2c1bc:	orr	ip, r2, r9, lsl #18
   2c1c0:	mov	r7, r3
   2c1c4:	eor	sl, sl, r0
   2c1c8:	adds	r4, r4, r6
   2c1cc:	add	r2, sp, #5312	; 0x14c0
   2c1d0:	adc	r5, r5, r7
   2c1d4:	add	r2, r2, #56	; 0x38
   2c1d8:	adds	r4, r4, sl
   2c1dc:	adc	r5, r5, fp
   2c1e0:	lsr	r3, r8, #18
   2c1e4:	add	r1, sp, #5376	; 0x1500
   2c1e8:	str	ip, [r2]
   2c1ec:	orr	r3, r3, r9, lsl #14
   2c1f0:	lsr	r2, r9, #14
   2c1f4:	str	r3, [r1]
   2c1f8:	strd	r4, [sp, #104]	; 0x68
   2c1fc:	orr	r5, r2, r8, lsl #18
   2c200:	add	r2, sp, #5312	; 0x14c0
   2c204:	add	r2, r2, #60	; 0x3c
   2c208:	ldrd	r6, [sp, #144]	; 0x90
   2c20c:	ldrd	r0, [sp, #16]
   2c210:	str	r5, [r2]
   2c214:	add	r2, sp, #5376	; 0x1500
   2c218:	lsr	r3, r9, #18
   2c21c:	add	r2, r2, #4
   2c220:	orr	r3, r3, r8, lsl #14
   2c224:	eor	r1, r1, r7
   2c228:	str	r3, [r2]
   2c22c:	mov	r3, r1
   2c230:	add	r1, sp, #5376	; 0x1500
   2c234:	ldrd	sl, [sp, #8]
   2c238:	add	r1, r1, #12
   2c23c:	str	lr, [r1]
   2c240:	add	r1, sp, #5376	; 0x1500
   2c244:	lsr	r4, sl, #28
   2c248:	add	r1, r1, #16
   2c24c:	orr	r5, r4, fp, lsl #4
   2c250:	str	r5, [r1]
   2c254:	add	r1, sp, #5376	; 0x1500
   2c258:	mov	r5, fp
   2c25c:	lsl	ip, fp, #30
   2c260:	add	r1, r1, #28
   2c264:	eor	r0, r0, r6
   2c268:	orr	ip, ip, sl, lsr #2
   2c26c:	mov	r4, sl
   2c270:	mov	sl, r4
   2c274:	str	ip, [r1]
   2c278:	mov	fp, r5
   2c27c:	mov	r2, r0
   2c280:	lsr	ip, r5, #28
   2c284:	sub	r1, pc, #436	; 0x1b4
   2c288:	ldrd	r0, [r1]
   2c28c:	ldrd	r4, [sp, #104]	; 0x68
   2c290:	lsl	lr, r8, #23
   2c294:	orr	lr, lr, r9, lsr #9
   2c298:	adds	r0, r0, r4
   2c29c:	adc	r1, r1, r5
   2c2a0:	add	r5, sp, #5376	; 0x1500
   2c2a4:	add	r5, r5, #8
   2c2a8:	str	lr, [r5]
   2c2ac:	add	lr, sp, #5376	; 0x1500
   2c2b0:	add	lr, lr, #20
   2c2b4:	orr	ip, ip, sl, lsl #4
   2c2b8:	str	ip, [lr]
   2c2bc:	ldr	ip, [sp, #112]	; 0x70
   2c2c0:	lsl	r4, sl, #30
   2c2c4:	lsl	r5, fp, #25
   2c2c8:	lsr	lr, ip, #1
   2c2cc:	orr	ip, r4, fp, lsr #2
   2c2d0:	add	r4, sp, #5376	; 0x1500
   2c2d4:	add	r4, r4, #24
   2c2d8:	str	ip, [r4]
   2c2dc:	add	r4, sp, #5376	; 0x1500
   2c2e0:	add	r4, r4, #36	; 0x24
   2c2e4:	orr	ip, r5, sl, lsr #7
   2c2e8:	str	ip, [r4]
   2c2ec:	ldrd	r4, [sp, #64]	; 0x40
   2c2f0:	lsl	ip, sl, #25
   2c2f4:	and	r2, r2, r8
   2c2f8:	adds	r4, r4, r0
   2c2fc:	adc	r5, r5, r1
   2c300:	and	r3, r3, r9
   2c304:	str	ip, [sp, #120]	; 0x78
   2c308:	mov	r0, r4
   2c30c:	mov	r1, r5
   2c310:	mov	r4, r6
   2c314:	mov	r5, r7
   2c318:	add	ip, sp, #5312	; 0x14c0
   2c31c:	eor	r4, r4, r2
   2c320:	eor	r5, r5, r3
   2c324:	add	ip, ip, #56	; 0x38
   2c328:	mov	r2, r4
   2c32c:	mov	r3, r5
   2c330:	ldrd	r4, [sp, #112]	; 0x70
   2c334:	ldrd	sl, [ip]
   2c338:	add	ip, sp, #5376	; 0x1500
   2c33c:	ldrd	r6, [ip]
   2c340:	orr	ip, lr, r5, lsl #31
   2c344:	add	lr, sp, #5376	; 0x1500
   2c348:	add	lr, lr, #40	; 0x28
   2c34c:	str	ip, [lr]
   2c350:	lsr	lr, r4, #8
   2c354:	orr	ip, lr, r5, lsl #24
   2c358:	eor	sl, sl, r6
   2c35c:	eor	fp, fp, r7
   2c360:	add	lr, sp, #5376	; 0x1500
   2c364:	add	lr, lr, #48	; 0x30
   2c368:	strd	sl, [sp, #64]	; 0x40
   2c36c:	ldrd	sl, [sp, #8]
   2c370:	str	ip, [lr]
   2c374:	ldr	lr, [sp, #120]	; 0x78
   2c378:	lsr	ip, r4, #7
   2c37c:	str	ip, [sp, #896]	; 0x380
   2c380:	orr	ip, lr, fp, lsr #7
   2c384:	add	lr, sp, #5376	; 0x1500
   2c388:	mov	r7, r5
   2c38c:	add	lr, lr, #32
   2c390:	adds	r6, r2, r0
   2c394:	str	ip, [lr]
   2c398:	lsr	ip, r7, #1
   2c39c:	adc	r7, r3, r1
   2c3a0:	add	r3, sp, #5376	; 0x1500
   2c3a4:	add	r3, r3, #8
   2c3a8:	ldrd	r0, [sp, #64]	; 0x40
   2c3ac:	ldrd	r2, [r3]
   2c3b0:	strd	r6, [sp, #8]
   2c3b4:	ldrd	r4, [sp, #160]	; 0xa0
   2c3b8:	eor	r1, r1, r3
   2c3bc:	mov	r7, r1
   2c3c0:	add	r3, sp, #5376	; 0x1500
   2c3c4:	add	r1, sp, #5376	; 0x1500
   2c3c8:	add	r3, r3, #16
   2c3cc:	add	r1, r1, #24
   2c3d0:	eor	r0, r0, r2
   2c3d4:	mov	r6, r0
   2c3d8:	ldrd	r2, [r3]
   2c3dc:	ldrd	r0, [r1]
   2c3e0:	orr	r4, r4, sl
   2c3e4:	orr	r5, r5, fp
   2c3e8:	eor	r2, r2, r0
   2c3ec:	eor	r3, r3, r1
   2c3f0:	strd	r2, [sp, #64]	; 0x40
   2c3f4:	ldrd	r2, [sp, #152]	; 0x98
   2c3f8:	ldrd	r0, [sp, #112]	; 0x70
   2c3fc:	and	r2, r2, r4
   2c400:	mov	r4, r2
   2c404:	add	r2, sp, #5376	; 0x1500
   2c408:	and	r3, r3, r5
   2c40c:	add	r2, r2, #44	; 0x2c
   2c410:	mov	r5, r3
   2c414:	orr	r3, ip, r0, lsl #31
   2c418:	str	r3, [r2]
   2c41c:	add	r2, sp, #5376	; 0x1500
   2c420:	lsr	ip, r1, #8
   2c424:	add	r2, r2, #52	; 0x34
   2c428:	orr	r3, ip, r0, lsl #24
   2c42c:	str	r3, [r2]
   2c430:	ldr	r3, [sp, #896]	; 0x380
   2c434:	orr	r3, r3, r1, lsl #25
   2c438:	str	r3, [sp, #896]	; 0x380
   2c43c:	ldrd	r2, [sp, #40]	; 0x28
   2c440:	ldrd	r0, [sp, #160]	; 0xa0
   2c444:	lsr	r3, r2, #6
   2c448:	str	r3, [sp, #904]	; 0x388
   2c44c:	lsr	ip, r2, #19
   2c450:	ldrd	r2, [sp, #8]
   2c454:	and	r0, r0, sl
   2c458:	and	r1, r1, fp
   2c45c:	adds	r2, r2, r6
   2c460:	adc	r3, r3, r7
   2c464:	mov	r6, r0
   2c468:	mov	r7, r1
   2c46c:	strd	sl, [sp, #8]
   2c470:	ldrd	r0, [lr]
   2c474:	ldrd	sl, [sp, #64]	; 0x40
   2c478:	orr	r4, r4, r6
   2c47c:	orr	r5, r5, r7
   2c480:	eor	sl, sl, r0
   2c484:	ldrd	r6, [sp, #40]	; 0x28
   2c488:	mov	r0, sl
   2c48c:	add	sl, sp, #5376	; 0x1500
   2c490:	add	sl, sl, #56	; 0x38
   2c494:	lsl	lr, r7, #3
   2c498:	orr	ip, ip, r7, lsl #13
   2c49c:	str	ip, [sl]
   2c4a0:	orr	ip, lr, r6, lsr #29
   2c4a4:	add	lr, sp, #5440	; 0x1540
   2c4a8:	add	lr, lr, #4
   2c4ac:	eor	fp, fp, r1
   2c4b0:	str	ip, [lr]
   2c4b4:	ldr	ip, [sp, #116]	; 0x74
   2c4b8:	mov	r1, fp
   2c4bc:	ldr	fp, [sp, #904]	; 0x388
   2c4c0:	lsr	lr, r7, #19
   2c4c4:	lsr	ip, ip, #7
   2c4c8:	orr	r7, fp, r7, lsl #26
   2c4cc:	str	ip, [sp, #900]	; 0x384
   2c4d0:	str	r7, [sp, #904]	; 0x388
   2c4d4:	lsl	ip, r6, #3
   2c4d8:	ldrd	r6, [sp, #192]	; 0xc0
   2c4dc:	adds	r6, r6, r2
   2c4e0:	adc	r7, r7, r3
   2c4e4:	adds	r0, r0, r4
   2c4e8:	add	r4, sp, #5376	; 0x1500
   2c4ec:	add	r4, r4, #40	; 0x28
   2c4f0:	strd	r6, [sp, #192]	; 0xc0
   2c4f4:	ldrd	r6, [r4]
   2c4f8:	add	r4, sp, #5376	; 0x1500
   2c4fc:	add	r4, r4, #48	; 0x30
   2c500:	ldrd	sl, [r4]
   2c504:	adc	r1, r1, r5
   2c508:	ldrd	r4, [sp, #40]	; 0x28
   2c50c:	eor	r6, r6, sl
   2c510:	add	sl, sp, #5376	; 0x1500
   2c514:	add	sl, sl, #60	; 0x3c
   2c518:	orr	lr, lr, r4, lsl #13
   2c51c:	str	lr, [sl]
   2c520:	add	lr, sp, #5440	; 0x1540
   2c524:	orr	ip, ip, r5, lsr #29
   2c528:	str	ip, [lr]
   2c52c:	add	ip, sp, #896	; 0x380
   2c530:	adds	r4, r0, r2
   2c534:	eor	r7, r7, fp
   2c538:	ldrd	sl, [ip]
   2c53c:	lsr	ip, r5, #6
   2c540:	adc	r5, r1, r3
   2c544:	add	r3, sp, #5376	; 0x1500
   2c548:	add	r3, r3, #56	; 0x38
   2c54c:	eor	sl, sl, r6
   2c550:	eor	fp, fp, r7
   2c554:	mov	r6, sl
   2c558:	mov	r7, fp
   2c55c:	ldrd	sl, [r3]
   2c560:	ldrd	r2, [lr]
   2c564:	str	ip, [sp, #908]	; 0x38c
   2c568:	strd	r4, [sp, #64]	; 0x40
   2c56c:	eor	sl, sl, r2
   2c570:	eor	fp, fp, r3
   2c574:	ldrd	r2, [sp, #88]	; 0x58
   2c578:	mov	r0, sl
   2c57c:	mov	r1, fp
   2c580:	ldrd	sl, [sp, #192]	; 0xc0
   2c584:	adds	r2, r2, r6
   2c588:	add	ip, sp, #904	; 0x388
   2c58c:	adc	r3, r3, r7
   2c590:	mov	r6, r2
   2c594:	mov	r7, r3
   2c598:	lsr	r2, sl, #14
   2c59c:	lsr	r3, sl, #18
   2c5a0:	ldrd	sl, [ip]
   2c5a4:	add	r5, pc, #876	; 0x36c
   2c5a8:	ldrd	r4, [r5]
   2c5ac:	eor	sl, sl, r0
   2c5b0:	eor	fp, fp, r1
   2c5b4:	ldrd	r0, [sp, #72]	; 0x48
   2c5b8:	strd	sl, [sp, #88]	; 0x58
   2c5bc:	ldrd	sl, [sp, #192]	; 0xc0
   2c5c0:	adds	r0, r0, r6
   2c5c4:	adc	r1, r1, r7
   2c5c8:	mov	r7, r1
   2c5cc:	orr	r1, r2, fp, lsl #18
   2c5d0:	add	r2, sp, #5440	; 0x1540
   2c5d4:	add	r2, r2, #8
   2c5d8:	str	r1, [r2]
   2c5dc:	add	r1, sp, #5440	; 0x1540
   2c5e0:	add	r1, r1, #16
   2c5e4:	orr	r3, r3, fp, lsl #14
   2c5e8:	str	r3, [r1]
   2c5ec:	mov	r6, r0
   2c5f0:	ldrd	r0, [sp, #88]	; 0x58
   2c5f4:	lsr	r2, fp, #14
   2c5f8:	lsr	r3, fp, #18
   2c5fc:	adds	r0, r0, r6
   2c600:	mov	r6, sl
   2c604:	adc	r1, r1, r7
   2c608:	orr	lr, r2, r6, lsl #18
   2c60c:	add	r2, sp, #5440	; 0x1540
   2c610:	add	r2, r2, #12
   2c614:	str	lr, [r2]
   2c618:	add	r2, sp, #5440	; 0x1540
   2c61c:	add	r2, r2, #20
   2c620:	orr	r3, r3, r6, lsl #14
   2c624:	str	r3, [r2]
   2c628:	ldrd	r2, [sp, #16]
   2c62c:	strd	r0, [sp, #120]	; 0x78
   2c630:	mov	r7, fp
   2c634:	eor	r2, r2, r8
   2c638:	eor	r3, r3, r9
   2c63c:	lsl	r0, fp, #23
   2c640:	strd	r2, [sp, #88]	; 0x58
   2c644:	add	r2, sp, #5440	; 0x1540
   2c648:	ldrd	sl, [sp, #64]	; 0x40
   2c64c:	add	r2, r2, #28
   2c650:	orr	r3, r0, r6, lsr #9
   2c654:	str	r3, [r2]
   2c658:	add	r2, sp, #5440	; 0x1540
   2c65c:	lsr	ip, sl, #28
   2c660:	add	r2, r2, #32
   2c664:	orr	r3, ip, fp, lsl #4
   2c668:	str	r3, [r2]
   2c66c:	add	r2, sp, #5440	; 0x1540
   2c670:	lsl	r1, fp, #30
   2c674:	add	r2, r2, #44	; 0x2c
   2c678:	orr	r3, r1, sl, lsr #2
   2c67c:	str	r3, [r2]
   2c680:	ldrd	r2, [sp, #120]	; 0x78
   2c684:	lsr	r1, fp, #28
   2c688:	mov	fp, r7
   2c68c:	adds	r2, r2, r4
   2c690:	adc	r3, r3, r5
   2c694:	lsl	r0, r6, #23
   2c698:	mov	r4, r2
   2c69c:	mov	r5, r3
   2c6a0:	ldrd	r2, [sp, #88]	; 0x58
   2c6a4:	orr	lr, r0, fp, lsr #9
   2c6a8:	add	r0, sp, #5440	; 0x1540
   2c6ac:	add	r0, r0, #24
   2c6b0:	and	r2, r2, r6
   2c6b4:	and	r3, r3, r7
   2c6b8:	ldrd	r6, [sp, #64]	; 0x40
   2c6bc:	str	lr, [r0]
   2c6c0:	add	lr, sp, #5440	; 0x1540
   2c6c4:	add	lr, lr, #36	; 0x24
   2c6c8:	orr	r1, r1, r6, lsl #4
   2c6cc:	str	r1, [lr]
   2c6d0:	add	lr, sp, #5440	; 0x1540
   2c6d4:	lsl	ip, r6, #30
   2c6d8:	add	lr, lr, #40	; 0x28
   2c6dc:	lsl	r0, r7, #25
   2c6e0:	orr	ip, ip, r7, lsr #2
   2c6e4:	str	ip, [lr]
   2c6e8:	orr	ip, r0, r6, lsr #7
   2c6ec:	add	r0, sp, #5440	; 0x1540
   2c6f0:	add	r0, r0, #52	; 0x34
   2c6f4:	str	ip, [r0]
   2c6f8:	lsl	ip, r6, #25
   2c6fc:	ldrd	r6, [sp, #144]	; 0x90
   2c700:	add	r0, sp, #5440	; 0x1540
   2c704:	add	r0, r0, #8
   2c708:	adds	r6, r6, r4
   2c70c:	adc	r7, r7, r5
   2c710:	mov	r4, r6
   2c714:	mov	r5, r7
   2c718:	ldrd	r6, [sp, #16]
   2c71c:	ldrd	sl, [r0]
   2c720:	add	r0, sp, #5440	; 0x1540
   2c724:	add	r0, r0, #16
   2c728:	eor	r6, r6, r2
   2c72c:	eor	r7, r7, r3
   2c730:	mov	r2, r6
   2c734:	mov	r3, r7
   2c738:	ldrd	r6, [r0]
   2c73c:	ldr	r1, [sp, #176]	; 0xb0
   2c740:	add	r0, sp, #5440	; 0x1540
   2c744:	eor	sl, sl, r6
   2c748:	eor	fp, fp, r7
   2c74c:	mov	r6, sl
   2c750:	mov	r7, fp
   2c754:	ldrd	sl, [sp, #176]	; 0xb0
   2c758:	add	r0, r0, #56	; 0x38
   2c75c:	lsr	r1, r1, #1
   2c760:	orr	r1, r1, fp, lsl #31
   2c764:	str	r1, [r0]
   2c768:	lsr	r1, sl, #8
   2c76c:	add	r0, sp, #5504	; 0x1580
   2c770:	orr	r1, r1, fp, lsl #24
   2c774:	str	r1, [r0]
   2c778:	ldr	lr, [sp, #68]	; 0x44
   2c77c:	lsr	r1, sl, #7
   2c780:	str	r1, [sp, #912]	; 0x390
   2c784:	orr	ip, ip, lr, lsr #7
   2c788:	add	lr, sp, #5440	; 0x1540
   2c78c:	add	lr, lr, #48	; 0x30
   2c790:	ldrd	r0, [sp, #64]	; 0x40
   2c794:	ldrd	sl, [sp, #8]
   2c798:	str	ip, [lr]
   2c79c:	add	lr, sp, #5440	; 0x1540
   2c7a0:	add	lr, lr, #24
   2c7a4:	orr	sl, sl, r0
   2c7a8:	orr	fp, fp, r1
   2c7ac:	mov	r0, sl
   2c7b0:	mov	r1, fp
   2c7b4:	ldrd	sl, [lr]
   2c7b8:	add	lr, sp, #5440	; 0x1540
   2c7bc:	add	lr, lr, #32
   2c7c0:	eor	sl, sl, r6
   2c7c4:	eor	fp, fp, r7
   2c7c8:	mov	r6, sl
   2c7cc:	mov	r7, fp
   2c7d0:	ldrd	sl, [lr]
   2c7d4:	add	lr, sp, #5440	; 0x1540
   2c7d8:	add	lr, lr, #40	; 0x28
   2c7dc:	adds	r2, r2, r4
   2c7e0:	adc	r3, r3, r5
   2c7e4:	ldrd	r4, [lr]
   2c7e8:	ldr	ip, [sp, #180]	; 0xb4
   2c7ec:	add	lr, sp, #5440	; 0x1540
   2c7f0:	eor	sl, sl, r4
   2c7f4:	eor	fp, fp, r5
   2c7f8:	mov	r4, sl
   2c7fc:	mov	r5, fp
   2c800:	ldrd	sl, [sp, #160]	; 0xa0
   2c804:	add	lr, lr, #60	; 0x3c
   2c808:	lsr	ip, ip, #1
   2c80c:	and	sl, sl, r0
   2c810:	and	fp, fp, r1
   2c814:	mov	r0, sl
   2c818:	mov	r1, fp
   2c81c:	ldrd	sl, [sp, #176]	; 0xb0
   2c820:	adds	r2, r2, r6
   2c824:	adc	r3, r3, r7
   2c828:	orr	ip, ip, sl, lsl #31
   2c82c:	str	ip, [lr]
   2c830:	add	lr, sp, #5504	; 0x1580
   2c834:	lsr	ip, fp, #8
   2c838:	add	lr, lr, #4
   2c83c:	orr	ip, ip, sl, lsl #24
   2c840:	str	ip, [lr]
   2c844:	ldr	ip, [sp, #912]	; 0x390
   2c848:	ldrd	r6, [sp, #64]	; 0x40
   2c84c:	orr	ip, ip, fp, lsl #25
   2c850:	ldrd	sl, [sp, #104]	; 0x68
   2c854:	str	ip, [sp, #912]	; 0x390
   2c858:	lsr	lr, sl, #6
   2c85c:	lsr	ip, sl, #19
   2c860:	ldrd	sl, [sp, #8]
   2c864:	str	lr, [sp, #920]	; 0x398
   2c868:	add	lr, sp, #5440	; 0x1540
   2c86c:	add	lr, lr, #48	; 0x30
   2c870:	and	sl, sl, r6
   2c874:	and	fp, fp, r7
   2c878:	mov	r6, sl
   2c87c:	mov	r7, fp
   2c880:	ldrd	sl, [lr]
   2c884:	orr	r6, r6, r0
   2c888:	add	r0, sp, #5504	; 0x1580
   2c88c:	eor	sl, sl, r4
   2c890:	eor	fp, fp, r5
   2c894:	ldrd	r4, [sp, #104]	; 0x68
   2c898:	add	r0, r0, #8
   2c89c:	orr	r7, r7, r1
   2c8a0:	orr	ip, ip, r5, lsl #13
   2c8a4:	str	ip, [r0]
   2c8a8:	add	r0, sp, #5504	; 0x1580
   2c8ac:	lsl	r1, r5, #3
   2c8b0:	add	r0, r0, #20
   2c8b4:	orr	r1, r1, r4, lsr #29
   2c8b8:	str	r1, [r0]
   2c8bc:	add	r1, sp, #5440	; 0x1540
   2c8c0:	add	ip, sp, #5504	; 0x1580
   2c8c4:	add	r1, r1, #56	; 0x38
   2c8c8:	strd	sl, [sp, #88]	; 0x58
   2c8cc:	ldrd	r0, [r1]
   2c8d0:	ldrd	sl, [ip]
   2c8d4:	ldr	ip, [sp, #920]	; 0x398
   2c8d8:	ldr	lr, [sp, #180]	; 0xb4
   2c8dc:	eor	r0, r0, sl
   2c8e0:	eor	r1, r1, fp
   2c8e4:	mov	sl, r4
   2c8e8:	mov	fp, r5
   2c8ec:	orr	ip, ip, r5, lsl #26
   2c8f0:	ldrd	r4, [sp, #152]	; 0x98
   2c8f4:	lsr	lr, lr, #7
   2c8f8:	str	lr, [sp, #916]	; 0x394
   2c8fc:	adds	r4, r4, r2
   2c900:	adc	r5, r5, r3
   2c904:	str	ip, [sp, #920]	; 0x398
   2c908:	strd	r4, [sp, #200]	; 0xc8
   2c90c:	ldrd	r4, [sp, #88]	; 0x58
   2c910:	b	2c928 <__assert_fail@plt+0x1b63c>
   2c914:	nop			; (mov r0, r0)
   2c918:	mvnsge	sl, r2, ror fp
   2c91c:	strbhi	r7, [r8], #2068	; 0x814
   2c920:	bne	193b0d8 <optarg@@GLIBC_2.4+0x18ecf30>
   2c924:	sfmhi	f0, 2, [r7], {8}
   2c928:	lsl	ip, sl, #3
   2c92c:	lsr	lr, fp, #19
   2c930:	adds	r4, r4, r6
   2c934:	mov	r6, r4
   2c938:	mov	r4, sl
   2c93c:	add	sl, sp, #912	; 0x390
   2c940:	adc	r5, r5, r7
   2c944:	mov	r7, r5
   2c948:	mov	r5, fp
   2c94c:	ldrd	sl, [sl]
   2c950:	orr	lr, lr, r4, lsl #13
   2c954:	orr	ip, ip, r5, lsr #29
   2c958:	eor	sl, sl, r0
   2c95c:	mov	r0, sl
   2c960:	add	sl, sp, #5504	; 0x1580
   2c964:	add	sl, sl, #12
   2c968:	str	lr, [sl]
   2c96c:	add	lr, sp, #5504	; 0x1580
   2c970:	add	lr, lr, #16
   2c974:	adds	r4, r6, r2
   2c978:	str	ip, [lr]
   2c97c:	lsr	ip, r5, #6
   2c980:	adc	r5, r7, r3
   2c984:	ldrd	r2, [sp, #112]	; 0x70
   2c988:	eor	fp, fp, r1
   2c98c:	mov	r1, fp
   2c990:	adds	r2, r2, r0
   2c994:	adc	r3, r3, r1
   2c998:	add	r1, sp, #5504	; 0x1580
   2c99c:	add	r1, r1, #8
   2c9a0:	ldrd	sl, [lr]
   2c9a4:	ldrd	r0, [r1]
   2c9a8:	str	ip, [sp, #924]	; 0x39c
   2c9ac:	strd	r4, [sp, #144]	; 0x90
   2c9b0:	eor	r0, r0, sl
   2c9b4:	eor	r1, r1, fp
   2c9b8:	mov	r6, r0
   2c9bc:	mov	r7, r1
   2c9c0:	ldrd	r0, [sp, #184]	; 0xb8
   2c9c4:	ldrd	sl, [sp, #200]	; 0xc8
   2c9c8:	sub	r5, pc, #176	; 0xb0
   2c9cc:	ldrd	r4, [r5]
   2c9d0:	adds	r0, r0, r2
   2c9d4:	adc	r1, r1, r3
   2c9d8:	mov	r3, r1
   2c9dc:	add	r1, sp, #920	; 0x398
   2c9e0:	mov	r2, r0
   2c9e4:	ldrd	r0, [r1]
   2c9e8:	lsr	ip, sl, #14
   2c9ec:	lsr	lr, sl, #18
   2c9f0:	eor	r0, r0, r6
   2c9f4:	mov	r6, r0
   2c9f8:	add	r0, sp, #5504	; 0x1580
   2c9fc:	eor	r1, r1, r7
   2ca00:	add	r0, r0, #24
   2ca04:	mov	r7, r1
   2ca08:	orr	r1, ip, fp, lsl #18
   2ca0c:	str	r1, [r0]
   2ca10:	lsr	r0, fp, #14
   2ca14:	str	r0, [sp, #112]	; 0x70
   2ca18:	add	r0, sp, #5504	; 0x1580
   2ca1c:	add	r0, r0, #32
   2ca20:	orr	r1, lr, fp, lsl #14
   2ca24:	str	r1, [r0]
   2ca28:	adds	r0, r2, r6
   2ca2c:	adc	r1, r3, r7
   2ca30:	mov	r2, sl
   2ca34:	strd	r0, [sp, #88]	; 0x58
   2ca38:	ldr	r0, [sp, #112]	; 0x70
   2ca3c:	lsr	lr, fp, #18
   2ca40:	orr	r7, r0, r2, lsl #18
   2ca44:	mov	r3, fp
   2ca48:	lsl	r6, fp, #23
   2ca4c:	add	r0, sp, #5504	; 0x1580
   2ca50:	ldrd	sl, [sp, #144]	; 0x90
   2ca54:	add	r0, r0, #28
   2ca58:	str	r7, [r0]
   2ca5c:	lsr	ip, sl, #28
   2ca60:	add	r0, sp, #5504	; 0x1580
   2ca64:	mov	sl, r2
   2ca68:	add	r0, r0, #44	; 0x2c
   2ca6c:	lsl	r1, fp, #30
   2ca70:	mov	fp, r3
   2ca74:	orr	r3, lr, r2, lsl #14
   2ca78:	orr	lr, r6, sl, lsr #9
   2ca7c:	str	lr, [r0]
   2ca80:	mov	r6, sl
   2ca84:	lsl	lr, sl, #23
   2ca88:	mov	r7, fp
   2ca8c:	ldrd	sl, [sp, #144]	; 0x90
   2ca90:	add	r0, sp, #5504	; 0x1580
   2ca94:	add	r2, sp, #5504	; 0x1580
   2ca98:	add	r0, r0, #48	; 0x30
   2ca9c:	orr	ip, ip, fp, lsl #4
   2caa0:	add	r2, r2, #36	; 0x24
   2caa4:	str	ip, [r0]
   2caa8:	add	r0, sp, #5504	; 0x1580
   2caac:	str	r3, [r2]
   2cab0:	add	r0, r0, #60	; 0x3c
   2cab4:	ldrd	r2, [sp, #192]	; 0xc0
   2cab8:	orr	r1, r1, sl, lsr #2
   2cabc:	str	r1, [r0]
   2cac0:	lsr	r0, fp, #28
   2cac4:	eor	r2, r2, r8
   2cac8:	eor	r3, r3, r9
   2cacc:	str	r0, [sp, #144]	; 0x90
   2cad0:	ldrd	r0, [sp, #88]	; 0x58
   2cad4:	and	r6, r6, r2
   2cad8:	and	r7, r7, r3
   2cadc:	mov	r2, r6
   2cae0:	mov	r3, r7
   2cae4:	mov	r6, sl
   2cae8:	mov	r7, fp
   2caec:	lsl	ip, sl, #30
   2caf0:	ldrd	sl, [sp, #128]	; 0x80
   2caf4:	adds	r0, r0, r4
   2caf8:	adc	r1, r1, r5
   2cafc:	mov	r5, r1
   2cb00:	lsr	r1, sl, #7
   2cb04:	str	lr, [sp, #112]	; 0x70
   2cb08:	str	r1, [sp, #928]	; 0x3a0
   2cb0c:	ldr	r1, [sp, #204]	; 0xcc
   2cb10:	mov	r4, r0
   2cb14:	ldr	lr, [sp, #112]	; 0x70
   2cb18:	add	r0, sp, #5504	; 0x1580
   2cb1c:	add	r0, r0, #40	; 0x28
   2cb20:	orr	r1, lr, r1, lsr #9
   2cb24:	str	r1, [r0]
   2cb28:	ldr	r0, [sp, #144]	; 0x90
   2cb2c:	lsl	lr, r7, #25
   2cb30:	orr	r1, r0, r6, lsl #4
   2cb34:	add	r0, sp, #5504	; 0x1580
   2cb38:	add	r0, r0, #52	; 0x34
   2cb3c:	str	r1, [r0]
   2cb40:	orr	r1, ip, r7, lsr #2
   2cb44:	add	ip, sp, #5504	; 0x1580
   2cb48:	add	ip, ip, #56	; 0x38
   2cb4c:	str	r1, [ip]
   2cb50:	add	ip, sp, #5568	; 0x15c0
   2cb54:	add	ip, ip, #4
   2cb58:	orr	r1, lr, r6, lsr #7
   2cb5c:	lsr	r0, sl, #1
   2cb60:	str	r1, [ip]
   2cb64:	ldrd	sl, [sp, #16]
   2cb68:	lsl	r1, r6, #25
   2cb6c:	strd	r6, [sp, #144]	; 0x90
   2cb70:	str	r1, [sp, #112]	; 0x70
   2cb74:	eor	r7, r3, r9
   2cb78:	add	r1, sp, #5504	; 0x1580
   2cb7c:	add	r3, sp, #5504	; 0x1580
   2cb80:	add	r1, r1, #32
   2cb84:	add	r3, r3, #24
   2cb88:	adds	sl, sl, r4
   2cb8c:	adc	fp, fp, r5
   2cb90:	eor	r6, r2, r8
   2cb94:	ldrd	r4, [r1]
   2cb98:	ldrd	r2, [r3]
   2cb9c:	strd	r6, [sp, #16]
   2cba0:	ldr	ip, [sp, #928]	; 0x3a0
   2cba4:	eor	r2, r2, r4
   2cba8:	eor	r3, r3, r5
   2cbac:	mov	r6, r2
   2cbb0:	mov	r7, r3
   2cbb4:	ldrd	r2, [sp, #128]	; 0x80
   2cbb8:	ldrd	r4, [sp, #64]	; 0x40
   2cbbc:	add	lr, sp, #5504	; 0x1580
   2cbc0:	orr	r1, r0, r3, lsl #31
   2cbc4:	add	r0, sp, #5568	; 0x15c0
   2cbc8:	add	r0, r0, #8
   2cbcc:	str	r1, [r0]
   2cbd0:	lsr	r0, r2, #8
   2cbd4:	orr	r1, r0, r3, lsl #24
   2cbd8:	add	r0, sp, #5568	; 0x15c0
   2cbdc:	add	r0, r0, #16
   2cbe0:	str	r1, [r0]
   2cbe4:	ldrd	r0, [sp, #144]	; 0x90
   2cbe8:	orr	ip, ip, r3, lsl #25
   2cbec:	str	ip, [sp, #928]	; 0x3a0
   2cbf0:	orr	r4, r4, r0
   2cbf4:	ldr	r0, [sp, #112]	; 0x70
   2cbf8:	orr	r5, r5, r1
   2cbfc:	orr	r1, r0, r1, lsr #7
   2cc00:	add	r0, sp, #5568	; 0x15c0
   2cc04:	lsr	ip, r3, #1
   2cc08:	ldrd	r2, [sp, #16]
   2cc0c:	str	r1, [r0]
   2cc10:	add	r1, sp, #5504	; 0x1580
   2cc14:	add	r1, r1, #40	; 0x28
   2cc18:	adds	r2, r2, sl
   2cc1c:	adc	r3, r3, fp
   2cc20:	ldrd	sl, [r1]
   2cc24:	add	r1, sp, #5504	; 0x1580
   2cc28:	add	lr, lr, #56	; 0x38
   2cc2c:	add	r1, r1, #48	; 0x30
   2cc30:	eor	sl, sl, r6
   2cc34:	eor	fp, fp, r7
   2cc38:	mov	r6, sl
   2cc3c:	mov	r7, fp
   2cc40:	ldrd	r0, [r1]
   2cc44:	ldrd	sl, [lr]
   2cc48:	add	lr, sp, #5568	; 0x15c0
   2cc4c:	add	lr, lr, #12
   2cc50:	eor	r0, r0, sl
   2cc54:	eor	r1, r1, fp
   2cc58:	ldrd	sl, [sp, #8]
   2cc5c:	and	sl, sl, r4
   2cc60:	and	fp, fp, r5
   2cc64:	mov	r4, sl
   2cc68:	mov	r5, fp
   2cc6c:	ldrd	sl, [sp, #128]	; 0x80
   2cc70:	orr	ip, ip, sl, lsl #31
   2cc74:	str	ip, [lr]
   2cc78:	add	lr, sp, #5568	; 0x15c0
   2cc7c:	lsr	ip, fp, #8
   2cc80:	add	lr, lr, #20
   2cc84:	orr	ip, ip, sl, lsl #24
   2cc88:	str	ip, [lr]
   2cc8c:	lsr	lr, fp, #7
   2cc90:	str	lr, [sp, #932]	; 0x3a4
   2cc94:	ldr	lr, [sp, #120]	; 0x78
   2cc98:	adds	sl, r2, r6
   2cc9c:	adc	fp, r3, r7
   2cca0:	lsr	lr, lr, #6
   2cca4:	ldr	ip, [sp, #120]	; 0x78
   2cca8:	str	lr, [sp, #936]	; 0x3a8
   2ccac:	strd	sl, [sp, #16]
   2ccb0:	ldrd	sl, [sp, #64]	; 0x40
   2ccb4:	ldrd	r6, [sp, #144]	; 0x90
   2ccb8:	add	r3, sp, #5568	; 0x15c0
   2ccbc:	add	r2, sp, #5568	; 0x15c0
   2ccc0:	and	sl, sl, r6
   2ccc4:	and	fp, fp, r7
   2ccc8:	mov	r6, sl
   2cccc:	mov	r7, fp
   2ccd0:	orr	r4, r4, r6
   2ccd4:	orr	r5, r5, r7
   2ccd8:	ldrd	r6, [sp, #120]	; 0x78
   2ccdc:	lsr	ip, ip, #19
   2cce0:	add	r2, r2, #24
   2cce4:	ldrd	sl, [r3]
   2cce8:	orr	r3, ip, r7, lsl #13
   2ccec:	str	r3, [r2]
   2ccf0:	add	r2, sp, #5568	; 0x15c0
   2ccf4:	lsl	lr, r7, #3
   2ccf8:	add	r2, r2, #36	; 0x24
   2ccfc:	orr	r3, lr, r6, lsr #29
   2cd00:	str	r3, [r2]
   2cd04:	ldr	r3, [sp, #936]	; 0x3a8
   2cd08:	eor	sl, sl, r0
   2cd0c:	orr	r3, r3, r7, lsl #26
   2cd10:	eor	fp, fp, r1
   2cd14:	mov	r0, sl
   2cd18:	mov	r1, fp
   2cd1c:	str	r3, [sp, #936]	; 0x3a8
   2cd20:	ldrd	sl, [sp, #160]	; 0xa0
   2cd24:	ldrd	r2, [sp, #16]
   2cd28:	lsr	lr, r7, #19
   2cd2c:	lsl	ip, r6, #3
   2cd30:	adds	r2, r2, sl
   2cd34:	adc	r3, r3, fp
   2cd38:	mov	fp, r3
   2cd3c:	add	r3, sp, #5568	; 0x15c0
   2cd40:	add	r3, r3, #8
   2cd44:	adds	r4, r4, r0
   2cd48:	adc	r5, r5, r1
   2cd4c:	ldrd	r0, [r3]
   2cd50:	add	r3, sp, #5568	; 0x15c0
   2cd54:	add	r3, r3, #16
   2cd58:	mov	sl, r2
   2cd5c:	ldrd	r2, [r3]
   2cd60:	eor	r0, r0, r2
   2cd64:	add	r2, sp, #5568	; 0x15c0
   2cd68:	add	r2, r2, #28
   2cd6c:	eor	r1, r1, r3
   2cd70:	orr	r3, lr, r6, lsl #13
   2cd74:	str	r3, [r2]
   2cd78:	add	r2, sp, #5568	; 0x15c0
   2cd7c:	add	r2, r2, #32
   2cd80:	orr	r3, ip, r7, lsr #29
   2cd84:	str	r3, [r2]
   2cd88:	add	r3, sp, #928	; 0x3a0
   2cd8c:	add	ip, sp, #5568	; 0x15c0
   2cd90:	ldrd	r2, [r3]
   2cd94:	add	ip, ip, #32
   2cd98:	eor	r3, r3, r1
   2cd9c:	mov	r1, r3
   2cda0:	eor	r2, r2, r0
   2cda4:	lsr	r3, r7, #6
   2cda8:	mov	r0, r2
   2cdac:	str	r3, [sp, #940]	; 0x3ac
   2cdb0:	ldrd	r2, [sp, #16]
   2cdb4:	adds	r2, r2, r4
   2cdb8:	adc	r3, r3, r5
   2cdbc:	mov	r7, r3
   2cdc0:	add	r3, sp, #5568	; 0x15c0
   2cdc4:	add	r3, r3, #24
   2cdc8:	ldrd	r4, [ip]
   2cdcc:	mov	r6, r2
   2cdd0:	ldrd	r2, [r3]
   2cdd4:	add	ip, sp, #936	; 0x3a8
   2cdd8:	strd	r6, [sp, #16]
   2cddc:	eor	r2, r2, r4
   2cde0:	eor	r3, r3, r5
   2cde4:	ldrd	r4, [sp, #176]	; 0xb0
   2cde8:	mov	r6, r2
   2cdec:	lsr	r2, sl, #14
   2cdf0:	adds	r4, r4, r0
   2cdf4:	adc	r5, r5, r1
   2cdf8:	mov	r0, r4
   2cdfc:	mov	r1, r5
   2ce00:	ldrd	r4, [ip]
   2ce04:	mov	r7, r3
   2ce08:	orr	ip, r2, fp, lsl #18
   2ce0c:	add	r2, sp, #5568	; 0x15c0
   2ce10:	eor	r4, r4, r6
   2ce14:	eor	r5, r5, r7
   2ce18:	add	r2, r2, #40	; 0x28
   2ce1c:	mov	r6, r4
   2ce20:	mov	r7, r5
   2ce24:	ldrd	r4, [sp, #32]
   2ce28:	str	ip, [r2]
   2ce2c:	lsr	r2, fp, #14
   2ce30:	orr	lr, r2, sl, lsl #18
   2ce34:	add	r2, sp, #5568	; 0x15c0
   2ce38:	adds	r4, r4, r0
   2ce3c:	add	ip, sp, #5568	; 0x15c0
   2ce40:	add	r2, r2, #44	; 0x2c
   2ce44:	adc	r5, r5, r1
   2ce48:	lsr	r3, sl, #18
   2ce4c:	adds	r4, r4, r6
   2ce50:	add	ip, ip, #48	; 0x30
   2ce54:	adc	r5, r5, r7
   2ce58:	str	lr, [r2]
   2ce5c:	ldrd	r6, [sp, #16]
   2ce60:	orr	r3, r3, fp, lsl #14
   2ce64:	add	r2, sp, #5568	; 0x15c0
   2ce68:	str	r3, [ip]
   2ce6c:	add	r2, r2, #52	; 0x34
   2ce70:	lsr	r3, fp, #18
   2ce74:	orr	r3, r3, sl, lsl #14
   2ce78:	lsr	ip, r6, #28
   2ce7c:	lsl	r1, r7, #30
   2ce80:	str	r3, [r2]
   2ce84:	ldrd	r6, [sp, #200]	; 0xc8
   2ce88:	ldrd	r2, [sp, #192]	; 0xc0
   2ce8c:	lsl	r0, fp, #23
   2ce90:	orr	lr, r0, sl, lsr #9
   2ce94:	add	r0, sp, #5568	; 0x15c0
   2ce98:	eor	r2, r2, r6
   2ce9c:	eor	r3, r3, r7
   2cea0:	add	r0, r0, #60	; 0x3c
   2cea4:	ldrd	r6, [sp, #16]
   2cea8:	str	lr, [r0]
   2ceac:	add	lr, sp, #5632	; 0x1600
   2ceb0:	orr	ip, ip, r7, lsl #4
   2ceb4:	str	ip, [lr]
   2ceb8:	add	ip, sp, #5632	; 0x1600
   2cebc:	add	ip, ip, #12
   2cec0:	orr	r1, r1, r6, lsr #2
   2cec4:	str	r1, [ip]
   2cec8:	mov	r6, r4
   2cecc:	lsr	r1, r7, #28
   2ced0:	strd	r4, [sp, #152]	; 0x98
   2ced4:	mov	r7, r5
   2ced8:	add	r5, pc, #872	; 0x368
   2cedc:	ldrd	r4, [r5]
   2cee0:	lsl	r0, sl, #23
   2cee4:	ldr	ip, [sp, #16]
   2cee8:	adds	r4, r4, r6
   2ceec:	adc	r5, r5, r7
   2cef0:	ldrd	r6, [sp, #48]	; 0x30
   2cef4:	lsl	ip, ip, #30
   2cef8:	and	r2, r2, sl
   2cefc:	lsr	lr, r6, #7
   2cf00:	str	lr, [sp, #944]	; 0x3b0
   2cf04:	orr	lr, r0, fp, lsr #9
   2cf08:	add	r0, sp, #5568	; 0x15c0
   2cf0c:	add	r0, r0, #56	; 0x38
   2cf10:	str	lr, [r0]
   2cf14:	ldr	r0, [sp, #16]
   2cf18:	ldr	lr, [sp, #20]
   2cf1c:	and	r3, r3, fp
   2cf20:	orr	r1, r1, r0, lsl #4
   2cf24:	add	r0, sp, #5632	; 0x1600
   2cf28:	add	r0, r0, #4
   2cf2c:	str	r1, [r0]
   2cf30:	lsr	r0, r6, #1
   2cf34:	ldrd	r6, [sp, #16]
   2cf38:	lsl	lr, lr, #25
   2cf3c:	orr	r1, ip, r7, lsr #2
   2cf40:	add	ip, sp, #5632	; 0x1600
   2cf44:	add	ip, ip, #8
   2cf48:	str	r1, [ip]
   2cf4c:	add	ip, sp, #5632	; 0x1600
   2cf50:	add	ip, ip, #20
   2cf54:	orr	r1, lr, r6, lsr #7
   2cf58:	str	r1, [ip]
   2cf5c:	lsl	r1, r6, #25
   2cf60:	adds	r6, r8, r4
   2cf64:	adc	r7, r9, r5
   2cf68:	ldrd	r4, [sp, #192]	; 0xc0
   2cf6c:	add	ip, sp, #5568	; 0x15c0
   2cf70:	add	ip, ip, #40	; 0x28
   2cf74:	eor	r4, r4, r2
   2cf78:	eor	r5, r5, r3
   2cf7c:	ldrd	r8, [ip]
   2cf80:	mov	r2, r4
   2cf84:	mov	r3, r5
   2cf88:	add	ip, sp, #5568	; 0x15c0
   2cf8c:	ldrd	r4, [sp, #48]	; 0x30
   2cf90:	add	ip, ip, #48	; 0x30
   2cf94:	strd	r6, [sp, #112]	; 0x70
   2cf98:	ldrd	r6, [ip]
   2cf9c:	orr	ip, r0, r5, lsl #31
   2cfa0:	add	r0, sp, #5632	; 0x1600
   2cfa4:	add	r0, r0, #24
   2cfa8:	str	ip, [r0]
   2cfac:	lsr	r0, r4, #8
   2cfb0:	orr	ip, r0, r5, lsl #24
   2cfb4:	add	r0, sp, #5632	; 0x1600
   2cfb8:	eor	r8, r8, r6
   2cfbc:	eor	r9, r9, r7
   2cfc0:	add	r0, r0, #32
   2cfc4:	mov	r6, r8
   2cfc8:	mov	r7, r9
   2cfcc:	ldrd	r8, [sp, #16]
   2cfd0:	str	ip, [r0]
   2cfd4:	add	r0, sp, #5632	; 0x1600
   2cfd8:	add	r0, r0, #16
   2cfdc:	orr	r1, r1, r9, lsr #7
   2cfe0:	str	r1, [r0]
   2cfe4:	ldrd	r0, [sp, #112]	; 0x70
   2cfe8:	ldr	lr, [sp, #52]	; 0x34
   2cfec:	ldr	ip, [sp, #944]	; 0x3b0
   2cff0:	adds	r0, r0, r2
   2cff4:	adc	r1, r1, r3
   2cff8:	mov	r3, r1
   2cffc:	add	r1, sp, #5568	; 0x15c0
   2d000:	add	r1, r1, #56	; 0x38
   2d004:	mov	r2, r0
   2d008:	ldrd	r0, [r1]
   2d00c:	orr	ip, ip, lr, lsl #25
   2d010:	ldrd	r4, [sp, #144]	; 0x90
   2d014:	str	ip, [sp, #944]	; 0x3b0
   2d018:	eor	r1, r1, r7
   2d01c:	lsr	ip, lr, #1
   2d020:	add	lr, sp, #5632	; 0x1600
   2d024:	mov	r7, r1
   2d028:	add	lr, lr, #8
   2d02c:	add	r1, sp, #5632	; 0x1600
   2d030:	eor	r0, r0, r6
   2d034:	orr	r4, r4, r8
   2d038:	orr	r5, r5, r9
   2d03c:	mov	r6, r0
   2d040:	ldrd	r8, [lr]
   2d044:	ldrd	r0, [r1]
   2d048:	add	lr, sp, #5632	; 0x1600
   2d04c:	add	lr, lr, #28
   2d050:	eor	r0, r0, r8
   2d054:	eor	r1, r1, r9
   2d058:	ldrd	r8, [sp, #64]	; 0x40
   2d05c:	adds	r2, r2, r6
   2d060:	adc	r3, r3, r7
   2d064:	and	r8, r8, r4
   2d068:	and	r9, r9, r5
   2d06c:	mov	r4, r8
   2d070:	mov	r5, r9
   2d074:	ldrd	r8, [sp, #48]	; 0x30
   2d078:	orr	ip, ip, r8, lsl #31
   2d07c:	str	ip, [lr]
   2d080:	add	lr, sp, #5632	; 0x1600
   2d084:	lsr	ip, r9, #8
   2d088:	add	lr, lr, #36	; 0x24
   2d08c:	orr	ip, ip, r8, lsl #24
   2d090:	str	ip, [lr]
   2d094:	lsr	lr, r9, #7
   2d098:	str	lr, [sp, #948]	; 0x3b4
   2d09c:	ldr	lr, [sp, #88]	; 0x58
   2d0a0:	ldrd	r6, [sp, #16]
   2d0a4:	ldrd	r8, [sp, #144]	; 0x90
   2d0a8:	lsr	lr, lr, #6
   2d0ac:	str	lr, [sp, #952]	; 0x3b8
   2d0b0:	add	lr, sp, #5632	; 0x1600
   2d0b4:	add	lr, lr, #16
   2d0b8:	and	r8, r8, r6
   2d0bc:	and	r9, r9, r7
   2d0c0:	mov	r6, r8
   2d0c4:	mov	r7, r9
   2d0c8:	ldrd	r8, [lr]
   2d0cc:	ldr	ip, [sp, #88]	; 0x58
   2d0d0:	orr	r4, r4, r6
   2d0d4:	eor	r8, r8, r0
   2d0d8:	eor	r9, r9, r1
   2d0dc:	mov	r0, r8
   2d0e0:	mov	r1, r9
   2d0e4:	ldrd	r8, [sp, #88]	; 0x58
   2d0e8:	add	r6, sp, #5632	; 0x1600
   2d0ec:	add	r6, r6, #40	; 0x28
   2d0f0:	lsr	ip, ip, #19
   2d0f4:	lsl	lr, r9, #3
   2d0f8:	orr	ip, ip, r9, lsl #13
   2d0fc:	str	ip, [r6]
   2d100:	orr	ip, lr, r8, lsr #29
   2d104:	add	lr, sp, #5632	; 0x1600
   2d108:	orr	r5, r5, r7
   2d10c:	add	lr, lr, #52	; 0x34
   2d110:	ldr	r7, [sp, #952]	; 0x3b8
   2d114:	str	ip, [lr]
   2d118:	orr	r7, r7, r9, lsl #26
   2d11c:	lsr	lr, r9, #19
   2d120:	lsl	ip, r8, #3
   2d124:	ldrd	r8, [sp, #8]
   2d128:	str	r7, [sp, #952]	; 0x3b8
   2d12c:	adds	r8, r8, r2
   2d130:	adc	r9, r9, r3
   2d134:	adds	r6, r0, r4
   2d138:	adc	r7, r1, r5
   2d13c:	add	r1, sp, #5632	; 0x1600
   2d140:	add	r1, r1, #24
   2d144:	strd	r6, [sp, #8]
   2d148:	ldrd	r6, [r1]
   2d14c:	add	r1, sp, #5632	; 0x1600
   2d150:	add	r1, r1, #32
   2d154:	ldrd	r4, [sp, #88]	; 0x58
   2d158:	ldrd	r0, [r1]
   2d15c:	eor	r6, r6, r0
   2d160:	add	r0, sp, #5632	; 0x1600
   2d164:	add	r0, r0, #44	; 0x2c
   2d168:	eor	r7, r7, r1
   2d16c:	orr	r1, lr, r4, lsl #13
   2d170:	str	r1, [r0]
   2d174:	add	r0, sp, #5632	; 0x1600
   2d178:	add	r0, r0, #48	; 0x30
   2d17c:	orr	r1, ip, r5, lsr #29
   2d180:	str	r1, [r0]
   2d184:	add	r1, sp, #944	; 0x3b0
   2d188:	lsr	ip, r8, #14
   2d18c:	ldrd	r0, [r1]
   2d190:	lsr	lr, r8, #18
   2d194:	eor	r1, r1, r7
   2d198:	mov	r7, r1
   2d19c:	eor	r0, r0, r6
   2d1a0:	lsr	r1, r5, #6
   2d1a4:	mov	r6, r0
   2d1a8:	str	r1, [sp, #956]	; 0x3bc
   2d1ac:	ldrd	r0, [sp, #8]
   2d1b0:	adds	r0, r0, r2
   2d1b4:	adc	r1, r1, r3
   2d1b8:	add	r3, sp, #5632	; 0x1600
   2d1bc:	add	r3, r3, #40	; 0x28
   2d1c0:	mov	r4, r0
   2d1c4:	mov	r5, r1
   2d1c8:	ldrd	r0, [r3]
   2d1cc:	add	r3, sp, #5632	; 0x1600
   2d1d0:	add	r3, r3, #48	; 0x30
   2d1d4:	strd	r4, [sp, #8]
   2d1d8:	ldrd	r2, [r3]
   2d1dc:	add	r5, pc, #108	; 0x6c
   2d1e0:	ldrd	r4, [r5]
   2d1e4:	eor	r0, r0, r2
   2d1e8:	eor	r1, r1, r3
   2d1ec:	ldrd	r2, [sp, #128]	; 0x80
   2d1f0:	adds	r2, r2, r6
   2d1f4:	adc	r3, r3, r7
   2d1f8:	mov	r7, r3
   2d1fc:	add	r3, sp, #952	; 0x3b8
   2d200:	mov	r6, r2
   2d204:	ldrd	r2, [r3]
   2d208:	eor	r2, r2, r0
   2d20c:	eor	r3, r3, r1
   2d210:	ldrd	r0, [sp, #168]	; 0xa8
   2d214:	strd	r2, [sp, #112]	; 0x70
   2d218:	add	r2, sp, #5632	; 0x1600
   2d21c:	adds	r0, r0, r6
   2d220:	adc	r1, r1, r7
   2d224:	add	r2, r2, #56	; 0x38
   2d228:	orr	r3, ip, r9, lsl #18
   2d22c:	mov	r7, r1
   2d230:	add	r1, sp, #5696	; 0x1640
   2d234:	str	r3, [r2]
   2d238:	orr	r3, lr, r9, lsl #14
   2d23c:	mov	r6, r0
   2d240:	str	r3, [r1]
   2d244:	b	2d258 <__assert_fail@plt+0x1bf6c>
   2d248:	cmncs	r3, #40, 28	; 0x280
   2d24c:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   2d250:	cdple	13, 8, cr11, cr2, cr9, {7}
   2d254:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   2d258:	ldrd	r0, [sp, #112]	; 0x70
   2d25c:	lsr	r2, r9, #14
   2d260:	orr	lr, r2, r8, lsl #18
   2d264:	add	r2, sp, #5632	; 0x1600
   2d268:	adds	r0, r0, r6
   2d26c:	add	r2, r2, #60	; 0x3c
   2d270:	adc	r1, r1, r7
   2d274:	mov	r6, r0
   2d278:	lsl	r0, r9, #23
   2d27c:	mov	r7, r1
   2d280:	ldr	r1, [sp, #8]
   2d284:	str	lr, [r2]
   2d288:	orr	lr, r0, r8, lsr #9
   2d28c:	add	r0, sp, #5696	; 0x1640
   2d290:	add	r0, r0, #12
   2d294:	str	lr, [r0]
   2d298:	ldr	lr, [sp, #12]
   2d29c:	strd	r6, [sp, #160]	; 0xa0
   2d2a0:	adds	r6, r6, r4
   2d2a4:	adc	r7, r7, r5
   2d2a8:	lsr	ip, r1, #28
   2d2ac:	orr	ip, ip, lr, lsl #4
   2d2b0:	mov	r4, r6
   2d2b4:	mov	r5, r7
   2d2b8:	add	lr, sp, #5696	; 0x1640
   2d2bc:	ldrd	r6, [sp, #96]	; 0x60
   2d2c0:	add	lr, lr, #16
   2d2c4:	ldr	r1, [sp, #12]
   2d2c8:	str	ip, [lr]
   2d2cc:	lsl	r0, r8, #23
   2d2d0:	ldr	ip, [sp, #8]
   2d2d4:	lsr	lr, r6, #7
   2d2d8:	str	lr, [sp, #960]	; 0x3c0
   2d2dc:	orr	lr, r0, r9, lsr #9
   2d2e0:	add	r0, sp, #5696	; 0x1640
   2d2e4:	add	r0, r0, #8
   2d2e8:	lsl	r1, r1, #30
   2d2ec:	orr	r1, r1, ip, lsr #2
   2d2f0:	add	ip, sp, #5696	; 0x1640
   2d2f4:	str	lr, [r0]
   2d2f8:	add	ip, ip, #28
   2d2fc:	ldr	lr, [sp, #12]
   2d300:	str	r1, [ip]
   2d304:	ldr	r1, [sp, #12]
   2d308:	lsl	r0, lr, #25
   2d30c:	ldr	lr, [sp, #8]
   2d310:	lsr	r1, r1, #28
   2d314:	ldr	ip, [sp, #8]
   2d318:	orr	r1, r1, lr, lsl #4
   2d31c:	add	lr, sp, #5696	; 0x1640
   2d320:	add	lr, lr, #20
   2d324:	str	r1, [lr]
   2d328:	lsr	r1, r6, #1
   2d32c:	ldrd	r6, [sp, #8]
   2d330:	add	lr, sp, #5696	; 0x1640
   2d334:	add	lr, lr, #24
   2d338:	lsl	ip, ip, #30
   2d33c:	orr	ip, ip, r7, lsr #2
   2d340:	str	ip, [lr]
   2d344:	orr	ip, r0, r6, lsr #7
   2d348:	add	r0, sp, #5696	; 0x1640
   2d34c:	add	r0, r0, #36	; 0x24
   2d350:	add	r2, sp, #5696	; 0x1640
   2d354:	str	ip, [r0]
   2d358:	lsl	ip, r6, #25
   2d35c:	ldrd	r6, [sp, #192]	; 0xc0
   2d360:	lsr	r3, r9, #18
   2d364:	add	r2, r2, #4
   2d368:	orr	r3, r3, r8, lsl #14
   2d36c:	str	r3, [r2]
   2d370:	adds	r6, r6, r4
   2d374:	ldrd	r2, [sp, #200]	; 0xc8
   2d378:	adc	r7, r7, r5
   2d37c:	mov	r4, r6
   2d380:	mov	r5, r7
   2d384:	ldrd	r6, [sp, #200]	; 0xc8
   2d388:	eor	r3, r3, fp
   2d38c:	and	r3, r3, r9
   2d390:	eor	r2, r2, sl
   2d394:	and	r2, r2, r8
   2d398:	eor	r7, r7, r3
   2d39c:	add	r3, sp, #5632	; 0x1600
   2d3a0:	eor	r6, r6, r2
   2d3a4:	add	r0, sp, #5696	; 0x1640
   2d3a8:	add	r3, r3, #56	; 0x38
   2d3ac:	strd	r6, [sp, #112]	; 0x70
   2d3b0:	ldrd	r2, [r3]
   2d3b4:	ldrd	r6, [r0]
   2d3b8:	eor	r3, r3, r7
   2d3bc:	mov	r7, r3
   2d3c0:	eor	r2, r2, r6
   2d3c4:	ldr	r3, [sp, #100]	; 0x64
   2d3c8:	mov	r6, r2
   2d3cc:	add	r2, sp, #5696	; 0x1640
   2d3d0:	add	r2, r2, #40	; 0x28
   2d3d4:	orr	r3, r1, r3, lsl #31
   2d3d8:	str	r3, [r2]
   2d3dc:	ldr	r3, [sp, #96]	; 0x60
   2d3e0:	add	r2, sp, #5696	; 0x1640
   2d3e4:	add	r2, r2, #48	; 0x30
   2d3e8:	lsr	r1, r3, #8
   2d3ec:	ldr	r3, [sp, #100]	; 0x64
   2d3f0:	orr	r3, r1, r3, lsl #24
   2d3f4:	str	r3, [r2]
   2d3f8:	ldrd	r0, [sp, #16]
   2d3fc:	ldrd	r2, [sp, #8]
   2d400:	ldr	lr, [sp, #960]	; 0x3c0
   2d404:	orr	r0, r0, r2
   2d408:	add	r2, sp, #5696	; 0x1640
   2d40c:	add	r2, r2, #32
   2d410:	orr	r1, r1, r3
   2d414:	orr	r3, ip, r3, lsr #7
   2d418:	str	r3, [r2]
   2d41c:	ldrd	r2, [sp, #112]	; 0x70
   2d420:	strd	r0, [sp, #176]	; 0xb0
   2d424:	ldr	r1, [sp, #100]	; 0x64
   2d428:	adds	r2, r2, r4
   2d42c:	adc	r3, r3, r5
   2d430:	orr	lr, lr, r1, lsl #25
   2d434:	strd	r2, [sp, #112]	; 0x70
   2d438:	add	r3, sp, #5696	; 0x1640
   2d43c:	add	r3, r3, #8
   2d440:	lsr	ip, r1, #1
   2d444:	ldrd	r2, [r3]
   2d448:	add	r1, sp, #5696	; 0x1640
   2d44c:	add	r1, r1, #24
   2d450:	eor	r3, r3, r7
   2d454:	mov	r7, r3
   2d458:	add	r3, sp, #5696	; 0x1640
   2d45c:	add	r3, r3, #16
   2d460:	eor	r2, r2, r6
   2d464:	ldrd	r4, [r1]
   2d468:	mov	r6, r2
   2d46c:	ldrd	r2, [r3]
   2d470:	ldrd	r0, [sp, #176]	; 0xb0
   2d474:	str	lr, [sp, #960]	; 0x3c0
   2d478:	eor	r2, r2, r4
   2d47c:	eor	r3, r3, r5
   2d480:	ldrd	r4, [sp, #96]	; 0x60
   2d484:	strd	r2, [sp, #128]	; 0x80
   2d488:	ldrd	r2, [sp, #144]	; 0x90
   2d48c:	lsr	lr, r5, #7
   2d490:	str	lr, [sp, #964]	; 0x3c4
   2d494:	and	r0, r0, r2
   2d498:	and	r1, r1, r3
   2d49c:	mov	r2, r0
   2d4a0:	mov	r3, r1
   2d4a4:	ldrd	r0, [sp, #128]	; 0x80
   2d4a8:	strd	r2, [sp, #192]	; 0xc0
   2d4ac:	add	r2, sp, #5696	; 0x1640
   2d4b0:	add	r2, r2, #44	; 0x2c
   2d4b4:	orr	r3, ip, r4, lsl #31
   2d4b8:	str	r3, [r2]
   2d4bc:	add	r2, sp, #5696	; 0x1640
   2d4c0:	lsr	ip, r5, #8
   2d4c4:	add	r2, r2, #52	; 0x34
   2d4c8:	orr	r3, ip, r4, lsl #24
   2d4cc:	str	r3, [r2]
   2d4d0:	ldrd	r2, [sp, #152]	; 0x98
   2d4d4:	mov	r5, r3
   2d4d8:	lsr	r3, r2, #6
   2d4dc:	lsr	ip, r2, #19
   2d4e0:	mov	r4, r2
   2d4e4:	str	r3, [sp, #968]	; 0x3c8
   2d4e8:	ldrd	r2, [sp, #112]	; 0x70
   2d4ec:	adds	r2, r2, r6
   2d4f0:	adc	r3, r3, r7
   2d4f4:	ldrd	r6, [sp, #16]
   2d4f8:	strd	r2, [sp, #112]	; 0x70
   2d4fc:	ldrd	r2, [sp, #8]
   2d500:	and	r7, r7, r3
   2d504:	add	r3, sp, #5696	; 0x1640
   2d508:	add	r3, r3, #32
   2d50c:	and	r6, r6, r2
   2d510:	ldrd	r2, [r3]
   2d514:	eor	r0, r0, r2
   2d518:	eor	r1, r1, r3
   2d51c:	mov	r2, r0
   2d520:	mov	r3, r1
   2d524:	lsl	r1, r5, #3
   2d528:	strd	r2, [sp, #176]	; 0xb0
   2d52c:	ldrd	r2, [sp, #192]	; 0xc0
   2d530:	orr	r2, r2, r6
   2d534:	mov	r6, r2
   2d538:	add	r2, sp, #5696	; 0x1640
   2d53c:	orr	r3, r3, r7
   2d540:	add	r2, r2, #56	; 0x38
   2d544:	mov	r7, r3
   2d548:	orr	r3, ip, r5, lsl #13
   2d54c:	str	r3, [r2]
   2d550:	add	r2, sp, #5760	; 0x1680
   2d554:	add	r2, r2, #4
   2d558:	orr	r3, r1, r4, lsr #29
   2d55c:	str	r3, [r2]
   2d560:	add	r3, sp, #5696	; 0x1640
   2d564:	add	r3, r3, #40	; 0x28
   2d568:	ldrd	r0, [r3]
   2d56c:	add	r3, sp, #5696	; 0x1640
   2d570:	add	r3, r3, #48	; 0x30
   2d574:	ldrd	r2, [r3]
   2d578:	eor	r1, r1, r3
   2d57c:	ldr	r3, [sp, #968]	; 0x3c8
   2d580:	eor	r0, r0, r2
   2d584:	orr	r3, r3, r5, lsl #26
   2d588:	str	r3, [sp, #968]	; 0x3c8
   2d58c:	ldrd	r4, [sp, #64]	; 0x40
   2d590:	ldrd	r2, [sp, #112]	; 0x70
   2d594:	adds	r2, r2, r4
   2d598:	adc	r3, r3, r5
   2d59c:	mov	r4, r2
   2d5a0:	mov	r5, r3
   2d5a4:	add	r3, sp, #960	; 0x3c0
   2d5a8:	strd	r4, [sp, #128]	; 0x80
   2d5ac:	ldrd	r4, [sp, #176]	; 0xb0
   2d5b0:	ldrd	r2, [r3]
   2d5b4:	adds	r4, r4, r6
   2d5b8:	adc	r5, r5, r7
   2d5bc:	mov	r6, r4
   2d5c0:	mov	r7, r5
   2d5c4:	ldrd	r4, [sp, #152]	; 0x98
   2d5c8:	eor	r2, r2, r0
   2d5cc:	mov	r0, r2
   2d5d0:	add	r2, sp, #5696	; 0x1640
   2d5d4:	lsr	lr, r5, #19
   2d5d8:	eor	r3, r3, r1
   2d5dc:	add	r2, r2, #60	; 0x3c
   2d5e0:	mov	r1, r3
   2d5e4:	orr	r3, lr, r4, lsl #13
   2d5e8:	str	r3, [r2]
   2d5ec:	lsl	ip, r4, #3
   2d5f0:	add	r2, sp, #5760	; 0x1680
   2d5f4:	orr	r3, ip, r5, lsr #29
   2d5f8:	str	r3, [r2]
   2d5fc:	lsr	r3, r5, #6
   2d600:	str	r3, [sp, #972]	; 0x3cc
   2d604:	ldrd	r2, [sp, #112]	; 0x70
   2d608:	add	ip, sp, #5760	; 0x1680
   2d60c:	adds	r2, r2, r6
   2d610:	adc	r3, r3, r7
   2d614:	mov	r4, r2
   2d618:	mov	r5, r3
   2d61c:	ldrd	r2, [sp, #48]	; 0x30
   2d620:	ldrd	r6, [ip]
   2d624:	strd	r4, [sp, #64]	; 0x40
   2d628:	adds	r2, r2, r0
   2d62c:	adc	r3, r3, r1
   2d630:	add	r1, sp, #5696	; 0x1640
   2d634:	add	r1, r1, #56	; 0x38
   2d638:	ldrd	r0, [r1]
   2d63c:	eor	r0, r0, r6
   2d640:	eor	r1, r1, r7
   2d644:	ldrd	r6, [sp, #128]	; 0x80
   2d648:	mov	r4, r0
   2d64c:	mov	r5, r1
   2d650:	lsr	r0, r6, #14
   2d654:	lsr	r1, r6, #18
   2d658:	ldrd	r6, [sp, #80]	; 0x50
   2d65c:	adds	r6, r6, r2
   2d660:	adc	r7, r7, r3
   2d664:	add	r3, sp, #968	; 0x3c8
   2d668:	strd	r6, [sp, #48]	; 0x30
   2d66c:	ldrd	r6, [r3]
   2d670:	mov	r2, r4
   2d674:	mov	r3, r5
   2d678:	eor	r2, r2, r6
   2d67c:	eor	r3, r3, r7
   2d680:	mov	r6, r2
   2d684:	mov	r7, r3
   2d688:	ldrd	r2, [sp, #128]	; 0x80
   2d68c:	orr	ip, r0, r3, lsl #18
   2d690:	add	r0, sp, #5760	; 0x1680
   2d694:	add	r0, r0, #8
   2d698:	str	ip, [r0]
   2d69c:	lsr	r0, r3, #14
   2d6a0:	str	r0, [sp, #112]	; 0x70
   2d6a4:	add	r0, sp, #5760	; 0x1680
   2d6a8:	add	r0, r0, #16
   2d6ac:	orr	r1, r1, r3, lsl #14
   2d6b0:	str	r1, [r0]
   2d6b4:	ldrd	r0, [sp, #48]	; 0x30
   2d6b8:	lsr	lr, r3, #18
   2d6bc:	adds	r0, r0, r6
   2d6c0:	mov	r4, r0
   2d6c4:	ldr	r0, [sp, #112]	; 0x70
   2d6c8:	adc	r1, r1, r7
   2d6cc:	lsl	r6, r3, #23
   2d6d0:	orr	r7, r0, r2, lsl #18
   2d6d4:	orr	r3, lr, r2, lsl #14
   2d6d8:	add	r2, sp, #5760	; 0x1680
   2d6dc:	add	r2, r2, #20
   2d6e0:	mov	r5, r1
   2d6e4:	add	r0, sp, #5760	; 0x1680
   2d6e8:	ldr	r1, [sp, #64]	; 0x40
   2d6ec:	str	r3, [r2]
   2d6f0:	add	r0, r0, #12
   2d6f4:	eor	r2, sl, r8
   2d6f8:	eor	r3, fp, r9
   2d6fc:	lsr	ip, r1, #28
   2d700:	str	r7, [r0]
   2d704:	ldr	r1, [sp, #68]	; 0x44
   2d708:	strd	r2, [sp, #48]	; 0x30
   2d70c:	ldr	r3, [sp, #128]	; 0x80
   2d710:	add	r2, sp, #5760	; 0x1680
   2d714:	add	r2, r2, #28
   2d718:	orr	r3, r6, r3, lsr #9
   2d71c:	str	r3, [r2]
   2d720:	ldr	r3, [sp, #68]	; 0x44
   2d724:	add	r2, sp, #5760	; 0x1680
   2d728:	add	r2, r2, #32
   2d72c:	orr	r3, ip, r3, lsl #4
   2d730:	str	r3, [r2]
   2d734:	ldr	r3, [sp, #64]	; 0x40
   2d738:	add	r2, sp, #5760	; 0x1680
   2d73c:	lsl	r1, r1, #30
   2d740:	add	r2, r2, #44	; 0x2c
   2d744:	orr	r3, r1, r3, lsr #2
   2d748:	str	r3, [r2]
   2d74c:	ldr	r3, [sp, #68]	; 0x44
   2d750:	ldr	lr, [sp, #24]
   2d754:	mov	r2, r4
   2d758:	lsr	r1, r3, #28
   2d75c:	strd	r4, [sp, #176]	; 0xb0
   2d760:	mov	r3, r5
   2d764:	add	r5, pc, #844	; 0x34c
   2d768:	ldrd	r4, [r5]
   2d76c:	ldrd	r6, [sp, #128]	; 0x80
   2d770:	lsr	lr, lr, #7
   2d774:	str	lr, [sp, #976]	; 0x3d0
   2d778:	ldr	lr, [sp, #132]	; 0x84
   2d77c:	adds	r4, r4, r2
   2d780:	adc	r5, r5, r3
   2d784:	lsl	r0, r6, #23
   2d788:	ldrd	r2, [sp, #48]	; 0x30
   2d78c:	orr	lr, r0, lr, lsr #9
   2d790:	add	r0, sp, #5760	; 0x1680
   2d794:	add	r0, r0, #24
   2d798:	and	r2, r2, r6
   2d79c:	and	r3, r3, r7
   2d7a0:	ldrd	r6, [sp, #64]	; 0x40
   2d7a4:	str	lr, [r0]
   2d7a8:	add	lr, sp, #5760	; 0x1680
   2d7ac:	add	lr, lr, #36	; 0x24
   2d7b0:	orr	r1, r1, r6, lsl #4
   2d7b4:	str	r1, [lr]
   2d7b8:	ldr	r1, [sp, #24]
   2d7bc:	lsl	ip, r6, #30
   2d7c0:	lsl	r0, r7, #25
   2d7c4:	lsr	lr, r1, #1
   2d7c8:	orr	r1, ip, r7, lsr #2
   2d7cc:	add	ip, sp, #5760	; 0x1680
   2d7d0:	add	ip, ip, #40	; 0x28
   2d7d4:	str	r1, [ip]
   2d7d8:	orr	r1, r0, r6, lsr #7
   2d7dc:	add	r0, sp, #5760	; 0x1680
   2d7e0:	add	r0, r0, #52	; 0x34
   2d7e4:	str	r1, [r0]
   2d7e8:	ldrd	r0, [sp, #200]	; 0xc8
   2d7ec:	lsl	ip, r6, #25
   2d7f0:	eor	r2, r2, sl
   2d7f4:	adds	r0, r0, r4
   2d7f8:	adc	r1, r1, r5
   2d7fc:	add	r4, sp, #5760	; 0x1680
   2d800:	strd	r0, [sp, #48]	; 0x30
   2d804:	add	r1, sp, #5760	; 0x1680
   2d808:	add	r4, r4, #16
   2d80c:	add	r1, r1, #8
   2d810:	ldrd	r6, [r4]
   2d814:	ldrd	r0, [r1]
   2d818:	ldrd	r4, [sp, #24]
   2d81c:	eor	r3, r3, fp
   2d820:	eor	r0, r0, r6
   2d824:	mov	r6, r0
   2d828:	add	r0, sp, #5760	; 0x1680
   2d82c:	eor	r1, r1, r7
   2d830:	add	r0, r0, #56	; 0x38
   2d834:	mov	r7, r1
   2d838:	orr	r1, lr, r5, lsl #31
   2d83c:	str	r1, [r0]
   2d840:	lsr	lr, r4, #8
   2d844:	add	r0, sp, #5824	; 0x16c0
   2d848:	orr	r1, lr, r5, lsl #24
   2d84c:	str	r1, [r0]
   2d850:	ldrd	r4, [sp, #64]	; 0x40
   2d854:	ldrd	r0, [sp, #8]
   2d858:	ldr	lr, [sp, #28]
   2d85c:	orr	r1, r1, r5
   2d860:	mov	r5, r1
   2d864:	ldr	r1, [sp, #976]	; 0x3d0
   2d868:	orr	r0, r0, r4
   2d86c:	orr	r1, r1, lr, lsl #25
   2d870:	str	r1, [sp, #976]	; 0x3d0
   2d874:	ldr	r1, [sp, #68]	; 0x44
   2d878:	mov	r4, r0
   2d87c:	add	r0, sp, #5760	; 0x1680
   2d880:	add	r0, r0, #48	; 0x30
   2d884:	orr	r1, ip, r1, lsr #7
   2d888:	str	r1, [r0]
   2d88c:	ldrd	r0, [sp, #48]	; 0x30
   2d890:	lsr	ip, lr, #1
   2d894:	adds	r0, r0, r2
   2d898:	adc	r1, r1, r3
   2d89c:	add	r3, sp, #5760	; 0x1680
   2d8a0:	add	r3, r3, #24
   2d8a4:	strd	r0, [sp, #48]	; 0x30
   2d8a8:	ldrd	r0, [r3]
   2d8ac:	add	r3, sp, #5760	; 0x1680
   2d8b0:	add	r3, r3, #32
   2d8b4:	eor	r0, r0, r6
   2d8b8:	eor	r1, r1, r7
   2d8bc:	mov	r6, r0
   2d8c0:	mov	r7, r1
   2d8c4:	ldrd	r0, [r3]
   2d8c8:	add	r3, sp, #5760	; 0x1680
   2d8cc:	add	r3, r3, #40	; 0x28
   2d8d0:	ldrd	r2, [r3]
   2d8d4:	eor	r0, r0, r2
   2d8d8:	eor	r1, r1, r3
   2d8dc:	add	r2, sp, #5760	; 0x1680
   2d8e0:	strd	r0, [sp, #112]	; 0x70
   2d8e4:	ldrd	r0, [sp, #16]
   2d8e8:	add	r2, r2, #60	; 0x3c
   2d8ec:	and	r0, r0, r4
   2d8f0:	and	r1, r1, r5
   2d8f4:	mov	r4, r0
   2d8f8:	mov	r5, r1
   2d8fc:	ldrd	r0, [sp, #24]
   2d900:	orr	r3, ip, r0, lsl #31
   2d904:	str	r3, [r2]
   2d908:	lsr	ip, r1, #8
   2d90c:	add	r2, sp, #5824	; 0x16c0
   2d910:	orr	r3, ip, r0, lsl #24
   2d914:	add	r2, r2, #4
   2d918:	ldrd	r0, [sp, #160]	; 0xa0
   2d91c:	str	r3, [r2]
   2d920:	lsr	r3, lr, #7
   2d924:	str	r3, [sp, #980]	; 0x3d4
   2d928:	lsr	r3, r0, #6
   2d92c:	str	r3, [sp, #984]	; 0x3d8
   2d930:	ldrd	r2, [sp, #48]	; 0x30
   2d934:	lsr	ip, r0, #19
   2d938:	ldrd	r0, [sp, #8]
   2d93c:	adds	r2, r2, r6
   2d940:	adc	r3, r3, r7
   2d944:	ldrd	r6, [sp, #64]	; 0x40
   2d948:	strd	r2, [sp, #48]	; 0x30
   2d94c:	add	r3, sp, #5760	; 0x1680
   2d950:	add	r3, r3, #48	; 0x30
   2d954:	and	r0, r0, r6
   2d958:	and	r1, r1, r7
   2d95c:	mov	r6, r0
   2d960:	mov	r7, r1
   2d964:	ldrd	r0, [r3]
   2d968:	ldrd	r2, [sp, #112]	; 0x70
   2d96c:	orr	r4, r4, r6
   2d970:	orr	r5, r5, r7
   2d974:	eor	r3, r3, r1
   2d978:	ldrd	r6, [sp, #160]	; 0xa0
   2d97c:	mov	r1, r3
   2d980:	add	r3, sp, #5824	; 0x16c0
   2d984:	add	r3, r3, #8
   2d988:	orr	ip, ip, r7, lsl #13
   2d98c:	eor	r2, r2, r0
   2d990:	str	ip, [r3]
   2d994:	mov	r0, r2
   2d998:	add	r3, sp, #5824	; 0x16c0
   2d99c:	lsl	lr, r7, #3
   2d9a0:	add	r3, r3, #20
   2d9a4:	strd	r0, [sp, #192]	; 0xc0
   2d9a8:	orr	r1, lr, r6, lsr #29
   2d9ac:	str	r1, [r3]
   2d9b0:	ldr	r1, [sp, #984]	; 0x3d8
   2d9b4:	mov	r3, r7
   2d9b8:	orr	r1, r1, r7, lsl #26
   2d9bc:	lsr	lr, r7, #19
   2d9c0:	mov	r2, r6
   2d9c4:	lsl	ip, r6, #3
   2d9c8:	str	r1, [sp, #984]	; 0x3d8
   2d9cc:	ldrd	r6, [sp, #144]	; 0x90
   2d9d0:	ldrd	r0, [sp, #48]	; 0x30
   2d9d4:	adds	r0, r0, r6
   2d9d8:	adc	r1, r1, r7
   2d9dc:	mov	r6, r0
   2d9e0:	mov	r7, r1
   2d9e4:	ldrd	r0, [sp, #192]	; 0xc0
   2d9e8:	strd	r6, [sp, #112]	; 0x70
   2d9ec:	adds	r0, r0, r4
   2d9f0:	adc	r1, r1, r5
   2d9f4:	mov	r5, r3
   2d9f8:	strd	r0, [sp, #144]	; 0x90
   2d9fc:	add	r1, sp, #5760	; 0x1680
   2da00:	add	r1, r1, #56	; 0x38
   2da04:	ldrd	r6, [r1]
   2da08:	add	r1, sp, #5824	; 0x16c0
   2da0c:	ldrd	r0, [r1]
   2da10:	eor	r6, r6, r0
   2da14:	add	r0, sp, #5824	; 0x16c0
   2da18:	add	r0, r0, #12
   2da1c:	eor	r7, r7, r1
   2da20:	orr	r1, lr, r2, lsl #13
   2da24:	str	r1, [r0]
   2da28:	orr	r1, ip, r3, lsr #29
   2da2c:	add	r3, sp, #5824	; 0x16c0
   2da30:	add	r3, r3, #16
   2da34:	str	r1, [r3]
   2da38:	add	r3, sp, #976	; 0x3d0
   2da3c:	ldrd	r0, [r3]
   2da40:	ldrd	r2, [sp, #48]	; 0x30
   2da44:	eor	r1, r1, r7
   2da48:	mov	r7, r1
   2da4c:	eor	r0, r0, r6
   2da50:	lsr	r1, r5, #6
   2da54:	mov	r6, r0
   2da58:	str	r1, [sp, #988]	; 0x3dc
   2da5c:	ldrd	r0, [sp, #144]	; 0x90
   2da60:	adds	r2, r2, r0
   2da64:	adc	r3, r3, r1
   2da68:	mov	r5, r3
   2da6c:	add	r1, sp, #5824	; 0x16c0
   2da70:	add	r3, sp, #5824	; 0x16c0
   2da74:	add	r3, r3, #8
   2da78:	add	r1, r1, #16
   2da7c:	mov	r4, r2
   2da80:	ldrd	r0, [r1]
   2da84:	ldrd	r2, [r3]
   2da88:	strd	r4, [sp, #48]	; 0x30
   2da8c:	add	r5, pc, #44	; 0x2c
   2da90:	ldrd	r4, [r5]
   2da94:	eor	r2, r2, r0
   2da98:	eor	r3, r3, r1
   2da9c:	mov	r0, r2
   2daa0:	mov	r1, r3
   2daa4:	ldrd	r2, [sp, #96]	; 0x60
   2daa8:	adds	r2, r2, r6
   2daac:	adc	r3, r3, r7
   2dab0:	mov	r7, r3
   2dab4:	b	2dac8 <__assert_fail@plt+0x1c7dc>
   2dab8:	sbclt	r7, r6, #344064	; 0x54000
   2dabc:	mrclt	3, 7, sl, cr9, cr7, {7}
   2dac0:	cmn	r2, #-1409286144	; 0xac000000
   2dac4:			; <UNDEFINED> instruction: 0xc67178f2
   2dac8:	ldr	r3, [sp, #112]	; 0x70
   2dacc:	mov	r6, r2
   2dad0:	lsr	ip, r3, #14
   2dad4:	lsr	r2, r3, #18
   2dad8:	add	r3, sp, #984	; 0x3d8
   2dadc:	str	r2, [sp, #96]	; 0x60
   2dae0:	ldrd	r2, [r3]
   2dae4:	eor	r2, r2, r0
   2dae8:	eor	r3, r3, r1
   2daec:	mov	r0, r2
   2daf0:	mov	r1, r3
   2daf4:	ldrd	r2, [sp, #40]	; 0x28
   2daf8:	adds	r2, r2, r6
   2dafc:	adc	r3, r3, r7
   2db00:	mov	r7, r3
   2db04:	ldr	r3, [sp, #116]	; 0x74
   2db08:	mov	r6, r2
   2db0c:	add	r2, sp, #5824	; 0x16c0
   2db10:	add	r2, r2, #24
   2db14:	orr	r3, ip, r3, lsl #18
   2db18:	str	r3, [r2]
   2db1c:	ldr	r3, [sp, #116]	; 0x74
   2db20:	ldr	r2, [sp, #96]	; 0x60
   2db24:	lsr	lr, r3, #14
   2db28:	orr	r3, r2, r3, lsl #14
   2db2c:	add	r2, sp, #5824	; 0x16c0
   2db30:	add	r2, r2, #32
   2db34:	str	r3, [r2]
   2db38:	ldr	r3, [sp, #116]	; 0x74
   2db3c:	lsr	r2, r3, #18
   2db40:	str	r2, [sp, #144]	; 0x90
   2db44:	adds	r2, r6, r0
   2db48:	adc	r3, r7, r1
   2db4c:	ldrd	r6, [sp, #112]	; 0x70
   2db50:	strd	r2, [sp, #96]	; 0x60
   2db54:	ldr	r3, [sp, #48]	; 0x30
   2db58:	lsl	r0, r7, #23
   2db5c:	add	r2, sp, #5824	; 0x16c0
   2db60:	lsr	ip, r3, #28
   2db64:	ldr	r3, [sp, #52]	; 0x34
   2db68:	add	r2, r2, #28
   2db6c:	lsl	r1, r3, #30
   2db70:	orr	r3, lr, r6, lsl #18
   2db74:	orr	lr, r0, r6, lsr #9
   2db78:	add	r0, sp, #5824	; 0x16c0
   2db7c:	add	r0, r0, #44	; 0x2c
   2db80:	str	r3, [r2]
   2db84:	str	lr, [r0]
   2db88:	ldr	r2, [sp, #144]	; 0x90
   2db8c:	lsl	lr, r6, #23
   2db90:	str	lr, [sp, #144]	; 0x90
   2db94:	ldr	lr, [sp, #52]	; 0x34
   2db98:	orr	r3, r2, r6, lsl #14
   2db9c:	add	r0, sp, #5824	; 0x16c0
   2dba0:	add	r2, sp, #5824	; 0x16c0
   2dba4:	add	r2, r2, #36	; 0x24
   2dba8:	add	r0, r0, #48	; 0x30
   2dbac:	orr	ip, ip, lr, lsl #4
   2dbb0:	str	r3, [r2]
   2dbb4:	str	ip, [r0]
   2dbb8:	ldrd	r2, [sp, #128]	; 0x80
   2dbbc:	ldr	ip, [sp, #48]	; 0x30
   2dbc0:	add	r0, sp, #5824	; 0x16c0
   2dbc4:	add	r0, r0, #60	; 0x3c
   2dbc8:	orr	r1, r1, ip, lsr #2
   2dbcc:	str	r1, [r0]
   2dbd0:	lsr	r0, lr, #28
   2dbd4:	str	r0, [sp, #192]	; 0xc0
   2dbd8:	ldrd	r0, [sp, #96]	; 0x60
   2dbdc:	eor	r2, r2, r8
   2dbe0:	eor	r3, r3, r9
   2dbe4:	adds	r0, r0, r4
   2dbe8:	adc	r1, r1, r5
   2dbec:	mov	r5, r1
   2dbf0:	ldr	r1, [sp, #116]	; 0x74
   2dbf4:	mov	r4, r0
   2dbf8:	ldr	lr, [sp, #144]	; 0x90
   2dbfc:	add	r0, sp, #5824	; 0x16c0
   2dc00:	and	r6, r6, r2
   2dc04:	and	r7, r7, r3
   2dc08:	add	r0, r0, #40	; 0x28
   2dc0c:	orr	r1, lr, r1, lsr #9
   2dc10:	mov	r2, r6
   2dc14:	mov	r3, r7
   2dc18:	ldrd	r6, [sp, #48]	; 0x30
   2dc1c:	str	r1, [r0]
   2dc20:	ldr	r0, [sp, #192]	; 0xc0
   2dc24:	lsl	ip, r6, #30
   2dc28:	orr	r1, r0, r6, lsl #4
   2dc2c:	add	r0, sp, #5824	; 0x16c0
   2dc30:	add	r0, r0, #52	; 0x34
   2dc34:	str	r1, [r0]
   2dc38:	ldr	r1, [sp, #56]	; 0x38
   2dc3c:	lsl	lr, r7, #25
   2dc40:	adds	sl, sl, r4
   2dc44:	lsr	r0, r1, #1
   2dc48:	orr	r1, ip, r7, lsr #2
   2dc4c:	add	ip, sp, #5824	; 0x16c0
   2dc50:	add	ip, ip, #56	; 0x38
   2dc54:	str	r1, [ip]
   2dc58:	add	ip, sp, #5888	; 0x1700
   2dc5c:	add	ip, ip, #4
   2dc60:	orr	r1, lr, r6, lsr #7
   2dc64:	str	r1, [ip]
   2dc68:	add	r1, sp, #5824	; 0x16c0
   2dc6c:	add	r1, r1, #24
   2dc70:	lsl	ip, r6, #25
   2dc74:	ldrd	r6, [r1]
   2dc78:	add	r1, sp, #5824	; 0x16c0
   2dc7c:	add	r1, r1, #32
   2dc80:	adc	fp, fp, r5
   2dc84:	ldrd	r4, [r1]
   2dc88:	eor	r2, r2, r8
   2dc8c:	adds	r2, r2, sl
   2dc90:	eor	r6, r6, r4
   2dc94:	eor	r7, r7, r5
   2dc98:	ldrd	r4, [sp, #56]	; 0x38
   2dc9c:	eor	r3, r3, r9
   2dca0:	adc	r3, r3, fp
   2dca4:	orr	r1, r0, r5, lsl #31
   2dca8:	add	r0, sp, #5888	; 0x1700
   2dcac:	add	r0, r0, #8
   2dcb0:	str	r1, [r0]
   2dcb4:	lsr	r0, r4, #8
   2dcb8:	orr	r1, r0, r5, lsl #24
   2dcbc:	add	r0, sp, #5888	; 0x1700
   2dcc0:	add	r0, r0, #16
   2dcc4:	str	r1, [r0]
   2dcc8:	lsr	r1, r4, #7
   2dccc:	str	r1, [sp, #992]	; 0x3e0
   2dcd0:	ldrd	r4, [sp, #64]	; 0x40
   2dcd4:	ldrd	r0, [sp, #48]	; 0x30
   2dcd8:	add	lr, sp, #5888	; 0x1700
   2dcdc:	add	lr, lr, #12
   2dce0:	orr	r4, r4, r0
   2dce4:	add	r0, sp, #5888	; 0x1700
   2dce8:	orr	r5, r5, r1
   2dcec:	orr	r1, ip, r1, lsr #7
   2dcf0:	str	r1, [r0]
   2dcf4:	ldr	r1, [sp, #60]	; 0x3c
   2dcf8:	lsr	ip, r1, #1
   2dcfc:	add	r1, sp, #5824	; 0x16c0
   2dd00:	add	r1, r1, #40	; 0x28
   2dd04:	ldrd	sl, [r1]
   2dd08:	add	r1, sp, #5824	; 0x16c0
   2dd0c:	add	r1, r1, #48	; 0x30
   2dd10:	eor	sl, sl, r6
   2dd14:	eor	fp, fp, r7
   2dd18:	mov	r6, sl
   2dd1c:	mov	r7, fp
   2dd20:	ldrd	sl, [r1]
   2dd24:	add	r1, sp, #5824	; 0x16c0
   2dd28:	add	r1, r1, #56	; 0x38
   2dd2c:	adds	r2, r2, r6
   2dd30:	ldrd	r0, [r1]
   2dd34:	adc	r3, r3, r7
   2dd38:	eor	sl, sl, r0
   2dd3c:	eor	fp, fp, r1
   2dd40:	mov	r0, sl
   2dd44:	mov	r1, fp
   2dd48:	ldrd	sl, [sp, #8]
   2dd4c:	and	sl, sl, r4
   2dd50:	and	fp, fp, r5
   2dd54:	mov	r4, sl
   2dd58:	mov	r5, fp
   2dd5c:	ldrd	sl, [sp, #56]	; 0x38
   2dd60:	orr	ip, ip, sl, lsl #31
   2dd64:	str	ip, [lr]
   2dd68:	add	lr, sp, #5888	; 0x1700
   2dd6c:	lsr	ip, fp, #8
   2dd70:	add	lr, lr, #20
   2dd74:	orr	ip, ip, sl, lsl #24
   2dd78:	str	ip, [lr]
   2dd7c:	ldr	ip, [sp, #992]	; 0x3e0
   2dd80:	orr	ip, ip, fp, lsl #25
   2dd84:	str	ip, [sp, #992]	; 0x3e0
   2dd88:	ldrd	sl, [sp, #176]	; 0xb0
   2dd8c:	ldrd	r6, [sp, #48]	; 0x30
   2dd90:	lsr	lr, sl, #6
   2dd94:	lsr	ip, sl, #19
   2dd98:	ldrd	sl, [sp, #64]	; 0x40
   2dd9c:	str	lr, [sp, #1000]	; 0x3e8
   2dda0:	add	lr, sp, #5888	; 0x1700
   2dda4:	and	sl, sl, r6
   2dda8:	and	fp, fp, r7
   2ddac:	mov	r6, sl
   2ddb0:	mov	r7, fp
   2ddb4:	ldrd	sl, [lr]
   2ddb8:	orr	r4, r4, r6
   2ddbc:	orr	r5, r5, r7
   2ddc0:	eor	sl, sl, r0
   2ddc4:	eor	fp, fp, r1
   2ddc8:	mov	r0, sl
   2ddcc:	mov	r1, fp
   2ddd0:	ldrd	sl, [sp, #176]	; 0xb0
   2ddd4:	ldr	r7, [sp, #1000]	; 0x3e8
   2ddd8:	add	r6, sp, #5888	; 0x1700
   2dddc:	add	r6, r6, #24
   2dde0:	orr	ip, ip, fp, lsl #13
   2dde4:	orr	r7, r7, fp, lsl #26
   2dde8:	str	ip, [r6]
   2ddec:	str	r7, [sp, #1000]	; 0x3e8
   2ddf0:	ldrd	r6, [sp, #16]
   2ddf4:	lsl	lr, fp, #3
   2ddf8:	orr	ip, lr, sl, lsr #29
   2ddfc:	adds	r6, r6, r2
   2de00:	adc	r7, r7, r3
   2de04:	adds	r4, r4, r0
   2de08:	strd	r6, [sp, #16]
   2de0c:	adc	r5, r5, r1
   2de10:	add	r6, sp, #5888	; 0x1700
   2de14:	add	r1, sp, #5888	; 0x1700
   2de18:	add	r1, r1, #8
   2de1c:	add	r6, r6, #16
   2de20:	ldrd	r0, [r1]
   2de24:	ldrd	r6, [r6]
   2de28:	add	lr, sp, #5888	; 0x1700
   2de2c:	add	lr, lr, #36	; 0x24
   2de30:	eor	r0, r0, r6
   2de34:	str	ip, [lr]
   2de38:	add	r6, sp, #5888	; 0x1700
   2de3c:	ldr	ip, [sp, #60]	; 0x3c
   2de40:	lsr	lr, fp, #19
   2de44:	add	r6, r6, #28
   2de48:	orr	lr, lr, sl, lsl #13
   2de4c:	str	lr, [r6]
   2de50:	lsr	ip, ip, #7
   2de54:	add	lr, sp, #5888	; 0x1700
   2de58:	str	ip, [sp, #996]	; 0x3e4
   2de5c:	add	lr, lr, #32
   2de60:	lsl	ip, sl, #3
   2de64:	orr	ip, ip, fp, lsr #29
   2de68:	str	ip, [lr]
   2de6c:	add	ip, sp, #992	; 0x3e0
   2de70:	eor	r1, r1, r7
   2de74:	ldrd	r6, [ip]
   2de78:	lsr	ip, fp, #6
   2de7c:	str	ip, [sp, #1004]	; 0x3ec
   2de80:	eor	r6, r6, r0
   2de84:	mov	r0, r6
   2de88:	eor	r7, r7, r1
   2de8c:	adds	r6, r4, r2
   2de90:	mov	r1, r7
   2de94:	adc	r7, r5, r3
   2de98:	ldrd	r4, [sp, #24]
   2de9c:	add	r3, sp, #5888	; 0x1700
   2dea0:	add	r3, r3, #24
   2dea4:	adds	r4, r4, r0
   2dea8:	mov	sl, r6
   2deac:	mov	fp, r7
   2deb0:	ldrd	r2, [r3]
   2deb4:	ldrd	r6, [lr]
   2deb8:	adc	r5, r5, r1
   2debc:	mov	r0, r4
   2dec0:	mov	r1, r5
   2dec4:	ldrd	r4, [sp, #16]
   2dec8:	add	ip, sp, #1000	; 0x3e8
   2decc:	eor	r2, r2, r6
   2ded0:	eor	r3, r3, r7
   2ded4:	mov	r6, r2
   2ded8:	mov	r7, r3
   2dedc:	lsr	r2, r4, #14
   2dee0:	lsr	r3, r4, #18
   2dee4:	ldrd	r4, [ip]
   2dee8:	eor	r4, r4, r6
   2deec:	eor	r5, r5, r7
   2def0:	mov	r6, r4
   2def4:	mov	r7, r5
   2def8:	ldrd	r4, [sp, #104]	; 0x68
   2defc:	adds	r4, r4, r0
   2df00:	adc	r5, r5, r1
   2df04:	mov	r0, r4
   2df08:	mov	r1, r5
   2df0c:	ldrd	r4, [sp, #16]
   2df10:	adds	r4, r0, r6
   2df14:	orr	ip, r2, r5, lsl #18
   2df18:	add	r2, sp, #5888	; 0x1700
   2df1c:	add	r2, r2, #40	; 0x28
   2df20:	str	ip, [r2]
   2df24:	add	ip, sp, #5888	; 0x1700
   2df28:	add	ip, ip, #48	; 0x30
   2df2c:	orr	r3, r3, r5, lsl #14
   2df30:	lsr	r2, r5, #14
   2df34:	str	r3, [ip]
   2df38:	lsr	r3, r5, #18
   2df3c:	adc	r5, r1, r7
   2df40:	ldrd	r6, [sp, #16]
   2df44:	add	r1, sp, #7168	; 0x1c00
   2df48:	add	r1, r1, #48	; 0x30
   2df4c:	orr	lr, r2, r6, lsl #18
   2df50:	add	r2, sp, #5888	; 0x1700
   2df54:	add	r2, r2, #44	; 0x2c
   2df58:	str	lr, [r2]
   2df5c:	add	r2, sp, #5888	; 0x1700
   2df60:	add	r2, r2, #52	; 0x34
   2df64:	orr	r3, r3, r6, lsl #14
   2df68:	strd	r4, [r1]
   2df6c:	str	r3, [r2]
   2df70:	ldrd	r2, [sp, #128]	; 0x80
   2df74:	ldrd	r4, [sp, #112]	; 0x70
   2df78:	lsl	r0, r7, #23
   2df7c:	strd	r2, [sp, #24]
   2df80:	eor	r2, r2, r4
   2df84:	eor	r3, r3, r5
   2df88:	orr	lr, r0, r6, lsr #9
   2df8c:	strd	r2, [sp, #16]
   2df90:	add	r3, sp, #5888	; 0x1700
   2df94:	add	r3, r3, #60	; 0x3c
   2df98:	lsr	ip, sl, #28
   2df9c:	str	lr, [r3]
   2dfa0:	add	r3, sp, #5952	; 0x1740
   2dfa4:	orr	ip, ip, fp, lsl #4
   2dfa8:	str	ip, [r3]
   2dfac:	add	r3, sp, #5952	; 0x1740
   2dfb0:	lsl	r1, fp, #30
   2dfb4:	add	r3, r3, #12
   2dfb8:	orr	r1, r1, sl, lsr #2
   2dfbc:	str	r1, [r3]
   2dfc0:	add	r3, sp, #7168	; 0x1c00
   2dfc4:	add	r3, r3, #48	; 0x30
   2dfc8:	ldrd	r4, [r3]
   2dfcc:	add	r3, pc, #868	; 0x364
   2dfd0:	ldrd	r2, [r3]
   2dfd4:	lsl	r0, r6, #23
   2dfd8:	lsr	r1, fp, #28
   2dfdc:	adds	r2, r2, r4
   2dfe0:	adc	r3, r3, r5
   2dfe4:	mov	r4, r2
   2dfe8:	mov	r5, r3
   2dfec:	lsl	ip, sl, #30
   2dff0:	strd	r4, [sp, #128]	; 0x80
   2dff4:	ldrd	r4, [sp, #136]	; 0x88
   2dff8:	orr	r1, r1, sl, lsl #4
   2dffc:	ldrd	r2, [sp, #16]
   2e000:	lsr	lr, r4, #7
   2e004:	str	lr, [sp, #1008]	; 0x3f0
   2e008:	orr	lr, r0, r7, lsr #9
   2e00c:	add	r0, sp, #5888	; 0x1700
   2e010:	add	r0, r0, #56	; 0x38
   2e014:	str	lr, [r0]
   2e018:	add	r0, sp, #5952	; 0x1740
   2e01c:	add	r0, r0, #4
   2e020:	str	r1, [r0]
   2e024:	orr	r1, ip, fp, lsr #2
   2e028:	add	ip, sp, #5952	; 0x1740
   2e02c:	add	ip, ip, #8
   2e030:	lsr	r0, r4, #1
   2e034:	str	r1, [ip]
   2e038:	ldrd	r4, [sp, #24]
   2e03c:	add	ip, sp, #5952	; 0x1740
   2e040:	and	r2, r2, r6
   2e044:	and	r3, r3, r7
   2e048:	lsl	lr, fp, #25
   2e04c:	strd	r6, [sp, #16]
   2e050:	add	ip, ip, #20
   2e054:	ldrd	r6, [sp, #128]	; 0x80
   2e058:	orr	r1, lr, sl, lsr #7
   2e05c:	str	r1, [ip]
   2e060:	strd	r4, [sp, #128]	; 0x80
   2e064:	add	ip, sp, #5888	; 0x1700
   2e068:	eor	r5, r5, r3
   2e06c:	add	r3, sp, #5888	; 0x1700
   2e070:	adds	r6, r6, r8
   2e074:	add	ip, ip, #48	; 0x30
   2e078:	add	r3, r3, #40	; 0x28
   2e07c:	adc	r7, r7, r9
   2e080:	mov	r8, r6
   2e084:	mov	r9, r7
   2e088:	eor	r4, r4, r2
   2e08c:	ldrd	r6, [ip]
   2e090:	ldrd	r2, [r3]
   2e094:	strd	r4, [sp, #24]
   2e098:	lsl	r1, sl, #25
   2e09c:	eor	r2, r2, r6
   2e0a0:	eor	r3, r3, r7
   2e0a4:	mov	r6, r2
   2e0a8:	mov	r7, r3
   2e0ac:	ldrd	r2, [sp, #136]	; 0x88
   2e0b0:	add	lr, sp, #5952	; 0x1740
   2e0b4:	add	lr, lr, #8
   2e0b8:	orr	ip, r0, r3, lsl #31
   2e0bc:	add	r0, sp, #5952	; 0x1740
   2e0c0:	add	r0, r0, #24
   2e0c4:	str	ip, [r0]
   2e0c8:	lsr	r0, r2, #8
   2e0cc:	add	r2, sp, #5952	; 0x1740
   2e0d0:	add	r2, r2, #32
   2e0d4:	orr	r3, r0, r3, lsl #24
   2e0d8:	str	r3, [r2]
   2e0dc:	ldrd	r2, [sp, #48]	; 0x30
   2e0e0:	orr	r2, r2, sl
   2e0e4:	orr	r3, r3, fp
   2e0e8:	mov	r4, r2
   2e0ec:	add	r2, sp, #5952	; 0x1740
   2e0f0:	mov	r5, r3
   2e0f4:	add	r2, r2, #16
   2e0f8:	orr	r3, r1, fp, lsr #7
   2e0fc:	add	r1, sp, #5888	; 0x1700
   2e100:	add	r1, r1, #56	; 0x38
   2e104:	str	r3, [r2]
   2e108:	ldr	r3, [sp, #140]	; 0x8c
   2e10c:	ldrd	r0, [r1]
   2e110:	lsr	ip, r3, #1
   2e114:	ldrd	r2, [sp, #24]
   2e118:	eor	r1, r1, r7
   2e11c:	mov	r7, r1
   2e120:	add	r1, sp, #5952	; 0x1740
   2e124:	adds	r2, r2, r8
   2e128:	eor	r0, r0, r6
   2e12c:	adc	r3, r3, r9
   2e130:	mov	r6, r0
   2e134:	ldrd	r0, [r1]
   2e138:	ldrd	r8, [lr]
   2e13c:	add	lr, sp, #5952	; 0x1740
   2e140:	add	lr, lr, #28
   2e144:	eor	r0, r0, r8
   2e148:	eor	r1, r1, r9
   2e14c:	ldrd	r8, [sp, #64]	; 0x40
   2e150:	adds	r2, r2, r6
   2e154:	adc	r3, r3, r7
   2e158:	and	r8, r8, r4
   2e15c:	and	r9, r9, r5
   2e160:	mov	r4, r8
   2e164:	mov	r5, r9
   2e168:	ldrd	r8, [sp, #136]	; 0x88
   2e16c:	ldrd	r6, [sp, #48]	; 0x30
   2e170:	strd	sl, [sp, #144]	; 0x90
   2e174:	orr	ip, ip, r8, lsl #31
   2e178:	str	ip, [lr]
   2e17c:	add	lr, sp, #5952	; 0x1740
   2e180:	lsr	ip, r9, #8
   2e184:	add	lr, lr, #36	; 0x24
   2e188:	orr	ip, ip, r8, lsl #24
   2e18c:	str	ip, [lr]
   2e190:	ldr	ip, [sp, #1008]	; 0x3f0
   2e194:	and	r6, r6, sl
   2e198:	orr	ip, ip, r9, lsl #25
   2e19c:	ldrd	r8, [sp, #96]	; 0x60
   2e1a0:	and	r7, r7, fp
   2e1a4:	str	ip, [sp, #1008]	; 0x3f0
   2e1a8:	lsr	lr, r8, #6
   2e1ac:	str	lr, [sp, #1016]	; 0x3f8
   2e1b0:	add	lr, sp, #5952	; 0x1740
   2e1b4:	add	lr, lr, #16
   2e1b8:	ldrd	sl, [lr]
   2e1bc:	lsr	ip, r8, #19
   2e1c0:	ldrd	r8, [sp, #8]
   2e1c4:	eor	sl, sl, r0
   2e1c8:	eor	fp, fp, r1
   2e1cc:	adds	r8, r8, r2
   2e1d0:	orr	r4, r4, r6
   2e1d4:	mov	r0, sl
   2e1d8:	mov	r1, fp
   2e1dc:	ldrd	sl, [sp, #96]	; 0x60
   2e1e0:	adc	r9, r9, r3
   2e1e4:	add	r6, sp, #5952	; 0x1740
   2e1e8:	adds	r0, r0, r4
   2e1ec:	add	r4, sp, #5952	; 0x1740
   2e1f0:	add	r6, r6, #40	; 0x28
   2e1f4:	add	r4, r4, #24
   2e1f8:	lsl	lr, fp, #3
   2e1fc:	orr	ip, ip, fp, lsl #13
   2e200:	str	ip, [r6]
   2e204:	orr	r5, r5, r7
   2e208:	orr	ip, lr, sl, lsr #29
   2e20c:	ldr	r7, [sp, #1016]	; 0x3f8
   2e210:	strd	r8, [sp, #8]
   2e214:	add	lr, sp, #5952	; 0x1740
   2e218:	ldrd	r8, [r4]
   2e21c:	add	r4, sp, #5952	; 0x1740
   2e220:	add	lr, lr, #52	; 0x34
   2e224:	add	r4, r4, #32
   2e228:	orr	r7, r7, fp, lsl #26
   2e22c:	str	ip, [lr]
   2e230:	str	r7, [sp, #1016]	; 0x3f8
   2e234:	ldr	ip, [sp, #140]	; 0x8c
   2e238:	ldrd	r6, [r4]
   2e23c:	add	r4, sp, #5952	; 0x1740
   2e240:	lsr	lr, fp, #19
   2e244:	add	r4, r4, #44	; 0x2c
   2e248:	orr	lr, lr, sl, lsl #13
   2e24c:	str	lr, [r4]
   2e250:	lsr	ip, ip, #7
   2e254:	add	lr, sp, #5952	; 0x1740
   2e258:	str	ip, [sp, #1012]	; 0x3f4
   2e25c:	add	lr, lr, #48	; 0x30
   2e260:	lsl	ip, sl, #3
   2e264:	orr	ip, ip, fp, lsr #29
   2e268:	str	ip, [lr]
   2e26c:	add	ip, sp, #1008	; 0x3f0
   2e270:	eor	r8, r8, r6
   2e274:	eor	r9, r9, r7
   2e278:	mov	r6, r8
   2e27c:	mov	r7, r9
   2e280:	ldrd	r8, [ip]
   2e284:	adc	r1, r1, r5
   2e288:	lsr	ip, fp, #6
   2e28c:	eor	r8, r8, r6
   2e290:	mov	r6, r8
   2e294:	eor	r9, r9, r7
   2e298:	adds	r8, r0, r2
   2e29c:	mov	r7, r9
   2e2a0:	adc	r9, r1, r3
   2e2a4:	add	r3, sp, #5952	; 0x1740
   2e2a8:	add	r3, r3, #40	; 0x28
   2e2ac:	ldrd	r0, [lr]
   2e2b0:	ldrd	r2, [r3]
   2e2b4:	ldrd	sl, [sp, #8]
   2e2b8:	str	ip, [sp, #1020]	; 0x3fc
   2e2bc:	add	ip, sp, #1016	; 0x3f8
   2e2c0:	eor	r2, r2, r0
   2e2c4:	eor	r3, r3, r1
   2e2c8:	mov	r4, r2
   2e2cc:	mov	r5, r3
   2e2d0:	lsr	r2, sl, #14
   2e2d4:	lsr	r3, sl, #18
   2e2d8:	ldrd	sl, [ip]
   2e2dc:	ldrd	r0, [sp, #56]	; 0x38
   2e2e0:	eor	sl, sl, r4
   2e2e4:	eor	fp, fp, r5
   2e2e8:	mov	r4, sl
   2e2ec:	mov	r5, fp
   2e2f0:	ldrd	sl, [sp, #120]	; 0x78
   2e2f4:	adds	r0, r0, r6
   2e2f8:	adc	r1, r1, r7
   2e2fc:	mov	r6, r0
   2e300:	adds	sl, sl, r6
   2e304:	mov	r7, r1
   2e308:	adc	fp, fp, r7
   2e30c:	mov	r6, sl
   2e310:	mov	r7, fp
   2e314:	ldrd	sl, [sp, #8]
   2e318:	adds	sl, r6, r4
   2e31c:	lsr	r4, r8, #28
   2e320:	orr	ip, r2, fp, lsl #18
   2e324:	add	r2, sp, #5952	; 0x1740
   2e328:	add	r2, r2, #56	; 0x38
   2e32c:	str	ip, [r2]
   2e330:	add	ip, sp, #6016	; 0x1780
   2e334:	b	2e348 <__assert_fail@plt+0x1d05c>
   2e338:	b	9c69b0 <optarg@@GLIBC_2.4+0x978808>
   2e33c:	bgt	9fde7c <optarg@@GLIBC_2.4+0x9afcd4>
   2e340:	biccs	ip, r0, r7, lsl #4
   2e344:	orrle	fp, r6, r7, asr #17
   2e348:	orr	r3, r3, fp, lsl #14
   2e34c:	str	r3, [ip]
   2e350:	add	ip, sp, #7168	; 0x1c00
   2e354:	lsr	r2, fp, #14
   2e358:	lsr	r3, fp, #18
   2e35c:	add	ip, ip, #56	; 0x38
   2e360:	adc	fp, r7, r5
   2e364:	ldrd	r6, [sp, #112]	; 0x70
   2e368:	strd	sl, [ip]
   2e36c:	ldrd	sl, [sp, #8]
   2e370:	lsl	ip, r9, #30
   2e374:	orr	ip, ip, r8, lsr #2
   2e378:	orr	r5, r2, sl, lsl #18
   2e37c:	add	r2, sp, #5952	; 0x1740
   2e380:	add	r2, r2, #60	; 0x3c
   2e384:	orr	r3, r3, sl, lsl #14
   2e388:	lsl	lr, fp, #23
   2e38c:	ldrd	sl, [sp, #16]
   2e390:	str	r5, [r2]
   2e394:	add	r2, sp, #6016	; 0x1780
   2e398:	add	r2, r2, #4
   2e39c:	eor	sl, sl, r6
   2e3a0:	eor	fp, fp, r7
   2e3a4:	str	r3, [r2]
   2e3a8:	mov	r2, sl
   2e3ac:	mov	r3, fp
   2e3b0:	ldrd	sl, [sp, #8]
   2e3b4:	add	r5, sp, #6016	; 0x1780
   2e3b8:	add	r5, r5, #12
   2e3bc:	orr	lr, lr, sl, lsr #9
   2e3c0:	str	lr, [r5]
   2e3c4:	orr	r5, r4, r9, lsl #4
   2e3c8:	add	r4, sp, #6016	; 0x1780
   2e3cc:	add	r4, r4, #16
   2e3d0:	str	r5, [r4]
   2e3d4:	add	r4, sp, #6016	; 0x1780
   2e3d8:	add	r4, r4, #28
   2e3dc:	str	ip, [r4]
   2e3e0:	add	r4, sp, #7168	; 0x1c00
   2e3e4:	add	r4, r4, #56	; 0x38
   2e3e8:	sub	r1, pc, #176	; 0xb0
   2e3ec:	ldrd	r0, [r1]
   2e3f0:	lsl	lr, sl, #23
   2e3f4:	ldrd	sl, [r4]
   2e3f8:	lsr	ip, r9, #28
   2e3fc:	orr	ip, ip, r8, lsl #4
   2e400:	adds	sl, sl, r0
   2e404:	adc	fp, fp, r1
   2e408:	mov	r0, sl
   2e40c:	mov	r1, fp
   2e410:	ldrd	sl, [sp, #8]
   2e414:	strd	r8, [sp, #56]	; 0x38
   2e418:	mov	r5, fp
   2e41c:	and	r5, r5, r3
   2e420:	mov	r3, r5
   2e424:	add	r5, sp, #6016	; 0x1780
   2e428:	add	r5, r5, #8
   2e42c:	orr	lr, lr, fp, lsr #9
   2e430:	str	lr, [r5]
   2e434:	add	lr, sp, #6016	; 0x1780
   2e438:	add	lr, lr, #20
   2e43c:	mov	r4, sl
   2e440:	str	ip, [lr]
   2e444:	ldr	ip, [sp, #72]	; 0x48
   2e448:	and	r4, r4, r2
   2e44c:	mov	r2, r4
   2e450:	lsl	r4, r8, #30
   2e454:	lsr	lr, ip, #1
   2e458:	orr	ip, r4, r9, lsr #2
   2e45c:	add	r4, sp, #6016	; 0x1780
   2e460:	add	r4, r4, #24
   2e464:	str	ip, [r4]
   2e468:	add	r4, sp, #6016	; 0x1780
   2e46c:	lsl	r5, r9, #25
   2e470:	add	r4, r4, #36	; 0x24
   2e474:	orr	ip, r5, r8, lsr #7
   2e478:	str	ip, [r4]
   2e47c:	ldrd	r4, [sp, #128]	; 0x80
   2e480:	lsl	ip, r8, #25
   2e484:	orr	ip, ip, r9, lsr #7
   2e488:	adds	r4, r4, r0
   2e48c:	mov	r0, r4
   2e490:	mov	r4, r6
   2e494:	eor	r4, r4, r2
   2e498:	mov	r2, r4
   2e49c:	add	r4, sp, #5952	; 0x1740
   2e4a0:	add	r4, r4, #56	; 0x38
   2e4a4:	ldrd	sl, [r4]
   2e4a8:	add	r4, sp, #6016	; 0x1780
   2e4ac:	adc	r5, r5, r1
   2e4b0:	mov	r1, r5
   2e4b4:	mov	r5, r7
   2e4b8:	ldrd	r6, [r4]
   2e4bc:	eor	r5, r5, r3
   2e4c0:	mov	r3, r5
   2e4c4:	eor	sl, sl, r6
   2e4c8:	ldrd	r4, [sp, #72]	; 0x48
   2e4cc:	mov	r6, sl
   2e4d0:	add	sl, sp, #6016	; 0x1780
   2e4d4:	add	sl, sl, #40	; 0x28
   2e4d8:	orr	lr, lr, r5, lsl #31
   2e4dc:	str	lr, [sl]
   2e4e0:	add	sl, sp, #6016	; 0x1780
   2e4e4:	lsr	lr, r4, #8
   2e4e8:	add	sl, sl, #48	; 0x30
   2e4ec:	orr	lr, lr, r5, lsl #24
   2e4f0:	str	lr, [sl]
   2e4f4:	adds	r2, r2, r0
   2e4f8:	lsr	lr, r4, #7
   2e4fc:	adc	r3, r3, r1
   2e500:	str	lr, [sp, #1024]	; 0x400
   2e504:	add	r1, sp, #6016	; 0x1780
   2e508:	add	lr, sp, #6016	; 0x1780
   2e50c:	add	lr, lr, #32
   2e510:	add	r1, r1, #8
   2e514:	eor	fp, fp, r7
   2e518:	mov	r7, fp
   2e51c:	str	ip, [lr]
   2e520:	ldrd	sl, [sp, #144]	; 0x90
   2e524:	ldr	ip, [sp, #76]	; 0x4c
   2e528:	ldrd	r0, [r1]
   2e52c:	add	lr, sp, #6016	; 0x1780
   2e530:	add	lr, lr, #24
   2e534:	eor	r1, r1, r7
   2e538:	mov	r7, r1
   2e53c:	add	r1, sp, #6016	; 0x1780
   2e540:	add	r1, r1, #16
   2e544:	eor	r0, r0, r6
   2e548:	orr	r4, sl, r8
   2e54c:	orr	r5, fp, r9
   2e550:	mov	r6, r0
   2e554:	ldrd	r8, [lr]
   2e558:	ldrd	r0, [r1]
   2e55c:	add	lr, sp, #6016	; 0x1780
   2e560:	add	lr, lr, #44	; 0x2c
   2e564:	eor	r0, r0, r8
   2e568:	eor	r1, r1, r9
   2e56c:	ldrd	r8, [sp, #48]	; 0x30
   2e570:	lsr	ip, ip, #1
   2e574:	adds	r2, r2, r6
   2e578:	and	r8, r8, r4
   2e57c:	and	r9, r9, r5
   2e580:	mov	r4, r8
   2e584:	mov	r5, r9
   2e588:	ldrd	r8, [sp, #72]	; 0x48
   2e58c:	mov	r6, sl
   2e590:	adc	r3, r3, r7
   2e594:	orr	ip, ip, r8, lsl #31
   2e598:	str	ip, [lr]
   2e59c:	add	lr, sp, #6016	; 0x1780
   2e5a0:	lsr	ip, r9, #8
   2e5a4:	add	lr, lr, #52	; 0x34
   2e5a8:	orr	ip, ip, r8, lsl #24
   2e5ac:	str	ip, [lr]
   2e5b0:	ldr	ip, [sp, #1024]	; 0x400
   2e5b4:	add	lr, sp, #7168	; 0x1c00
   2e5b8:	orr	ip, ip, r9, lsl #25
   2e5bc:	ldrd	r8, [sp, #56]	; 0x38
   2e5c0:	add	lr, lr, #48	; 0x30
   2e5c4:	str	ip, [sp, #1024]	; 0x400
   2e5c8:	ldr	lr, [lr]
   2e5cc:	and	r6, r6, r8
   2e5d0:	add	ip, sp, #7168	; 0x1c00
   2e5d4:	orr	r4, r4, r6
   2e5d8:	add	ip, ip, #48	; 0x30
   2e5dc:	add	r6, sp, #7168	; 0x1c00
   2e5e0:	mov	r7, fp
   2e5e4:	add	r6, r6, #52	; 0x34
   2e5e8:	and	r7, r7, r9
   2e5ec:	ldr	ip, [ip]
   2e5f0:	lsr	lr, lr, #6
   2e5f4:	str	lr, [sp, #1032]	; 0x408
   2e5f8:	orr	r5, r5, r7
   2e5fc:	add	lr, sp, #6016	; 0x1780
   2e600:	ldr	r7, [r6]
   2e604:	add	lr, lr, #32
   2e608:	add	r6, sp, #6016	; 0x1780
   2e60c:	add	r6, r6, #56	; 0x38
   2e610:	lsr	ip, ip, #19
   2e614:	ldrd	sl, [lr]
   2e618:	orr	ip, ip, r7, lsl #13
   2e61c:	add	lr, sp, #7168	; 0x1c00
   2e620:	str	ip, [r6]
   2e624:	add	lr, lr, #52	; 0x34
   2e628:	add	ip, sp, #7168	; 0x1c00
   2e62c:	add	ip, ip, #48	; 0x30
   2e630:	ldr	lr, [lr]
   2e634:	ldr	ip, [ip]
   2e638:	add	r6, sp, #7168	; 0x1c00
   2e63c:	lsl	lr, lr, #3
   2e640:	orr	ip, lr, ip, lsr #29
   2e644:	add	r6, r6, #52	; 0x34
   2e648:	add	lr, sp, #6080	; 0x17c0
   2e64c:	eor	fp, fp, r1
   2e650:	add	lr, lr, #4
   2e654:	mov	r1, fp
   2e658:	ldr	fp, [r6]
   2e65c:	str	ip, [lr]
   2e660:	lsr	lr, r7, #19
   2e664:	ldr	r7, [sp, #1032]	; 0x408
   2e668:	eor	sl, sl, r0
   2e66c:	orr	r7, r7, fp, lsl #26
   2e670:	str	r7, [sp, #1032]	; 0x408
   2e674:	ldrd	r6, [sp, #64]	; 0x40
   2e678:	strd	r8, [sp, #128]	; 0x80
   2e67c:	ldr	ip, [sp, #76]	; 0x4c
   2e680:	adds	r6, r6, r2
   2e684:	adc	r7, r7, r3
   2e688:	adds	r0, sl, r4
   2e68c:	add	r4, sp, #6016	; 0x1780
   2e690:	add	r4, r4, #40	; 0x28
   2e694:	ldrd	sl, [r4]
   2e698:	add	r4, sp, #6016	; 0x1780
   2e69c:	add	r4, r4, #48	; 0x30
   2e6a0:	mov	r9, r7
   2e6a4:	mov	r8, r6
   2e6a8:	ldrd	r6, [r4]
   2e6ac:	add	r4, sp, #7168	; 0x1c00
   2e6b0:	add	r4, r4, #48	; 0x30
   2e6b4:	adc	r1, r1, r5
   2e6b8:	ldr	r5, [r4]
   2e6bc:	add	r4, sp, #6016	; 0x1780
   2e6c0:	lsr	ip, ip, #7
   2e6c4:	add	r4, r4, #60	; 0x3c
   2e6c8:	orr	lr, lr, r5, lsl #13
   2e6cc:	str	ip, [sp, #1028]	; 0x404
   2e6d0:	add	ip, sp, #7168	; 0x1c00
   2e6d4:	str	lr, [r4]
   2e6d8:	add	ip, ip, #48	; 0x30
   2e6dc:	add	lr, sp, #7168	; 0x1c00
   2e6e0:	add	lr, lr, #52	; 0x34
   2e6e4:	ldr	ip, [ip]
   2e6e8:	ldr	lr, [lr]
   2e6ec:	adds	r4, r0, r2
   2e6f0:	lsl	ip, ip, #3
   2e6f4:	orr	ip, ip, lr, lsr #29
   2e6f8:	add	lr, sp, #6080	; 0x17c0
   2e6fc:	eor	sl, sl, r6
   2e700:	str	ip, [lr]
   2e704:	add	ip, sp, #1024	; 0x400
   2e708:	eor	fp, fp, r7
   2e70c:	adc	r5, r1, r3
   2e710:	mov	r6, sl
   2e714:	mov	r7, fp
   2e718:	add	r3, sp, #6016	; 0x1780
   2e71c:	ldrd	sl, [ip]
   2e720:	add	ip, sp, #7168	; 0x1c00
   2e724:	add	r3, r3, #56	; 0x38
   2e728:	add	ip, ip, #52	; 0x34
   2e72c:	ldrd	r0, [r3]
   2e730:	ldr	ip, [ip]
   2e734:	ldrd	r2, [lr]
   2e738:	eor	sl, sl, r6
   2e73c:	lsr	ip, ip, #6
   2e740:	eor	r0, r0, r2
   2e744:	eor	r1, r1, r3
   2e748:	ldrd	r2, [sp, #136]	; 0x88
   2e74c:	str	ip, [sp, #1036]	; 0x40c
   2e750:	add	ip, sp, #1024	; 0x400
   2e754:	add	ip, ip, #8
   2e758:	adds	r2, r2, sl
   2e75c:	eor	fp, fp, r7
   2e760:	adc	r3, r3, fp
   2e764:	ldrd	sl, [ip]
   2e768:	strd	r4, [sp, #24]
   2e76c:	mov	r4, r0
   2e770:	mov	r5, r1
   2e774:	mov	r6, r2
   2e778:	eor	sl, sl, r4
   2e77c:	lsr	r2, r8, #14
   2e780:	eor	fp, fp, r5
   2e784:	orr	ip, r2, r9, lsl #18
   2e788:	mov	r4, sl
   2e78c:	mov	r5, fp
   2e790:	add	r2, sp, #6080	; 0x17c0
   2e794:	ldrd	sl, [sp, #88]	; 0x58
   2e798:	add	r2, r2, #8
   2e79c:	mov	r7, r3
   2e7a0:	str	ip, [r2]
   2e7a4:	adds	sl, sl, r6
   2e7a8:	add	ip, sp, #6080	; 0x17c0
   2e7ac:	adc	fp, fp, r7
   2e7b0:	lsr	r3, r8, #18
   2e7b4:	add	ip, ip, #16
   2e7b8:	adds	sl, sl, r4
   2e7bc:	lsr	r2, r9, #14
   2e7c0:	orr	r3, r3, r9, lsl #14
   2e7c4:	mov	r7, fp
   2e7c8:	str	r3, [ip]
   2e7cc:	adc	fp, r7, r5
   2e7d0:	add	ip, sp, #7232	; 0x1c40
   2e7d4:	orr	r5, r2, r8, lsl #18
   2e7d8:	add	r2, sp, #6080	; 0x17c0
   2e7dc:	add	r2, r2, #12
   2e7e0:	strd	sl, [ip]
   2e7e4:	ldrd	sl, [sp, #24]
   2e7e8:	mov	r6, r8
   2e7ec:	str	r5, [r2]
   2e7f0:	add	r5, sp, #6080	; 0x17c0
   2e7f4:	lsl	lr, r9, #23
   2e7f8:	add	r5, r5, #28
   2e7fc:	lsr	r4, sl, #28
   2e800:	orr	lr, lr, r6, lsr #9
   2e804:	str	lr, [r5]
   2e808:	orr	r5, r4, fp, lsl #4
   2e80c:	add	r4, sp, #6080	; 0x17c0
   2e810:	add	r4, r4, #32
   2e814:	add	r2, sp, #6080	; 0x17c0
   2e818:	str	r5, [r4]
   2e81c:	lsr	r3, r9, #18
   2e820:	add	r2, r2, #20
   2e824:	add	r4, sp, #6080	; 0x17c0
   2e828:	orr	r3, r3, r8, lsl #14
   2e82c:	lsl	ip, fp, #30
   2e830:	add	r4, r4, #44	; 0x2c
   2e834:	mov	r7, r9
   2e838:	str	r3, [r2]
   2e83c:	ldrd	r8, [sp, #8]
   2e840:	ldrd	r2, [sp, #16]
   2e844:	orr	ip, ip, sl, lsr #2
   2e848:	str	ip, [r4]
   2e84c:	add	r4, sp, #7232	; 0x1c40
   2e850:	add	r1, pc, #920	; 0x398
   2e854:	ldrd	r0, [r1]
   2e858:	eor	r2, r2, r8
   2e85c:	eor	r3, r3, r9
   2e860:	mov	r8, sl
   2e864:	mov	r9, fp
   2e868:	mov	r5, r7
   2e86c:	ldrd	sl, [r4]
   2e870:	lsl	lr, r6, #23
   2e874:	and	r5, r5, r3
   2e878:	mov	r3, r5
   2e87c:	orr	lr, lr, r7, lsr #9
   2e880:	mov	r4, r6
   2e884:	strd	r6, [sp, #64]	; 0x40
   2e888:	add	r5, sp, #6080	; 0x17c0
   2e88c:	ldrd	r6, [sp, #112]	; 0x70
   2e890:	adds	sl, sl, r0
   2e894:	add	r5, r5, #24
   2e898:	adc	fp, fp, r1
   2e89c:	mov	r0, sl
   2e8a0:	adds	r6, r6, r0
   2e8a4:	mov	r1, fp
   2e8a8:	str	lr, [r5]
   2e8ac:	add	lr, sp, #6080	; 0x17c0
   2e8b0:	mov	fp, r9
   2e8b4:	adc	r7, r7, r1
   2e8b8:	lsr	ip, r9, #28
   2e8bc:	and	r4, r4, r2
   2e8c0:	add	lr, lr, #36	; 0x24
   2e8c4:	mov	r2, r4
   2e8c8:	orr	ip, ip, r8, lsl #4
   2e8cc:	lsl	r4, r8, #30
   2e8d0:	mov	r0, r6
   2e8d4:	mov	r1, r7
   2e8d8:	ldrd	r6, [sp, #16]
   2e8dc:	str	ip, [lr]
   2e8e0:	orr	ip, r4, fp, lsr #2
   2e8e4:	add	r4, sp, #6080	; 0x17c0
   2e8e8:	add	r4, r4, #40	; 0x28
   2e8ec:	eor	r6, r6, r2
   2e8f0:	mov	sl, r8
   2e8f4:	str	ip, [r4]
   2e8f8:	mov	r2, r6
   2e8fc:	add	r4, sp, #6080	; 0x17c0
   2e900:	add	r6, sp, #6080	; 0x17c0
   2e904:	lsl	r5, r9, #25
   2e908:	add	r4, r4, #52	; 0x34
   2e90c:	add	r6, r6, #8
   2e910:	orr	ip, r5, sl, lsr #7
   2e914:	str	ip, [r4]
   2e918:	mov	r5, fp
   2e91c:	mov	r4, sl
   2e920:	lsl	ip, sl, #25
   2e924:	ldrd	sl, [r6]
   2e928:	add	r6, sp, #6080	; 0x17c0
   2e92c:	add	r6, r6, #16
   2e930:	eor	r7, r7, r3
   2e934:	mov	r3, r7
   2e938:	ldrd	r6, [r6]
   2e93c:	ldrd	r8, [sp, #184]	; 0xb8
   2e940:	adds	r2, r2, r0
   2e944:	eor	sl, sl, r6
   2e948:	mov	r6, sl
   2e94c:	add	sl, sp, #6080	; 0x17c0
   2e950:	lsr	lr, r8, #1
   2e954:	add	sl, sl, #56	; 0x38
   2e958:	orr	lr, lr, r9, lsl #31
   2e95c:	str	lr, [sl]
   2e960:	adc	r3, r3, r1
   2e964:	lsr	lr, r8, #8
   2e968:	add	sl, sp, #6144	; 0x1800
   2e96c:	add	r1, sp, #6080	; 0x17c0
   2e970:	orr	lr, lr, r9, lsl #24
   2e974:	add	r1, r1, #24
   2e978:	str	lr, [sl]
   2e97c:	eor	fp, fp, r7
   2e980:	lsr	lr, r8, #7
   2e984:	str	lr, [sp, #1040]	; 0x410
   2e988:	mov	r7, fp
   2e98c:	ldrd	r8, [sp, #128]	; 0x80
   2e990:	mov	fp, r5
   2e994:	ldrd	r0, [r1]
   2e998:	add	lr, sp, #6080	; 0x17c0
   2e99c:	add	lr, lr, #48	; 0x30
   2e9a0:	orr	ip, ip, fp, lsr #7
   2e9a4:	str	ip, [lr]
   2e9a8:	orr	r8, r8, r4
   2e9ac:	orr	r9, r9, r5
   2e9b0:	eor	r1, r1, r7
   2e9b4:	add	lr, sp, #6080	; 0x17c0
   2e9b8:	mov	r4, r8
   2e9bc:	mov	r5, r9
   2e9c0:	mov	r7, r1
   2e9c4:	ldrd	r8, [sp, #184]	; 0xb8
   2e9c8:	add	lr, lr, #40	; 0x28
   2e9cc:	add	r1, sp, #6080	; 0x17c0
   2e9d0:	add	r1, r1, #32
   2e9d4:	ldrd	sl, [lr]
   2e9d8:	eor	r0, r0, r6
   2e9dc:	add	lr, sp, #6080	; 0x17c0
   2e9e0:	mov	r6, r0
   2e9e4:	lsr	ip, r9, #1
   2e9e8:	ldrd	r0, [r1]
   2e9ec:	add	lr, lr, #60	; 0x3c
   2e9f0:	orr	ip, ip, r8, lsl #31
   2e9f4:	str	ip, [lr]
   2e9f8:	add	lr, sp, #6144	; 0x1800
   2e9fc:	eor	r0, r0, sl
   2ea00:	eor	r1, r1, fp
   2ea04:	lsr	ip, r9, #8
   2ea08:	ldrd	sl, [sp, #144]	; 0x90
   2ea0c:	add	lr, lr, #4
   2ea10:	orr	ip, ip, r8, lsl #24
   2ea14:	str	ip, [lr]
   2ea18:	ldr	ip, [sp, #1040]	; 0x410
   2ea1c:	adds	r2, r2, r6
   2ea20:	and	fp, fp, r5
   2ea24:	adc	r3, r3, r7
   2ea28:	orr	ip, ip, r9, lsl #25
   2ea2c:	ldrd	r6, [sp, #24]
   2ea30:	mov	r5, fp
   2ea34:	mov	fp, r9
   2ea38:	ldrd	r8, [sp, #56]	; 0x38
   2ea3c:	add	lr, sp, #7168	; 0x1c00
   2ea40:	add	lr, lr, #56	; 0x38
   2ea44:	and	sl, sl, r4
   2ea48:	and	r8, r8, r6
   2ea4c:	ldr	lr, [lr]
   2ea50:	mov	r6, r8
   2ea54:	mov	r4, sl
   2ea58:	str	ip, [sp, #1040]	; 0x410
   2ea5c:	add	ip, sp, #7168	; 0x1c00
   2ea60:	orr	r4, r4, r6
   2ea64:	add	ip, ip, #56	; 0x38
   2ea68:	add	r6, sp, #7168	; 0x1c00
   2ea6c:	and	r9, r9, r7
   2ea70:	add	r6, r6, #60	; 0x3c
   2ea74:	mov	r7, r9
   2ea78:	ldr	ip, [ip]
   2ea7c:	lsr	lr, lr, #6
   2ea80:	str	lr, [sp, #1048]	; 0x418
   2ea84:	orr	r5, r5, r7
   2ea88:	add	lr, sp, #6080	; 0x17c0
   2ea8c:	ldr	r7, [r6]
   2ea90:	add	lr, lr, #48	; 0x30
   2ea94:	add	r6, sp, #6144	; 0x1800
   2ea98:	add	r6, r6, #8
   2ea9c:	lsr	ip, ip, #19
   2eaa0:	ldrd	r8, [lr]
   2eaa4:	orr	ip, ip, r7, lsl #13
   2eaa8:	add	lr, sp, #7168	; 0x1c00
   2eaac:	str	ip, [r6]
   2eab0:	add	lr, lr, #60	; 0x3c
   2eab4:	add	ip, sp, #7168	; 0x1c00
   2eab8:	add	ip, ip, #56	; 0x38
   2eabc:	ldr	lr, [lr]
   2eac0:	ldr	ip, [ip]
   2eac4:	add	r6, sp, #7168	; 0x1c00
   2eac8:	lsl	lr, lr, #3
   2eacc:	orr	ip, lr, ip, lsr #29
   2ead0:	add	r6, r6, #60	; 0x3c
   2ead4:	add	lr, sp, #6144	; 0x1800
   2ead8:	eor	r9, r9, r1
   2eadc:	add	lr, lr, #20
   2eae0:	mov	r1, r9
   2eae4:	ldr	r9, [r6]
   2eae8:	str	ip, [lr]
   2eaec:	lsr	lr, r7, #19
   2eaf0:	ldr	r7, [sp, #1048]	; 0x418
   2eaf4:	eor	r8, r8, r0
   2eaf8:	mov	r0, r8
   2eafc:	orr	r7, r7, r9, lsl #26
   2eb00:	ldrd	r8, [sp, #48]	; 0x30
   2eb04:	add	r6, sp, #6144	; 0x1800
   2eb08:	lsr	ip, fp, #7
   2eb0c:	adds	r8, r8, r2
   2eb10:	adc	r9, r9, r3
   2eb14:	mov	fp, r9
   2eb18:	mov	sl, r8
   2eb1c:	ldrd	r8, [r6]
   2eb20:	add	r6, sp, #7168	; 0x1c00
   2eb24:	add	r6, r6, #56	; 0x38
   2eb28:	adds	r4, r4, r0
   2eb2c:	str	r7, [sp, #1048]	; 0x418
   2eb30:	ldr	r7, [r6]
   2eb34:	adc	r5, r5, r1
   2eb38:	str	ip, [sp, #1044]	; 0x414
   2eb3c:	add	r6, sp, #6144	; 0x1800
   2eb40:	add	ip, sp, #7168	; 0x1c00
   2eb44:	add	r1, sp, #6080	; 0x17c0
   2eb48:	add	r6, r6, #12
   2eb4c:	add	ip, ip, #56	; 0x38
   2eb50:	add	r1, r1, #56	; 0x38
   2eb54:	orr	lr, lr, r7, lsl #13
   2eb58:	ldrd	r0, [r1]
   2eb5c:	ldr	ip, [ip]
   2eb60:	str	lr, [r6]
   2eb64:	add	lr, sp, #7168	; 0x1c00
   2eb68:	add	lr, lr, #60	; 0x3c
   2eb6c:	lsl	ip, ip, #3
   2eb70:	ldr	lr, [lr]
   2eb74:	adds	r6, r4, r2
   2eb78:	eor	r0, r0, r8
   2eb7c:	orr	ip, ip, lr, lsr #29
   2eb80:	add	lr, sp, #6144	; 0x1800
   2eb84:	add	lr, lr, #16
   2eb88:	str	ip, [lr]
   2eb8c:	add	ip, sp, #1040	; 0x410
   2eb90:	eor	r1, r1, r9
   2eb94:	ldrd	r8, [ip]
   2eb98:	adc	r7, r5, r3
   2eb9c:	add	r3, sp, #6144	; 0x1800
   2eba0:	add	r3, r3, #8
   2eba4:	eor	r8, r8, r0
   2eba8:	eor	r9, r9, r1
   2ebac:	mov	r0, r8
   2ebb0:	mov	r1, r9
   2ebb4:	mov	r8, r6
   2ebb8:	mov	r9, r7
   2ebbc:	ldrd	r2, [r3]
   2ebc0:	ldrd	r6, [lr]
   2ebc4:	add	ip, sp, #7168	; 0x1c00
   2ebc8:	add	ip, ip, #60	; 0x3c
   2ebcc:	eor	r2, r2, r6
   2ebd0:	eor	r3, r3, r7
   2ebd4:	mov	r6, r2
   2ebd8:	mov	r7, r3
   2ebdc:	ldrd	r2, [sp, #72]	; 0x48
   2ebe0:	ldr	ip, [ip]
   2ebe4:	lsr	lr, fp, #14
   2ebe8:	b	2ec00 <__assert_fail@plt+0x1d914>
   2ebec:	nop			; (mov r0, r0)
   2ebf0:			; <UNDEFINED> instruction: 0xcde0eb1e
   2ebf4:	b	ff6ce354 <optarg@@GLIBC_2.4+0xff6801ac>
   2ebf8:	mcr	1, 3, sp, cr14, cr8, {3}
   2ebfc:			; <UNDEFINED> instruction: 0xf57d4f7f
   2ec00:	adds	r2, r2, r0
   2ec04:	adc	r3, r3, r1
   2ec08:	mov	r1, r3
   2ec0c:	add	r3, sp, #1040	; 0x410
   2ec10:	add	r3, r3, #8
   2ec14:	mov	r0, r2
   2ec18:	lsr	ip, ip, #6
   2ec1c:	lsr	r2, sl, #18
   2ec20:	str	r2, [sp, #48]	; 0x30
   2ec24:	str	ip, [sp, #1052]	; 0x41c
   2ec28:	ldrd	r2, [r3]
   2ec2c:	lsr	ip, sl, #14
   2ec30:	sub	r5, pc, #64	; 0x40
   2ec34:	ldrd	r4, [r5]
   2ec38:	eor	r2, r2, r6
   2ec3c:	eor	r3, r3, r7
   2ec40:	mov	r6, r2
   2ec44:	mov	r7, r3
   2ec48:	ldrd	r2, [sp, #152]	; 0x98
   2ec4c:	adds	r2, r2, r0
   2ec50:	mov	r0, r2
   2ec54:	add	r2, sp, #6144	; 0x1800
   2ec58:	adc	r3, r3, r1
   2ec5c:	add	r2, r2, #24
   2ec60:	mov	r1, r3
   2ec64:	orr	r3, ip, fp, lsl #18
   2ec68:	str	r3, [r2]
   2ec6c:	ldr	r2, [sp, #48]	; 0x30
   2ec70:	lsr	ip, r8, #28
   2ec74:	orr	r3, r2, fp, lsl #14
   2ec78:	add	r2, sp, #6144	; 0x1800
   2ec7c:	add	r2, r2, #32
   2ec80:	str	r3, [r2]
   2ec84:	lsr	r2, fp, #18
   2ec88:	str	r2, [sp, #48]	; 0x30
   2ec8c:	adds	r2, r0, r6
   2ec90:	adc	r3, r1, r7
   2ec94:	add	r1, sp, #7232	; 0x1c40
   2ec98:	mov	r6, sl
   2ec9c:	add	r1, r1, #8
   2eca0:	lsl	r0, fp, #23
   2eca4:	strd	r2, [r1]
   2eca8:	orr	r3, lr, sl, lsl #18
   2ecac:	add	r2, sp, #6144	; 0x1800
   2ecb0:	orr	lr, r0, r6, lsr #9
   2ecb4:	add	r0, sp, #6144	; 0x1800
   2ecb8:	add	r2, r2, #28
   2ecbc:	add	r0, r0, #44	; 0x2c
   2ecc0:	str	r3, [r2]
   2ecc4:	str	lr, [r0]
   2ecc8:	ldr	r2, [sp, #48]	; 0x30
   2eccc:	add	lr, sp, #6144	; 0x1800
   2ecd0:	mov	r7, fp
   2ecd4:	add	lr, lr, #48	; 0x30
   2ecd8:	orr	r3, r2, sl, lsl #14
   2ecdc:	lsl	r0, r6, #23
   2ece0:	orr	ip, ip, r9, lsl #4
   2ece4:	add	r2, sp, #6144	; 0x1800
   2ece8:	str	ip, [lr]
   2ecec:	add	r2, r2, #36	; 0x24
   2ecf0:	orr	lr, r0, r7, lsr #9
   2ecf4:	add	ip, sp, #6144	; 0x1800
   2ecf8:	add	r0, sp, #6144	; 0x1800
   2ecfc:	lsl	r1, r9, #30
   2ed00:	add	ip, ip, #60	; 0x3c
   2ed04:	add	r0, r0, #40	; 0x28
   2ed08:	ldrd	sl, [sp, #8]
   2ed0c:	orr	r1, r1, r8, lsr #2
   2ed10:	str	r3, [r2]
   2ed14:	ldrd	r2, [sp, #64]	; 0x40
   2ed18:	str	r1, [ip]
   2ed1c:	str	lr, [r0]
   2ed20:	add	ip, sp, #7232	; 0x1c40
   2ed24:	add	r0, sp, #6144	; 0x1800
   2ed28:	lsr	r1, r9, #28
   2ed2c:	add	ip, ip, #8
   2ed30:	add	r0, r0, #52	; 0x34
   2ed34:	orr	r1, r1, r8, lsl #4
   2ed38:	eor	sl, sl, r2
   2ed3c:	eor	fp, fp, r3
   2ed40:	mov	r2, sl
   2ed44:	mov	r3, fp
   2ed48:	str	r1, [r0]
   2ed4c:	ldrd	sl, [ip]
   2ed50:	ldr	r1, [sp, #32]
   2ed54:	lsl	ip, r8, #30
   2ed58:	adds	sl, sl, r4
   2ed5c:	lsr	r0, r1, #1
   2ed60:	orr	r1, ip, r9, lsr #2
   2ed64:	add	ip, sp, #6144	; 0x1800
   2ed68:	adc	fp, fp, r5
   2ed6c:	add	ip, ip, #56	; 0x38
   2ed70:	mov	r4, sl
   2ed74:	mov	r5, fp
   2ed78:	mov	sl, r6
   2ed7c:	mov	fp, r7
   2ed80:	str	r1, [ip]
   2ed84:	and	sl, sl, r2
   2ed88:	and	fp, fp, r3
   2ed8c:	add	ip, sp, #6208	; 0x1840
   2ed90:	mov	r2, sl
   2ed94:	mov	r3, fp
   2ed98:	lsl	lr, r9, #25
   2ed9c:	ldrd	sl, [sp, #16]
   2eda0:	add	ip, ip, #4
   2eda4:	orr	r1, lr, r8, lsr #7
   2eda8:	str	r1, [ip]
   2edac:	add	ip, sp, #6144	; 0x1800
   2edb0:	adds	sl, sl, r4
   2edb4:	add	ip, ip, #24
   2edb8:	adc	fp, fp, r5
   2edbc:	strd	r6, [sp, #48]	; 0x30
   2edc0:	ldrd	r4, [sp, #8]
   2edc4:	ldrd	r6, [ip]
   2edc8:	add	ip, sp, #6144	; 0x1800
   2edcc:	add	ip, ip, #32
   2edd0:	eor	r4, r4, r2
   2edd4:	eor	r5, r5, r3
   2edd8:	mov	r2, r4
   2eddc:	mov	r3, r5
   2ede0:	ldrd	r4, [ip]
   2ede4:	lsl	r1, r8, #25
   2ede8:	orr	r1, r1, r9, lsr #7
   2edec:	eor	r6, r6, r4
   2edf0:	eor	r7, r7, r5
   2edf4:	ldrd	r4, [sp, #32]
   2edf8:	add	lr, sp, #6144	; 0x1800
   2edfc:	add	lr, lr, #56	; 0x38
   2ee00:	orr	ip, r0, r5, lsl #31
   2ee04:	add	r0, sp, #6208	; 0x1840
   2ee08:	add	r0, r0, #8
   2ee0c:	str	ip, [r0]
   2ee10:	lsr	r0, r4, #8
   2ee14:	orr	ip, r0, r5, lsl #24
   2ee18:	add	r0, sp, #6208	; 0x1840
   2ee1c:	add	r0, r0, #16
   2ee20:	str	ip, [r0]
   2ee24:	add	r0, sp, #6208	; 0x1840
   2ee28:	lsr	ip, r4, #7
   2ee2c:	str	r1, [r0]
   2ee30:	ldr	r1, [sp, #36]	; 0x24
   2ee34:	str	ip, [sp, #1056]	; 0x420
   2ee38:	adds	r2, r2, sl
   2ee3c:	lsr	ip, r1, #1
   2ee40:	add	r1, sp, #6144	; 0x1800
   2ee44:	add	r1, r1, #40	; 0x28
   2ee48:	adc	r3, r3, fp
   2ee4c:	ldrd	r0, [r1]
   2ee50:	ldrd	sl, [lr]
   2ee54:	ldrd	r4, [sp, #24]
   2ee58:	eor	r1, r1, r7
   2ee5c:	mov	r7, r1
   2ee60:	add	r1, sp, #6144	; 0x1800
   2ee64:	add	r1, r1, #48	; 0x30
   2ee68:	eor	r0, r0, r6
   2ee6c:	mov	r6, r0
   2ee70:	ldrd	r0, [r1]
   2ee74:	orr	r4, r4, r8
   2ee78:	orr	r5, r5, r9
   2ee7c:	eor	r0, r0, sl
   2ee80:	eor	r1, r1, fp
   2ee84:	ldrd	sl, [sp, #56]	; 0x38
   2ee88:	add	lr, sp, #6208	; 0x1840
   2ee8c:	add	lr, lr, #12
   2ee90:	and	sl, sl, r4
   2ee94:	and	fp, fp, r5
   2ee98:	mov	r4, sl
   2ee9c:	mov	r5, fp
   2eea0:	ldrd	sl, [sp, #32]
   2eea4:	adds	r2, r2, r6
   2eea8:	adc	r3, r3, r7
   2eeac:	orr	ip, ip, sl, lsl #31
   2eeb0:	str	ip, [lr]
   2eeb4:	add	lr, sp, #6208	; 0x1840
   2eeb8:	lsr	ip, fp, #8
   2eebc:	add	lr, lr, #20
   2eec0:	orr	ip, ip, sl, lsl #24
   2eec4:	ldrd	r6, [sp, #24]
   2eec8:	str	ip, [lr]
   2eecc:	ldr	ip, [sp, #1056]	; 0x420
   2eed0:	add	lr, sp, #7232	; 0x1c40
   2eed4:	orr	ip, ip, fp, lsl #25
   2eed8:	ldr	lr, [lr]
   2eedc:	and	r6, r6, r8
   2eee0:	str	ip, [sp, #1056]	; 0x420
   2eee4:	orr	r4, r4, r6
   2eee8:	add	ip, sp, #7232	; 0x1c40
   2eeec:	add	r6, sp, #7232	; 0x1c40
   2eef0:	add	r6, r6, #4
   2eef4:	and	r7, r7, r9
   2eef8:	ldr	ip, [ip]
   2eefc:	lsr	lr, lr, #6
   2ef00:	str	lr, [sp, #1064]	; 0x428
   2ef04:	orr	r5, r5, r7
   2ef08:	add	lr, sp, #6208	; 0x1840
   2ef0c:	ldr	r7, [r6]
   2ef10:	add	r6, sp, #6208	; 0x1840
   2ef14:	strd	r8, [sp, #72]	; 0x48
   2ef18:	add	r6, r6, #24
   2ef1c:	ldrd	r8, [lr]
   2ef20:	lsr	ip, ip, #19
   2ef24:	add	lr, sp, #7232	; 0x1c40
   2ef28:	orr	ip, ip, r7, lsl #13
   2ef2c:	add	lr, lr, #4
   2ef30:	str	ip, [r6]
   2ef34:	add	ip, sp, #7232	; 0x1c40
   2ef38:	ldr	lr, [lr]
   2ef3c:	ldr	ip, [ip]
   2ef40:	add	r6, sp, #7232	; 0x1c40
   2ef44:	lsl	lr, lr, #3
   2ef48:	orr	ip, lr, ip, lsr #29
   2ef4c:	add	lr, sp, #6208	; 0x1840
   2ef50:	add	lr, lr, #36	; 0x24
   2ef54:	str	ip, [lr]
   2ef58:	lsr	ip, fp, #7
   2ef5c:	str	ip, [sp, #1060]	; 0x424
   2ef60:	add	ip, sp, #7232	; 0x1c40
   2ef64:	lsr	lr, r7, #19
   2ef68:	ldr	ip, [ip]
   2ef6c:	ldr	r7, [sp, #1064]	; 0x428
   2ef70:	ldrd	sl, [sp, #144]	; 0x90
   2ef74:	eor	r8, r8, r0
   2ef78:	eor	r9, r9, r1
   2ef7c:	adds	sl, sl, r2
   2ef80:	add	r6, r6, #4
   2ef84:	adc	fp, fp, r3
   2ef88:	mov	r1, r9
   2ef8c:	adds	r4, r4, r8
   2ef90:	ldr	r9, [r6]
   2ef94:	adc	r5, r5, r1
   2ef98:	add	r8, sp, #6208	; 0x1840
   2ef9c:	add	r1, sp, #6208	; 0x1840
   2efa0:	add	r1, r1, #8
   2efa4:	add	r8, r8, #16
   2efa8:	ldrd	r0, [r1]
   2efac:	orr	r7, r7, r9, lsl #26
   2efb0:	ldrd	r8, [r8]
   2efb4:	lsl	ip, ip, #3
   2efb8:	mov	r6, sl
   2efbc:	eor	r0, r0, r8
   2efc0:	add	r8, sp, #7232	; 0x1c40
   2efc4:	eor	r1, r1, r9
   2efc8:	ldr	r9, [r8]
   2efcc:	add	r8, sp, #6208	; 0x1840
   2efd0:	add	r8, r8, #28
   2efd4:	orr	lr, lr, r9, lsl #13
   2efd8:	str	lr, [r8]
   2efdc:	add	lr, sp, #7232	; 0x1c40
   2efe0:	add	lr, lr, #4
   2efe4:	adds	sl, r4, r2
   2efe8:	ldr	lr, [lr]
   2efec:	str	r7, [sp, #1064]	; 0x428
   2eff0:	mov	r7, fp
   2eff4:	orr	ip, ip, lr, lsr #29
   2eff8:	add	lr, sp, #6208	; 0x1840
   2effc:	add	lr, lr, #32
   2f000:	str	ip, [lr]
   2f004:	add	ip, sp, #1056	; 0x420
   2f008:	adc	fp, r5, r3
   2f00c:	ldrd	r8, [ip]
   2f010:	add	r3, sp, #6208	; 0x1840
   2f014:	add	r3, r3, #24
   2f018:	eor	r8, r8, r0
   2f01c:	eor	r9, r9, r1
   2f020:	add	ip, sp, #7232	; 0x1c40
   2f024:	mov	r0, r8
   2f028:	mov	r1, r9
   2f02c:	ldrd	r2, [r3]
   2f030:	ldrd	r8, [lr]
   2f034:	add	ip, ip, #4
   2f038:	lsr	lr, r6, #14
   2f03c:	ldr	ip, [ip]
   2f040:	eor	r2, r2, r8
   2f044:	add	r8, sp, #1056	; 0x420
   2f048:	add	r8, r8, #8
   2f04c:	lsr	ip, ip, #6
   2f050:	str	ip, [sp, #1068]	; 0x42c
   2f054:	eor	r3, r3, r9
   2f058:	ldrd	r8, [r8]
   2f05c:	mov	r4, r2
   2f060:	mov	r5, r3
   2f064:	ldrd	r2, [sp, #184]	; 0xb8
   2f068:	eor	r8, r8, r4
   2f06c:	eor	r9, r9, r5
   2f070:	mov	r4, r8
   2f074:	mov	r5, r9
   2f078:	ldrd	r8, [sp, #160]	; 0xa0
   2f07c:	adds	r2, r2, r0
   2f080:	mov	r0, r2
   2f084:	adc	r3, r3, r1
   2f088:	adds	r8, r8, r0
   2f08c:	mov	r0, r8
   2f090:	add	r8, sp, #6208	; 0x1840
   2f094:	add	r8, r8, #40	; 0x28
   2f098:	orr	lr, lr, r7, lsl #18
   2f09c:	str	lr, [r8]
   2f0a0:	add	r8, sp, #6208	; 0x1840
   2f0a4:	mov	r1, r3
   2f0a8:	lsr	ip, r6, #18
   2f0ac:	add	r8, r8, #48	; 0x30
   2f0b0:	adc	r9, r9, r1
   2f0b4:	orr	ip, ip, r7, lsl #14
   2f0b8:	strd	r6, [sp, #16]
   2f0bc:	str	ip, [r8]
   2f0c0:	mov	r1, r9
   2f0c4:	adds	r8, r0, r4
   2f0c8:	adc	r9, r1, r5
   2f0cc:	ldrd	r4, [sp, #16]
   2f0d0:	lsr	r6, r7, #18
   2f0d4:	lsr	lr, r7, #14
   2f0d8:	add	r7, sp, #6208	; 0x1840
   2f0dc:	add	r7, r7, #44	; 0x2c
   2f0e0:	orr	lr, lr, r4, lsl #18
   2f0e4:	str	lr, [r7]
   2f0e8:	orr	lr, r6, r4, lsl #14
   2f0ec:	ldrd	r6, [sp, #16]
   2f0f0:	add	r4, sp, #6208	; 0x1840
   2f0f4:	add	r4, r4, #52	; 0x34
   2f0f8:	lsl	r0, r5, #23
   2f0fc:	str	lr, [r4]
   2f100:	orr	lr, r0, r6, lsr #9
   2f104:	add	r0, sp, #6208	; 0x1840
   2f108:	add	r0, r0, #60	; 0x3c
   2f10c:	add	r1, sp, #7232	; 0x1c40
   2f110:	str	lr, [r0]
   2f114:	lsr	ip, sl, #28
   2f118:	add	lr, sp, #6272	; 0x1880
   2f11c:	orr	ip, ip, fp, lsl #4
   2f120:	add	r1, r1, #16
   2f124:	str	ip, [lr]
   2f128:	add	ip, sp, #6272	; 0x1880
   2f12c:	strd	r8, [r1]
   2f130:	add	ip, ip, #12
   2f134:	lsl	r1, fp, #30
   2f138:	orr	r1, r1, sl, lsr #2
   2f13c:	ldrd	r8, [sp, #48]	; 0x30
   2f140:	str	r1, [ip]
   2f144:	ldrd	r4, [sp, #64]	; 0x40
   2f148:	add	ip, sp, #7232	; 0x1c40
   2f14c:	add	ip, ip, #16
   2f150:	add	r3, pc, #904	; 0x388
   2f154:	ldrd	r2, [r3]
   2f158:	eor	r4, r4, r8
   2f15c:	eor	r5, r5, r9
   2f160:	ldrd	r8, [ip]
   2f164:	lsl	r0, r6, #23
   2f168:	lsr	r1, fp, #28
   2f16c:	adds	r8, r8, r2
   2f170:	adc	r9, r9, r3
   2f174:	mov	r3, r9
   2f178:	mov	r9, r7
   2f17c:	lsl	ip, sl, #30
   2f180:	orr	lr, r0, r9, lsr #9
   2f184:	add	r0, sp, #6208	; 0x1840
   2f188:	add	r0, r0, #56	; 0x38
   2f18c:	str	lr, [r0]
   2f190:	add	lr, sp, #6272	; 0x1880
   2f194:	add	lr, lr, #4
   2f198:	orr	r1, r1, sl, lsl #4
   2f19c:	str	r1, [lr]
   2f1a0:	orr	r1, ip, fp, lsr #2
   2f1a4:	add	ip, sp, #6272	; 0x1880
   2f1a8:	add	ip, ip, #8
   2f1ac:	lsl	r0, fp, #25
   2f1b0:	str	r1, [ip]
   2f1b4:	orr	r1, r0, sl, lsr #7
   2f1b8:	add	r0, sp, #6272	; 0x1880
   2f1bc:	add	r0, r0, #20
   2f1c0:	mov	r2, r8
   2f1c4:	str	r1, [r0]
   2f1c8:	ldrd	r8, [sp, #8]
   2f1cc:	ldrd	r0, [sp, #64]	; 0x40
   2f1d0:	and	r7, r7, r5
   2f1d4:	adds	r8, r8, r2
   2f1d8:	eor	r1, r1, r7
   2f1dc:	add	lr, sp, #6272	; 0x1880
   2f1e0:	adc	r9, r9, r3
   2f1e4:	mov	r5, r1
   2f1e8:	lsl	ip, sl, #25
   2f1ec:	add	lr, lr, #16
   2f1f0:	add	r3, sp, #6208	; 0x1840
   2f1f4:	add	r1, sp, #6208	; 0x1840
   2f1f8:	and	r6, r6, r4
   2f1fc:	orr	ip, ip, fp, lsr #7
   2f200:	add	r3, r3, #40	; 0x28
   2f204:	add	r1, r1, #48	; 0x30
   2f208:	str	ip, [lr]
   2f20c:	eor	r0, r0, r6
   2f210:	add	lr, sp, #6208	; 0x1840
   2f214:	mov	r4, r0
   2f218:	ldrd	r2, [r3]
   2f21c:	ldrd	r0, [r1]
   2f220:	add	lr, lr, #56	; 0x38
   2f224:	adds	r8, r8, r4
   2f228:	adc	r9, r9, r5
   2f22c:	ldrd	r4, [lr]
   2f230:	eor	r2, r2, r0
   2f234:	eor	r3, r3, r1
   2f238:	mov	r0, r2
   2f23c:	mov	r1, r3
   2f240:	add	lr, sp, #6272	; 0x1880
   2f244:	eor	r4, r4, r0
   2f248:	eor	r5, r5, r1
   2f24c:	mov	r0, r4
   2f250:	mov	r1, r5
   2f254:	ldrd	r4, [lr]
   2f258:	add	lr, sp, #6272	; 0x1880
   2f25c:	add	lr, lr, #8
   2f260:	ldrd	r6, [lr]
   2f264:	ldrd	r2, [sp, #72]	; 0x48
   2f268:	ldr	ip, [sp, #168]	; 0xa8
   2f26c:	eor	r4, r4, r6
   2f270:	eor	r5, r5, r7
   2f274:	ldrd	r6, [sp, #24]
   2f278:	orr	r2, r2, sl
   2f27c:	orr	r3, r3, fp
   2f280:	and	r6, r6, r2
   2f284:	and	r7, r7, r3
   2f288:	add	r2, sp, #6272	; 0x1880
   2f28c:	strd	r6, [sp, #8]
   2f290:	ldrd	r6, [sp, #168]	; 0xa8
   2f294:	lsr	ip, ip, #1
   2f298:	add	r2, r2, #24
   2f29c:	orr	r3, ip, r7, lsl #31
   2f2a0:	str	r3, [r2]
   2f2a4:	add	r2, sp, #6272	; 0x1880
   2f2a8:	lsr	ip, r6, #8
   2f2ac:	add	r2, r2, #32
   2f2b0:	orr	r3, ip, r7, lsl #24
   2f2b4:	str	r3, [r2]
   2f2b8:	lsr	r3, r6, #7
   2f2bc:	str	r3, [sp, #1072]	; 0x430
   2f2c0:	add	r3, sp, #6272	; 0x1880
   2f2c4:	add	r3, r3, #16
   2f2c8:	adds	r8, r8, r0
   2f2cc:	ldrd	r2, [r3]
   2f2d0:	adc	r9, r9, r1
   2f2d4:	ldrd	r0, [sp, #72]	; 0x48
   2f2d8:	eor	r2, r2, r4
   2f2dc:	eor	r3, r3, r5
   2f2e0:	mov	r4, r2
   2f2e4:	mov	r5, r3
   2f2e8:	ldrd	r2, [sp, #8]
   2f2ec:	and	r0, r0, sl
   2f2f0:	lsr	ip, r7, #1
   2f2f4:	orr	r2, r2, r0
   2f2f8:	add	r0, sp, #6272	; 0x1880
   2f2fc:	add	r0, r0, #28
   2f300:	orr	ip, ip, r6, lsl #31
   2f304:	str	ip, [r0]
   2f308:	add	r0, sp, #7232	; 0x1c40
   2f30c:	add	r0, r0, #8
   2f310:	ldr	ip, [r0]
   2f314:	and	r1, r1, fp
   2f318:	orr	r3, r3, r1
   2f31c:	lsr	r0, ip, #19
   2f320:	add	ip, sp, #6272	; 0x1880
   2f324:	lsr	r1, r7, #8
   2f328:	add	ip, ip, #36	; 0x24
   2f32c:	orr	r1, r1, r6, lsl #24
   2f330:	str	r1, [ip]
   2f334:	ldr	ip, [sp, #1072]	; 0x430
   2f338:	add	r1, sp, #7232	; 0x1c40
   2f33c:	orr	ip, ip, r7, lsl #25
   2f340:	str	ip, [sp, #1072]	; 0x430
   2f344:	add	ip, sp, #7232	; 0x1c40
   2f348:	add	ip, ip, #8
   2f34c:	ldrd	r6, [sp, #56]	; 0x38
   2f350:	ldr	ip, [ip]
   2f354:	add	r1, r1, #12
   2f358:	adds	r6, r6, r8
   2f35c:	lsr	ip, ip, #6
   2f360:	str	ip, [sp, #1080]	; 0x438
   2f364:	add	ip, sp, #7232	; 0x1c40
   2f368:	adc	r7, r7, r9
   2f36c:	add	ip, ip, #12
   2f370:	ldr	r1, [r1]
   2f374:	strd	r6, [sp, #8]
   2f378:	ldr	ip, [ip]
   2f37c:	adds	r4, r4, r2
   2f380:	adc	r5, r5, r3
   2f384:	orr	ip, r0, ip, lsl #13
   2f388:	add	r0, sp, #6272	; 0x1880
   2f38c:	add	r0, r0, #40	; 0x28
   2f390:	add	r3, sp, #7232	; 0x1c40
   2f394:	str	ip, [r0]
   2f398:	add	ip, sp, #6272	; 0x1880
   2f39c:	add	ip, ip, #32
   2f3a0:	add	r3, r3, #12
   2f3a4:	ldrd	r6, [ip]
   2f3a8:	ldr	r3, [r3]
   2f3ac:	ldr	ip, [sp, #172]	; 0xac
   2f3b0:	add	lr, sp, #7232	; 0x1c40
   2f3b4:	add	lr, lr, #12
   2f3b8:	lsr	r0, r3, #19
   2f3bc:	ldr	lr, [lr]
   2f3c0:	lsr	ip, ip, #7
   2f3c4:	add	r3, sp, #7232	; 0x1c40
   2f3c8:	str	ip, [sp, #1076]	; 0x434
   2f3cc:	add	r3, r3, #8
   2f3d0:	ldr	ip, [sp, #1080]	; 0x438
   2f3d4:	ldr	r3, [r3]
   2f3d8:	orr	ip, ip, lr, lsl #26
   2f3dc:	str	ip, [sp, #1080]	; 0x438
   2f3e0:	add	r2, sp, #6272	; 0x1880
   2f3e4:	add	ip, sp, #7232	; 0x1c40
   2f3e8:	lsl	r1, r1, #3
   2f3ec:	add	r2, r2, #52	; 0x34
   2f3f0:	add	ip, ip, #8
   2f3f4:	orr	r3, r1, r3, lsr #29
   2f3f8:	str	r3, [r2]
   2f3fc:	ldr	ip, [ip]
   2f400:	add	r3, sp, #7232	; 0x1c40
   2f404:	add	r3, r3, #8
   2f408:	orr	ip, r0, ip, lsl #13
   2f40c:	ldr	r3, [r3]
   2f410:	add	r0, sp, #6272	; 0x1880
   2f414:	add	r0, r0, #44	; 0x2c
   2f418:	lsl	r1, r3, #3
   2f41c:	str	ip, [r0]
   2f420:	add	r3, sp, #6272	; 0x1880
   2f424:	add	r0, sp, #6272	; 0x1880
   2f428:	add	r0, r0, #48	; 0x30
   2f42c:	add	r3, r3, #24
   2f430:	orr	r1, r1, lr, lsr #29
   2f434:	str	r1, [r0]
   2f438:	ldrd	r2, [r3]
   2f43c:	add	r1, sp, #1072	; 0x430
   2f440:	add	ip, sp, #6272	; 0x1880
   2f444:	ldrd	r0, [r1]
   2f448:	eor	r2, r2, r6
   2f44c:	adds	r6, r4, r8
   2f450:	eor	r3, r3, r7
   2f454:	adc	r7, r5, r9
   2f458:	ldrd	r4, [sp, #32]
   2f45c:	eor	r0, r0, r2
   2f460:	mov	r2, r0
   2f464:	eor	r1, r1, r3
   2f468:	adds	r4, r4, r2
   2f46c:	mov	r3, r1
   2f470:	adc	r5, r5, r3
   2f474:	mov	r2, r4
   2f478:	mov	r3, r5
   2f47c:	ldrd	r4, [sp, #8]
   2f480:	lsr	r1, lr, #6
   2f484:	add	ip, ip, #48	; 0x30
   2f488:	str	r1, [sp, #1084]	; 0x43c
   2f48c:	add	r1, sp, #6272	; 0x1880
   2f490:	mov	r8, r6
   2f494:	mov	r9, r7
   2f498:	lsr	lr, r4, #14
   2f49c:	ldrd	r6, [ip]
   2f4a0:	add	r1, r1, #40	; 0x28
   2f4a4:	lsr	ip, r4, #18
   2f4a8:	add	r4, sp, #1072	; 0x430
   2f4ac:	add	r4, r4, #8
   2f4b0:	ldrd	r0, [r1]
   2f4b4:	ldrd	r4, [r4]
   2f4b8:	strd	r8, [sp, #56]	; 0x38
   2f4bc:	eor	r0, r0, r6
   2f4c0:	eor	r1, r1, r7
   2f4c4:	eor	r4, r4, r0
   2f4c8:	eor	r5, r5, r1
   2f4cc:	mov	r0, r4
   2f4d0:	mov	r1, r5
   2f4d4:	ldrd	r4, [sp, #176]	; 0xb0
   2f4d8:	b	2f4f0 <__assert_fail@plt+0x1e204>
   2f4dc:	nop			; (mov r0, r0)
   2f4e0:	andsvc	r6, r7, #744	; 0x2e8
   2f4e4:	ldrbteq	r6, [r0], sl, lsr #15
   2f4e8:	sbcge	r9, r8, #10878976	; 0xa60000
   2f4ec:	beq	190ec08 <optarg@@GLIBC_2.4+0x18c0a60>
   2f4f0:	sub	r7, pc, #16
   2f4f4:	ldrd	r6, [r7]
   2f4f8:	adds	r4, r4, r2
   2f4fc:	adc	r5, r5, r3
   2f500:	mov	r3, r5
   2f504:	ldr	r5, [sp, #12]
   2f508:	mov	r2, r4
   2f50c:	lsr	r4, r8, #28
   2f510:	orr	lr, lr, r5, lsl #18
   2f514:	add	r5, sp, #6272	; 0x1880
   2f518:	add	r5, r5, #56	; 0x38
   2f51c:	str	lr, [r5]
   2f520:	ldr	r5, [sp, #12]
   2f524:	ldr	lr, [sp, #12]
   2f528:	orr	ip, ip, r5, lsl #14
   2f52c:	add	r5, sp, #6336	; 0x18c0
   2f530:	lsr	lr, lr, #14
   2f534:	str	ip, [r5]
   2f538:	orr	r5, r4, r9, lsl #4
   2f53c:	add	r4, sp, #6336	; 0x18c0
   2f540:	lsl	ip, r9, #30
   2f544:	add	r4, r4, #16
   2f548:	orr	ip, ip, r8, lsr #2
   2f54c:	adds	r8, r2, r0
   2f550:	adc	r9, r3, r1
   2f554:	str	r5, [r4]
   2f558:	add	r3, sp, #7232	; 0x1c40
   2f55c:	add	r4, sp, #6336	; 0x18c0
   2f560:	add	r4, r4, #28
   2f564:	add	r3, r3, #24
   2f568:	str	ip, [r4]
   2f56c:	ldrd	r4, [sp, #8]
   2f570:	strd	r8, [r3]
   2f574:	ldrd	r8, [sp, #56]	; 0x38
   2f578:	orr	r1, lr, r4, lsl #18
   2f57c:	lsr	ip, r5, #18
   2f580:	lsl	r2, r8, #30
   2f584:	str	r2, [sp, #32]
   2f588:	add	r2, sp, #6272	; 0x1880
   2f58c:	add	r2, r2, #60	; 0x3c
   2f590:	str	r1, [r2]
   2f594:	add	r2, sp, #6336	; 0x18c0
   2f598:	add	r2, r2, #4
   2f59c:	orr	ip, ip, r4, lsl #14
   2f5a0:	str	ip, [r2]
   2f5a4:	add	r2, sp, #6336	; 0x18c0
   2f5a8:	lsr	r3, r9, #28
   2f5ac:	add	r2, r2, #20
   2f5b0:	orr	r3, r3, r8, lsl #4
   2f5b4:	lsl	r0, r5, #23
   2f5b8:	str	r3, [r2]
   2f5bc:	ldrd	r4, [sp, #48]	; 0x30
   2f5c0:	ldrd	r2, [sp, #16]
   2f5c4:	ldr	lr, [sp, #32]
   2f5c8:	lsl	r1, r9, #25
   2f5cc:	orr	ip, lr, r9, lsr #2
   2f5d0:	eor	r2, r2, r4
   2f5d4:	eor	r3, r3, r5
   2f5d8:	add	lr, sp, #6336	; 0x18c0
   2f5dc:	ldrd	r4, [sp, #8]
   2f5e0:	add	lr, lr, #24
   2f5e4:	str	ip, [lr]
   2f5e8:	orr	ip, r0, r4, lsr #9
   2f5ec:	add	r0, sp, #6336	; 0x18c0
   2f5f0:	add	r0, r0, #12
   2f5f4:	ldr	lr, [sp, #12]
   2f5f8:	str	ip, [r0]
   2f5fc:	add	ip, sp, #6336	; 0x18c0
   2f600:	lsl	r0, r4, #23
   2f604:	add	ip, ip, #36	; 0x24
   2f608:	orr	r1, r1, r8, lsr #7
   2f60c:	orr	lr, r0, lr, lsr #9
   2f610:	add	r0, sp, #6336	; 0x18c0
   2f614:	str	r1, [ip]
   2f618:	add	r0, r0, #8
   2f61c:	add	ip, sp, #7232	; 0x1c40
   2f620:	add	ip, ip, #24
   2f624:	str	lr, [r0]
   2f628:	mov	r5, r9
   2f62c:	add	r0, sp, #6336	; 0x18c0
   2f630:	mov	r4, r8
   2f634:	lsl	r1, r8, #25
   2f638:	add	r0, r0, #32
   2f63c:	ldrd	r8, [ip]
   2f640:	orr	r1, r1, r5, lsr #7
   2f644:	str	r1, [r0]
   2f648:	ldrd	r0, [sp, #64]	; 0x40
   2f64c:	adds	r8, r8, r6
   2f650:	adc	r9, r9, r7
   2f654:	mov	r6, r8
   2f658:	adds	r0, r0, r6
   2f65c:	mov	r7, r9
   2f660:	adc	r1, r1, r7
   2f664:	ldrd	r8, [sp, #8]
   2f668:	mov	r6, r0
   2f66c:	mov	r7, r1
   2f670:	ldrd	r0, [sp, #48]	; 0x30
   2f674:	and	r9, r9, r3
   2f678:	and	r8, r8, r2
   2f67c:	eor	r1, r1, r9
   2f680:	mov	r3, r1
   2f684:	add	r1, sp, #6272	; 0x1880
   2f688:	add	lr, sp, #6336	; 0x18c0
   2f68c:	add	r1, r1, #56	; 0x38
   2f690:	eor	r0, r0, r8
   2f694:	mov	r2, r0
   2f698:	ldrd	r8, [lr]
   2f69c:	ldrd	r0, [r1]
   2f6a0:	orr	r4, r4, sl
   2f6a4:	orr	r5, r5, fp
   2f6a8:	eor	r0, r0, r8
   2f6ac:	eor	r1, r1, r9
   2f6b0:	ldrd	r8, [sp, #72]	; 0x48
   2f6b4:	ldr	ip, [sp, #80]	; 0x50
   2f6b8:	add	lr, sp, #6336	; 0x18c0
   2f6bc:	and	r8, r8, r4
   2f6c0:	and	r9, r9, r5
   2f6c4:	mov	r4, r8
   2f6c8:	mov	r5, r9
   2f6cc:	ldrd	r8, [sp, #80]	; 0x50
   2f6d0:	add	lr, lr, #40	; 0x28
   2f6d4:	lsr	ip, ip, #1
   2f6d8:	orr	ip, ip, r9, lsl #31
   2f6dc:	str	ip, [lr]
   2f6e0:	add	lr, sp, #6336	; 0x18c0
   2f6e4:	lsr	ip, r8, #8
   2f6e8:	add	lr, lr, #48	; 0x30
   2f6ec:	orr	ip, ip, r9, lsl #24
   2f6f0:	str	ip, [lr]
   2f6f4:	add	lr, sp, #6336	; 0x18c0
   2f6f8:	add	lr, lr, #16
   2f6fc:	lsr	ip, r8, #7
   2f700:	str	ip, [sp, #1088]	; 0x440
   2f704:	lsr	ip, r9, #1
   2f708:	ldrd	r8, [lr]
   2f70c:	add	lr, sp, #6336	; 0x18c0
   2f710:	add	lr, lr, #24
   2f714:	adds	r2, r2, r6
   2f718:	adc	r3, r3, r7
   2f71c:	ldrd	r6, [lr]
   2f720:	add	lr, sp, #6336	; 0x18c0
   2f724:	add	lr, lr, #8
   2f728:	eor	r8, r8, r6
   2f72c:	eor	r9, r9, r7
   2f730:	ldrd	r6, [lr]
   2f734:	add	lr, sp, #6336	; 0x18c0
   2f738:	add	lr, lr, #32
   2f73c:	eor	r6, r6, r0
   2f740:	eor	r7, r7, r1
   2f744:	mov	r0, r6
   2f748:	mov	r1, r7
   2f74c:	ldrd	r6, [lr]
   2f750:	add	lr, sp, #6336	; 0x18c0
   2f754:	add	lr, lr, #44	; 0x2c
   2f758:	eor	r6, r6, r8
   2f75c:	eor	r7, r7, r9
   2f760:	mov	r8, r6
   2f764:	mov	r9, r7
   2f768:	ldrd	r6, [sp, #80]	; 0x50
   2f76c:	adds	r2, r2, r0
   2f770:	add	r0, sp, #7232	; 0x1c40
   2f774:	orr	ip, ip, r6, lsl #31
   2f778:	str	ip, [lr]
   2f77c:	add	lr, sp, #6336	; 0x18c0
   2f780:	lsr	ip, r7, #8
   2f784:	add	lr, lr, #52	; 0x34
   2f788:	orr	ip, ip, r6, lsl #24
   2f78c:	str	ip, [lr]
   2f790:	ldr	ip, [sp, #1088]	; 0x440
   2f794:	add	lr, sp, #7232	; 0x1c40
   2f798:	add	lr, lr, #16
   2f79c:	orr	ip, ip, r7, lsl #25
   2f7a0:	str	ip, [sp, #1088]	; 0x440
   2f7a4:	ldr	lr, [lr]
   2f7a8:	add	ip, sp, #7232	; 0x1c40
   2f7ac:	add	ip, ip, #16
   2f7b0:	add	r0, r0, #20
   2f7b4:	ldr	ip, [ip]
   2f7b8:	lsr	lr, lr, #6
   2f7bc:	str	lr, [sp, #1096]	; 0x448
   2f7c0:	ldr	lr, [r0]
   2f7c4:	add	r0, sp, #6336	; 0x18c0
   2f7c8:	add	r0, r0, #56	; 0x38
   2f7cc:	lsr	ip, ip, #19
   2f7d0:	adc	r3, r3, r1
   2f7d4:	orr	ip, ip, lr, lsl #13
   2f7d8:	add	r1, sp, #7232	; 0x1c40
   2f7dc:	str	ip, [r0]
   2f7e0:	add	r1, r1, #20
   2f7e4:	add	r0, sp, #7232	; 0x1c40
   2f7e8:	add	r0, r0, #16
   2f7ec:	ldr	r1, [r1]
   2f7f0:	ldrd	r6, [sp, #56]	; 0x38
   2f7f4:	lsr	ip, lr, #19
   2f7f8:	ldr	lr, [r0]
   2f7fc:	add	r0, sp, #6400	; 0x1900
   2f800:	add	r0, r0, #4
   2f804:	lsl	r1, r1, #3
   2f808:	and	r6, r6, sl
   2f80c:	orr	r1, r1, lr, lsr #29
   2f810:	str	r1, [r0]
   2f814:	orr	r4, r4, r6
   2f818:	add	r1, sp, #6336	; 0x18c0
   2f81c:	add	r6, sp, #6336	; 0x18c0
   2f820:	and	r7, r7, fp
   2f824:	add	r6, r6, #48	; 0x30
   2f828:	add	r1, r1, #40	; 0x28
   2f82c:	adds	r4, r4, r8
   2f830:	orr	r5, r5, r7
   2f834:	adc	r5, r5, r9
   2f838:	ldrd	r0, [r1]
   2f83c:	ldrd	r8, [r6]
   2f840:	ldr	r7, [sp, #84]	; 0x54
   2f844:	add	r6, sp, #7232	; 0x1c40
   2f848:	add	r6, r6, #20
   2f84c:	eor	r1, r1, r9
   2f850:	lsr	r7, r7, #7
   2f854:	ldr	r9, [r6]
   2f858:	str	r7, [sp, #1092]	; 0x444
   2f85c:	ldr	r7, [sp, #1096]	; 0x448
   2f860:	eor	r0, r0, r8
   2f864:	orr	r7, r7, r9, lsl #26
   2f868:	str	r7, [sp, #1096]	; 0x448
   2f86c:	ldrd	r6, [sp, #24]
   2f870:	lsl	lr, lr, #3
   2f874:	adds	r6, r6, r2
   2f878:	mov	r8, r6
   2f87c:	adc	r7, r7, r3
   2f880:	adds	r6, r4, r2
   2f884:	mov	r9, r7
   2f888:	adc	r7, r5, r3
   2f88c:	add	r3, sp, #7232	; 0x1c40
   2f890:	add	r3, r3, #16
   2f894:	add	r2, sp, #6336	; 0x18c0
   2f898:	ldr	r3, [r3]
   2f89c:	add	r2, r2, #60	; 0x3c
   2f8a0:	strd	r6, [sp, #24]
   2f8a4:	orr	r3, ip, r3, lsl #13
   2f8a8:	str	r3, [r2]
   2f8ac:	add	r3, sp, #7232	; 0x1c40
   2f8b0:	add	r3, r3, #20
   2f8b4:	add	r2, sp, #6400	; 0x1900
   2f8b8:	ldr	r3, [r3]
   2f8bc:	add	ip, sp, #1088	; 0x440
   2f8c0:	add	ip, ip, #8
   2f8c4:	orr	r3, lr, r3, lsr #29
   2f8c8:	str	r3, [r2]
   2f8cc:	add	r3, sp, #1088	; 0x440
   2f8d0:	ldrd	r2, [r3]
   2f8d4:	eor	r3, r3, r1
   2f8d8:	add	r1, sp, #7232	; 0x1c40
   2f8dc:	add	r1, r1, #20
   2f8e0:	eor	r2, r2, r0
   2f8e4:	ldr	r1, [r1]
   2f8e8:	lsr	r1, r1, #6
   2f8ec:	str	r1, [sp, #1100]	; 0x44c
   2f8f0:	add	r1, sp, #6336	; 0x18c0
   2f8f4:	add	r1, r1, #56	; 0x38
   2f8f8:	ldrd	r6, [r1]
   2f8fc:	add	r1, sp, #6400	; 0x1900
   2f900:	ldrd	r0, [r1]
   2f904:	strd	r8, [sp, #64]	; 0x40
   2f908:	eor	r6, r6, r0
   2f90c:	eor	r7, r7, r1
   2f910:	ldrd	r0, [sp, #168]	; 0xa8
   2f914:	mov	r4, r6
   2f918:	mov	r5, r7
   2f91c:	ldrd	r6, [ip]
   2f920:	adds	r0, r0, r2
   2f924:	mov	r2, r0
   2f928:	eor	r6, r6, r4
   2f92c:	lsr	r0, r8, #14
   2f930:	eor	r7, r7, r5
   2f934:	orr	lr, r0, r9, lsl #18
   2f938:	mov	r4, r6
   2f93c:	mov	r5, r7
   2f940:	add	r0, sp, #6400	; 0x1900
   2f944:	ldrd	r6, [sp, #96]	; 0x60
   2f948:	add	r0, r0, #8
   2f94c:	adc	r1, r1, r3
   2f950:	str	lr, [r0]
   2f954:	adds	r6, r6, r2
   2f958:	mov	r3, r1
   2f95c:	add	r0, sp, #6400	; 0x1900
   2f960:	adc	r7, r7, r3
   2f964:	lsr	r1, r8, #18
   2f968:	ldr	ip, [sp, #24]
   2f96c:	add	r0, r0, #16
   2f970:	mov	r2, r6
   2f974:	mov	r3, r7
   2f978:	orr	r1, r1, r9, lsl #14
   2f97c:	ldrd	r6, [sp, #24]
   2f980:	str	r1, [r0]
   2f984:	add	r0, sp, #6400	; 0x1900
   2f988:	add	r0, r0, #32
   2f98c:	lsr	ip, ip, #28
   2f990:	adds	r6, r2, r4
   2f994:	orr	ip, ip, r7, lsl #4
   2f998:	str	ip, [r0]
   2f99c:	lsl	r1, r7, #30
   2f9a0:	ldr	ip, [sp, #24]
   2f9a4:	adc	r7, r3, r5
   2f9a8:	add	r3, sp, #7232	; 0x1c40
   2f9ac:	add	r0, sp, #6400	; 0x1900
   2f9b0:	add	r3, r3, #32
   2f9b4:	add	r0, r0, #44	; 0x2c
   2f9b8:	add	r2, sp, #6400	; 0x1900
   2f9bc:	strd	r6, [r3]
   2f9c0:	lsr	lr, r9, #14
   2f9c4:	ldrd	r6, [sp, #24]
   2f9c8:	orr	r1, r1, ip, lsr #2
   2f9cc:	add	r2, r2, #12
   2f9d0:	str	r1, [r0]
   2f9d4:	orr	r1, lr, r8, lsl #18
   2f9d8:	str	r1, [r2]
   2f9dc:	add	r2, sp, #6400	; 0x1900
   2f9e0:	lsl	r0, r9, #23
   2f9e4:	lsr	ip, r9, #18
   2f9e8:	add	r2, r2, #20
   2f9ec:	mov	r9, r7
   2f9f0:	lsl	r4, r6, #30
   2f9f4:	orr	ip, ip, r8, lsl #14
   2f9f8:	str	ip, [r2]
   2f9fc:	add	lr, sp, #6400	; 0x1900
   2fa00:	orr	ip, r4, r9, lsr #2
   2fa04:	ldrd	r4, [sp, #64]	; 0x40
   2fa08:	add	lr, lr, #40	; 0x28
   2fa0c:	str	ip, [lr]
   2fa10:	orr	ip, r0, r4, lsr #9
   2fa14:	add	r0, sp, #6400	; 0x1900
   2fa18:	add	r0, r0, #28
   2fa1c:	mov	r8, r6
   2fa20:	str	ip, [r0]
   2fa24:	add	r2, sp, #6400	; 0x1900
   2fa28:	add	ip, sp, #6400	; 0x1900
   2fa2c:	lsr	r3, r7, #28
   2fa30:	lsl	r1, r7, #25
   2fa34:	add	r2, r2, #36	; 0x24
   2fa38:	add	ip, ip, #52	; 0x34
   2fa3c:	orr	r3, r3, r6, lsl #4
   2fa40:	orr	r1, r1, r8, lsr #7
   2fa44:	ldrd	r6, [sp, #8]
   2fa48:	str	r1, [ip]
   2fa4c:	str	r3, [r2]
   2fa50:	add	ip, sp, #7232	; 0x1c40
   2fa54:	ldrd	r2, [sp, #16]
   2fa58:	add	ip, ip, #32
   2fa5c:	lsl	r1, r8, #25
   2fa60:	strd	r2, [sp, #32]
   2fa64:	add	r9, pc, #892	; 0x37c
   2fa68:	ldrd	r8, [r9]
   2fa6c:	eor	r2, r2, r6
   2fa70:	eor	r3, r3, r7
   2fa74:	ldrd	r6, [ip]
   2fa78:	lsl	r0, r4, #23
   2fa7c:	and	r4, r4, r2
   2fa80:	adds	r8, r8, r6
   2fa84:	adc	r9, r9, r7
   2fa88:	mov	r7, r9
   2fa8c:	mov	r9, r5
   2fa90:	mov	r6, r8
   2fa94:	orr	lr, r0, r9, lsr #9
   2fa98:	add	r0, sp, #6400	; 0x1900
   2fa9c:	add	r0, r0, #24
   2faa0:	ldrd	r8, [sp, #24]
   2faa4:	str	lr, [r0]
   2faa8:	add	r0, sp, #6400	; 0x1900
   2faac:	add	r0, r0, #48	; 0x30
   2fab0:	orr	r1, r1, r9, lsr #7
   2fab4:	str	r1, [r0]
   2fab8:	ldrd	r0, [sp, #48]	; 0x30
   2fabc:	and	r5, r5, r3
   2fac0:	mov	r3, r5
   2fac4:	adds	r0, r0, r6
   2fac8:	adc	r1, r1, r7
   2facc:	mov	r6, r0
   2fad0:	mov	r7, r1
   2fad4:	ldrd	r0, [sp, #32]
   2fad8:	mov	r2, r4
   2fadc:	add	lr, sp, #6400	; 0x1900
   2fae0:	eor	r1, r1, r3
   2fae4:	ldrd	r4, [sp, #56]	; 0x38
   2fae8:	mov	r3, r1
   2faec:	add	r1, sp, #6400	; 0x1900
   2faf0:	add	lr, lr, #16
   2faf4:	add	r1, r1, #8
   2faf8:	eor	r0, r0, r2
   2fafc:	mov	r2, r0
   2fb00:	ldr	ip, [sp, #40]	; 0x28
   2fb04:	orr	r4, r4, r8
   2fb08:	ldrd	r0, [r1]
   2fb0c:	orr	r5, r5, r9
   2fb10:	ldrd	r8, [lr]
   2fb14:	add	lr, sp, #6400	; 0x1900
   2fb18:	add	lr, lr, #56	; 0x38
   2fb1c:	eor	r0, r0, r8
   2fb20:	eor	r1, r1, r9
   2fb24:	ldrd	r8, [sp, #40]	; 0x28
   2fb28:	lsr	ip, ip, #1
   2fb2c:	and	r4, r4, sl
   2fb30:	orr	ip, ip, r9, lsl #31
   2fb34:	str	ip, [lr]
   2fb38:	lsr	ip, r8, #8
   2fb3c:	add	lr, sp, #6464	; 0x1940
   2fb40:	orr	ip, ip, r9, lsl #24
   2fb44:	str	ip, [lr]
   2fb48:	lsr	ip, r8, #7
   2fb4c:	adds	r8, r2, r6
   2fb50:	str	ip, [sp, #1104]	; 0x450
   2fb54:	add	lr, sp, #6400	; 0x1900
   2fb58:	lsr	ip, r9, #1
   2fb5c:	adc	r9, r3, r7
   2fb60:	add	r3, sp, #6400	; 0x1900
   2fb64:	add	lr, lr, #40	; 0x28
   2fb68:	add	r3, r3, #32
   2fb6c:	ldrd	r6, [lr]
   2fb70:	ldrd	r2, [r3]
   2fb74:	strd	r8, [sp, #32]
   2fb78:	add	lr, sp, #6400	; 0x1900
   2fb7c:	eor	r3, r3, r7
   2fb80:	mov	r9, r3
   2fb84:	add	r3, sp, #6400	; 0x1900
   2fb88:	add	r3, r3, #24
   2fb8c:	eor	r2, r2, r6
   2fb90:	mov	r8, r2
   2fb94:	ldrd	r2, [r3]
   2fb98:	add	lr, lr, #60	; 0x3c
   2fb9c:	ldrd	r6, [sp, #56]	; 0x38
   2fba0:	eor	r3, r3, r1
   2fba4:	mov	r1, r3
   2fba8:	add	r3, sp, #6400	; 0x1900
   2fbac:	add	r3, r3, #48	; 0x30
   2fbb0:	eor	r2, r2, r0
   2fbb4:	mov	r0, r2
   2fbb8:	ldrd	r2, [r3]
   2fbbc:	and	r5, r5, fp
   2fbc0:	eor	r2, r2, r8
   2fbc4:	eor	r3, r3, r9
   2fbc8:	mov	r8, r2
   2fbcc:	mov	r9, r3
   2fbd0:	ldrd	r2, [sp, #40]	; 0x28
   2fbd4:	orr	ip, ip, r2, lsl #31
   2fbd8:	str	ip, [lr]
   2fbdc:	add	lr, sp, #6464	; 0x1940
   2fbe0:	lsr	ip, r3, #8
   2fbe4:	add	lr, lr, #4
   2fbe8:	orr	ip, ip, r2, lsl #24
   2fbec:	str	ip, [lr]
   2fbf0:	ldr	ip, [sp, #1104]	; 0x450
   2fbf4:	orr	r3, ip, r3, lsl #25
   2fbf8:	str	r3, [sp, #1104]	; 0x450
   2fbfc:	ldrd	r2, [sp, #24]
   2fc00:	and	r7, r7, r3
   2fc04:	add	r3, sp, #7232	; 0x1c40
   2fc08:	add	r3, r3, #24
   2fc0c:	and	r6, r6, r2
   2fc10:	ldr	r3, [r3]
   2fc14:	orr	r4, r4, r6
   2fc18:	add	r6, sp, #6464	; 0x1940
   2fc1c:	lsr	ip, r3, #19
   2fc20:	add	r3, sp, #7232	; 0x1c40
   2fc24:	add	r3, r3, #24
   2fc28:	orr	r5, r5, r7
   2fc2c:	ldr	r3, [r3]
   2fc30:	ldr	r7, [sp, #44]	; 0x2c
   2fc34:	lsr	r3, r3, #6
   2fc38:	str	r3, [sp, #1112]	; 0x458
   2fc3c:	ldrd	r2, [sp, #32]
   2fc40:	lsr	r7, r7, #7
   2fc44:	str	r7, [sp, #1108]	; 0x454
   2fc48:	adds	r2, r2, r0
   2fc4c:	add	r0, sp, #7232	; 0x1c40
   2fc50:	add	r0, r0, #28
   2fc54:	ldr	lr, [r0]
   2fc58:	add	r0, sp, #6464	; 0x1940
   2fc5c:	add	r0, r0, #8
   2fc60:	adc	r3, r3, r1
   2fc64:	orr	ip, ip, lr, lsl #13
   2fc68:	add	r1, sp, #7232	; 0x1c40
   2fc6c:	str	ip, [r0]
   2fc70:	add	r1, r1, #28
   2fc74:	add	r0, sp, #7232	; 0x1c40
   2fc78:	add	r0, r0, #24
   2fc7c:	ldr	r1, [r1]
   2fc80:	lsr	ip, lr, #19
   2fc84:	ldr	lr, [r0]
   2fc88:	add	r0, sp, #6464	; 0x1940
   2fc8c:	add	r0, r0, #20
   2fc90:	lsl	r1, r1, #3
   2fc94:	orr	r1, r1, lr, lsr #29
   2fc98:	str	r1, [r0]
   2fc9c:	add	r1, sp, #6400	; 0x1900
   2fca0:	add	r1, r1, #56	; 0x38
   2fca4:	adds	r4, r4, r8
   2fca8:	adc	r5, r5, r9
   2fcac:	ldrd	r0, [r1]
   2fcb0:	ldrd	r8, [r6]
   2fcb4:	add	r6, sp, #7232	; 0x1c40
   2fcb8:	add	r6, r6, #28
   2fcbc:	eor	r1, r1, r9
   2fcc0:	ldr	r7, [sp, #1112]	; 0x458
   2fcc4:	ldr	r9, [r6]
   2fcc8:	eor	r0, r0, r8
   2fccc:	lsl	lr, lr, #3
   2fcd0:	orr	r7, r7, r9, lsl #26
   2fcd4:	ldrd	r8, [sp, #72]	; 0x48
   2fcd8:	str	r7, [sp, #1112]	; 0x458
   2fcdc:	adds	r8, r8, r2
   2fce0:	adc	r9, r9, r3
   2fce4:	adds	r6, r4, r2
   2fce8:	adc	r7, r5, r3
   2fcec:	add	r3, sp, #7232	; 0x1c40
   2fcf0:	add	r3, r3, #24
   2fcf4:	add	r2, sp, #6464	; 0x1940
   2fcf8:	ldr	r3, [r3]
   2fcfc:	add	r2, r2, #12
   2fd00:	strd	r6, [sp, #48]	; 0x30
   2fd04:	orr	r3, ip, r3, lsl #13
   2fd08:	str	r3, [r2]
   2fd0c:	add	r3, sp, #7232	; 0x1c40
   2fd10:	add	r3, r3, #28
   2fd14:	add	r2, sp, #6464	; 0x1940
   2fd18:	ldr	r3, [r3]
   2fd1c:	add	r2, r2, #16
   2fd20:	add	ip, sp, #6464	; 0x1940
   2fd24:	orr	r3, lr, r3, lsr #29
   2fd28:	str	r3, [r2]
   2fd2c:	add	r3, sp, #1104	; 0x450
   2fd30:	add	ip, ip, #16
   2fd34:	ldrd	r2, [r3]
   2fd38:	ldrd	r6, [ip]
   2fd3c:	eor	r3, r3, r1
   2fd40:	add	r1, sp, #7232	; 0x1c40
   2fd44:	add	r1, r1, #28
   2fd48:	eor	r2, r2, r0
   2fd4c:	ldr	r1, [r1]
   2fd50:	lsr	r1, r1, #6
   2fd54:	str	r1, [sp, #1116]	; 0x45c
   2fd58:	add	r1, sp, #6464	; 0x1940
   2fd5c:	add	r1, r1, #8
   2fd60:	ldrd	r0, [r1]
   2fd64:	eor	r0, r0, r6
   2fd68:	eor	r1, r1, r7
   2fd6c:	mov	r4, r0
   2fd70:	mov	r5, r1
   2fd74:	ldrd	r0, [sp, #80]	; 0x50
   2fd78:	adds	r0, r0, r2
   2fd7c:	adc	r1, r1, r3
   2fd80:	add	r3, sp, #1104	; 0x450
   2fd84:	add	r3, r3, #8
   2fd88:	mov	r6, r0
   2fd8c:	ldrd	r2, [r3]
   2fd90:	lsr	r0, r8, #14
   2fd94:	orr	lr, r0, r9, lsl #18
   2fd98:	eor	r2, r2, r4
   2fd9c:	eor	r3, r3, r5
   2fda0:	add	r0, sp, #6464	; 0x1940
   2fda4:	strd	r2, [sp, #32]
   2fda8:	add	r3, sp, #7168	; 0x1c00
   2fdac:	add	r3, r3, #48	; 0x30
   2fdb0:	add	r0, r0, #24
   2fdb4:	ldrd	r2, [r3]
   2fdb8:	str	lr, [r0]
   2fdbc:	mov	r7, r1
   2fdc0:	adds	r4, r6, r2
   2fdc4:	lsr	r0, r9, #14
   2fdc8:	adc	r5, r7, r3
   2fdcc:	mov	r7, r0
   2fdd0:	add	r0, sp, #6464	; 0x1940
   2fdd4:	mov	r2, r4
   2fdd8:	mov	r3, r5
   2fddc:	lsr	r1, r8, #18
   2fde0:	ldrd	r4, [sp, #48]	; 0x30
   2fde4:	b	2fdf8 <__assert_fail@plt+0x1eb0c>
   2fde8:	cdplt	13, 15, cr0, cr9, cr14, {5}
   2fdec:	teqne	pc, r4, lsl #16
   2fdf0:	tstne	ip, #7077888	; 0x6c0000
   2fdf4:	blne	1c72ad0 <optarg@@GLIBC_2.4+0x1c24928>
   2fdf8:	add	r0, r0, #32
   2fdfc:	orr	r1, r1, r9, lsl #14
   2fe00:	str	r1, [r0]
   2fe04:	add	r0, sp, #6464	; 0x1940
   2fe08:	lsr	ip, r4, #28
   2fe0c:	add	r0, r0, #48	; 0x30
   2fe10:	orr	ip, ip, r5, lsl #4
   2fe14:	str	ip, [r0]
   2fe18:	add	r0, sp, #6464	; 0x1940
   2fe1c:	lsl	r1, r5, #30
   2fe20:	add	r0, r0, #60	; 0x3c
   2fe24:	orr	r1, r1, r4, lsr #2
   2fe28:	str	r1, [r0]
   2fe2c:	lsr	r0, r9, #18
   2fe30:	mov	r6, r0
   2fe34:	ldrd	r0, [sp, #32]
   2fe38:	lsr	lr, r5, #28
   2fe3c:	lsl	ip, r4, #30
   2fe40:	adds	r0, r0, r2
   2fe44:	adc	r1, r1, r3
   2fe48:	add	r3, sp, #7232	; 0x1c40
   2fe4c:	add	r3, r3, #40	; 0x28
   2fe50:	strd	r0, [r3]
   2fe54:	add	r1, sp, #6464	; 0x1940
   2fe58:	add	r1, r1, #28
   2fe5c:	add	r0, sp, #6464	; 0x1940
   2fe60:	orr	r3, r7, r8, lsl #18
   2fe64:	add	r0, r0, #36	; 0x24
   2fe68:	str	r3, [r1]
   2fe6c:	orr	r1, r6, r8, lsl #14
   2fe70:	str	r1, [r0]
   2fe74:	mov	r7, r5
   2fe78:	orr	r1, lr, r4, lsl #4
   2fe7c:	add	lr, sp, #6464	; 0x1940
   2fe80:	add	lr, lr, #56	; 0x38
   2fe84:	lsl	r2, r9, #23
   2fe88:	orr	ip, ip, r7, lsr #2
   2fe8c:	str	ip, [lr]
   2fe90:	orr	ip, r2, r8, lsr #9
   2fe94:	add	r2, sp, #6464	; 0x1940
   2fe98:	add	r2, r2, #44	; 0x2c
   2fe9c:	mov	r6, r4
   2fea0:	str	ip, [r2]
   2fea4:	add	r0, sp, #6464	; 0x1940
   2fea8:	add	ip, sp, #6528	; 0x1980
   2feac:	lsl	r3, r5, #25
   2feb0:	add	r0, r0, #52	; 0x34
   2feb4:	add	ip, ip, #4
   2feb8:	orr	r3, r3, r6, lsr #7
   2febc:	ldrd	r4, [sp, #8]
   2fec0:	str	r3, [ip]
   2fec4:	str	r1, [r0]
   2fec8:	add	ip, sp, #7232	; 0x1c40
   2fecc:	ldrd	r0, [sp, #64]	; 0x40
   2fed0:	add	ip, ip, #40	; 0x28
   2fed4:	lsl	r3, r6, #25
   2fed8:	eor	r0, r0, r4
   2fedc:	eor	r1, r1, r5
   2fee0:	sub	r7, pc, #248	; 0xf8
   2fee4:	ldrd	r6, [r7]
   2fee8:	ldrd	r4, [ip]
   2feec:	lsl	r2, r8, #23
   2fef0:	orr	lr, r2, r9, lsr #9
   2fef4:	adds	r6, r6, r4
   2fef8:	add	r2, sp, #6464	; 0x1940
   2fefc:	adc	r7, r7, r5
   2ff00:	mov	r4, r8
   2ff04:	mov	r5, r9
   2ff08:	strd	r8, [sp, #72]	; 0x48
   2ff0c:	add	r2, r2, #40	; 0x28
   2ff10:	ldrd	r8, [sp, #48]	; 0x30
   2ff14:	str	lr, [r2]
   2ff18:	add	r2, sp, #6528	; 0x1980
   2ff1c:	orr	r3, r3, r9, lsr #7
   2ff20:	str	r3, [r2]
   2ff24:	ldrd	r2, [sp, #24]
   2ff28:	add	lr, sp, #6464	; 0x1940
   2ff2c:	and	r4, r4, r0
   2ff30:	orr	r2, r2, r8
   2ff34:	orr	r3, r3, r9
   2ff38:	ldrd	r8, [sp, #16]
   2ff3c:	and	r5, r5, r1
   2ff40:	add	lr, lr, #24
   2ff44:	adds	r8, r8, r6
   2ff48:	adc	r9, r9, r7
   2ff4c:	mov	r6, r8
   2ff50:	mov	r7, r9
   2ff54:	ldrd	r8, [sp, #8]
   2ff58:	ldr	ip, [sp, #104]	; 0x68
   2ff5c:	eor	r8, r8, r4
   2ff60:	eor	r9, r9, r5
   2ff64:	mov	r0, r8
   2ff68:	mov	r1, r9
   2ff6c:	ldrd	r8, [lr]
   2ff70:	add	lr, sp, #6464	; 0x1940
   2ff74:	add	lr, lr, #32
   2ff78:	ldrd	r4, [lr]
   2ff7c:	add	lr, sp, #6528	; 0x1980
   2ff80:	add	lr, lr, #8
   2ff84:	eor	r8, r8, r4
   2ff88:	eor	r9, r9, r5
   2ff8c:	mov	r4, r8
   2ff90:	mov	r5, r9
   2ff94:	ldrd	r8, [sp, #56]	; 0x38
   2ff98:	lsr	ip, ip, #1
   2ff9c:	adds	r0, r0, r6
   2ffa0:	and	r8, r8, r2
   2ffa4:	and	r9, r9, r3
   2ffa8:	mov	r2, r8
   2ffac:	mov	r3, r9
   2ffb0:	ldrd	r8, [sp, #104]	; 0x68
   2ffb4:	adc	r1, r1, r7
   2ffb8:	orr	ip, ip, r9, lsl #31
   2ffbc:	str	ip, [lr]
   2ffc0:	add	lr, sp, #6528	; 0x1980
   2ffc4:	lsr	ip, r8, #8
   2ffc8:	add	lr, lr, #16
   2ffcc:	orr	ip, ip, r9, lsl #24
   2ffd0:	str	ip, [lr]
   2ffd4:	add	lr, sp, #6464	; 0x1940
   2ffd8:	add	lr, lr, #48	; 0x30
   2ffdc:	lsr	ip, r8, #7
   2ffe0:	str	ip, [sp, #1120]	; 0x460
   2ffe4:	lsr	ip, r9, #1
   2ffe8:	ldrd	r8, [lr]
   2ffec:	add	lr, sp, #6464	; 0x1940
   2fff0:	add	lr, lr, #56	; 0x38
   2fff4:	ldrd	r6, [lr]
   2fff8:	add	lr, sp, #6464	; 0x1940
   2fffc:	add	lr, lr, #40	; 0x28
   30000:	eor	r8, r8, r6
   30004:	eor	r9, r9, r7
   30008:	ldrd	r6, [lr]
   3000c:	add	lr, sp, #6528	; 0x1980
   30010:	eor	r6, r6, r4
   30014:	eor	r7, r7, r5
   30018:	mov	r4, r6
   3001c:	mov	r5, r7
   30020:	ldrd	r6, [lr]
   30024:	add	lr, sp, #6528	; 0x1980
   30028:	add	lr, lr, #12
   3002c:	eor	r6, r6, r8
   30030:	eor	r7, r7, r9
   30034:	ldrd	r8, [sp, #48]	; 0x30
   30038:	strd	r6, [sp, #16]
   3003c:	ldrd	r6, [sp, #104]	; 0x68
   30040:	adds	r0, r0, r4
   30044:	adc	r1, r1, r5
   30048:	orr	ip, ip, r6, lsl #31
   3004c:	str	ip, [lr]
   30050:	add	lr, sp, #6528	; 0x1980
   30054:	lsr	ip, r7, #8
   30058:	add	lr, lr, #20
   3005c:	orr	ip, ip, r6, lsl #24
   30060:	str	ip, [lr]
   30064:	add	lr, sp, #7232	; 0x1c40
   30068:	add	lr, lr, #32
   3006c:	ldr	ip, [sp, #1120]	; 0x460
   30070:	ldr	lr, [lr]
   30074:	orr	ip, ip, r7, lsl #25
   30078:	str	ip, [sp, #1120]	; 0x460
   3007c:	lsr	lr, lr, #6
   30080:	str	lr, [sp, #1128]	; 0x468
   30084:	add	ip, sp, #7232	; 0x1c40
   30088:	add	lr, sp, #7232	; 0x1c40
   3008c:	ldrd	r6, [sp, #24]
   30090:	add	ip, ip, #32
   30094:	add	lr, lr, #36	; 0x24
   30098:	ldr	ip, [ip]
   3009c:	ldr	lr, [lr]
   300a0:	ldrd	r4, [sp, #16]
   300a4:	and	r6, r6, r8
   300a8:	orr	r2, r2, r6
   300ac:	adds	r4, r4, r2
   300b0:	mov	r2, r4
   300b4:	add	r4, sp, #6528	; 0x1980
   300b8:	add	r4, r4, #8
   300bc:	and	r7, r7, r9
   300c0:	ldrd	r8, [r4]
   300c4:	add	r4, sp, #6528	; 0x1980
   300c8:	add	r4, r4, #16
   300cc:	orr	r3, r3, r7
   300d0:	ldrd	r6, [r4]
   300d4:	lsr	ip, ip, #19
   300d8:	lsl	lr, lr, #3
   300dc:	eor	r9, r9, r7
   300e0:	ldr	r7, [sp, #108]	; 0x6c
   300e4:	eor	r8, r8, r6
   300e8:	add	r6, sp, #7232	; 0x1c40
   300ec:	add	r6, r6, #36	; 0x24
   300f0:	lsr	r7, r7, #7
   300f4:	str	r7, [sp, #1124]	; 0x464
   300f8:	ldr	r7, [r6]
   300fc:	add	r6, sp, #6528	; 0x1980
   30100:	add	r6, r6, #24
   30104:	orr	ip, ip, r7, lsl #13
   30108:	str	ip, [r6]
   3010c:	add	r6, sp, #7232	; 0x1c40
   30110:	add	r6, r6, #32
   30114:	lsr	ip, r7, #19
   30118:	ldr	r7, [r6]
   3011c:	add	r6, sp, #6528	; 0x1980
   30120:	add	r6, r6, #36	; 0x24
   30124:	orr	lr, lr, r7, lsr #29
   30128:	str	lr, [r6]
   3012c:	add	r6, sp, #7232	; 0x1c40
   30130:	add	r6, r6, #36	; 0x24
   30134:	adc	r5, r5, r3
   30138:	mov	r3, r5
   3013c:	mov	r5, r9
   30140:	ldr	r9, [r6]
   30144:	lsl	lr, r7, #3
   30148:	ldr	r7, [sp, #1128]	; 0x468
   3014c:	adds	r6, sl, r0
   30150:	orr	r7, r7, r9, lsl #26
   30154:	mov	r4, r8
   30158:	str	r7, [sp, #1128]	; 0x468
   3015c:	adc	r7, fp, r1
   30160:	adds	r8, r2, r0
   30164:	adc	r9, r3, r1
   30168:	add	r1, sp, #7232	; 0x1c40
   3016c:	add	r1, r1, #32
   30170:	add	r0, sp, #6528	; 0x1980
   30174:	ldr	r1, [r1]
   30178:	add	r0, r0, #28
   3017c:	add	r3, sp, #1120	; 0x460
   30180:	orr	r1, ip, r1, lsl #13
   30184:	str	r1, [r0]
   30188:	add	r1, sp, #7232	; 0x1c40
   3018c:	add	r1, r1, #36	; 0x24
   30190:	add	r0, sp, #6528	; 0x1980
   30194:	ldr	r1, [r1]
   30198:	add	r0, r0, #32
   3019c:	ldrd	r2, [r3]
   301a0:	orr	r1, lr, r1, lsr #29
   301a4:	str	r1, [r0]
   301a8:	add	r1, sp, #7232	; 0x1c40
   301ac:	add	r1, r1, #36	; 0x24
   301b0:	eor	r2, r2, r4
   301b4:	ldr	r1, [r1]
   301b8:	eor	r3, r3, r5
   301bc:	add	ip, sp, #6528	; 0x1980
   301c0:	lsr	r1, r1, #6
   301c4:	str	r1, [sp, #1132]	; 0x46c
   301c8:	ldrd	r0, [sp, #40]	; 0x28
   301cc:	add	ip, ip, #32
   301d0:	mov	sl, r8
   301d4:	adds	r0, r0, r2
   301d8:	adc	r1, r1, r3
   301dc:	mov	r3, r1
   301e0:	add	r1, sp, #6528	; 0x1980
   301e4:	add	r1, r1, #24
   301e8:	mov	fp, r9
   301ec:	strd	r6, [sp, #32]
   301f0:	ldrd	r8, [ip]
   301f4:	mov	r2, r0
   301f8:	lsr	lr, r6, #14
   301fc:	ldrd	r0, [r1]
   30200:	lsr	ip, r6, #18
   30204:	add	r6, sp, #7168	; 0x1c00
   30208:	add	r6, r6, #56	; 0x38
   3020c:	eor	r0, r0, r8
   30210:	eor	r1, r1, r9
   30214:	ldrd	r8, [r6]
   30218:	add	r6, sp, #1120	; 0x460
   3021c:	add	r6, r6, #8
   30220:	adds	r8, r8, r2
   30224:	adc	r9, r9, r3
   30228:	mov	r2, r8
   3022c:	mov	r3, r9
   30230:	ldrd	r8, [r6]
   30234:	mov	r4, r0
   30238:	mov	r5, r1
   3023c:	eor	r8, r8, r4
   30240:	eor	r9, r9, r5
   30244:	mov	r4, r8
   30248:	mov	r5, r9
   3024c:	ldrd	r8, [sp, #32]
   30250:	add	r7, sp, #6528	; 0x1980
   30254:	add	r7, r7, #40	; 0x28
   30258:	orr	lr, lr, r9, lsl #18
   3025c:	str	lr, [r7]
   30260:	add	r7, sp, #6528	; 0x1980
   30264:	add	r7, r7, #48	; 0x30
   30268:	lsr	r6, sl, #28
   3026c:	orr	ip, ip, r9, lsl #14
   30270:	str	ip, [r7]
   30274:	orr	ip, r6, fp, lsl #4
   30278:	add	r6, sp, #6592	; 0x19c0
   3027c:	lsl	lr, fp, #30
   30280:	str	ip, [r6]
   30284:	orr	ip, lr, sl, lsr #2
   30288:	add	lr, sp, #6592	; 0x19c0
   3028c:	add	lr, lr, #12
   30290:	adds	r8, r2, r4
   30294:	lsr	r6, r9, #14
   30298:	str	ip, [lr]
   3029c:	lsr	lr, r9, #18
   302a0:	adc	r9, r3, r5
   302a4:	add	r3, sp, #7232	; 0x1c40
   302a8:	add	r3, r3, #48	; 0x30
   302ac:	strd	r8, [r3]
   302b0:	ldrd	r8, [sp, #32]
   302b4:	add	r5, sp, #6528	; 0x1980
   302b8:	add	r5, r5, #44	; 0x2c
   302bc:	orr	r3, r6, r8, lsl #18
   302c0:	str	r3, [r5]
   302c4:	add	r5, sp, #6528	; 0x1980
   302c8:	add	r5, r5, #52	; 0x34
   302cc:	lsr	r4, fp, #28
   302d0:	orr	lr, lr, r8, lsl #14
   302d4:	str	lr, [r5]
   302d8:	orr	lr, r4, sl, lsl #4
   302dc:	add	r4, sp, #6592	; 0x19c0
   302e0:	add	r4, r4, #4
   302e4:	str	lr, [r4]
   302e8:	ldrd	r4, [sp, #64]	; 0x40
   302ec:	ldrd	r6, [sp, #72]	; 0x48
   302f0:	lsl	r2, r9, #23
   302f4:	mov	r8, r4
   302f8:	mov	r9, r5
   302fc:	eor	r8, r8, r6
   30300:	eor	r9, r9, r7
   30304:	add	lr, sp, #6592	; 0x19c0
   30308:	ldrd	r6, [sp, #32]
   3030c:	lsl	ip, sl, #30
   30310:	add	lr, lr, #8
   30314:	orr	ip, ip, fp, lsr #2
   30318:	str	ip, [lr]
   3031c:	orr	ip, r2, r6, lsr #9
   30320:	add	r2, sp, #6528	; 0x1980
   30324:	add	r2, r2, #60	; 0x3c
   30328:	str	ip, [r2]
   3032c:	add	ip, sp, #6592	; 0x19c0
   30330:	lsl	r3, fp, #25
   30334:	add	ip, ip, #20
   30338:	orr	r3, r3, sl, lsr #7
   3033c:	str	r3, [ip]
   30340:	add	ip, sp, #7232	; 0x1c40
   30344:	add	ip, ip, #48	; 0x30
   30348:	add	r1, pc, #904	; 0x388
   3034c:	ldrd	r0, [r1]
   30350:	lsl	r2, r6, #23
   30354:	ldrd	r6, [ip]
   30358:	ldr	ip, [sp, #36]	; 0x24
   3035c:	lsl	r3, sl, #25
   30360:	adds	r6, r6, r0
   30364:	adc	r7, r7, r1
   30368:	mov	r0, r6
   3036c:	mov	r1, r7
   30370:	orr	ip, r2, ip, lsr #9
   30374:	ldrd	r6, [sp, #32]
   30378:	add	r2, sp, #6528	; 0x1980
   3037c:	add	r2, r2, #56	; 0x38
   30380:	and	r6, r6, r8
   30384:	str	ip, [r2]
   30388:	and	r7, r7, r9
   3038c:	add	r2, sp, #6592	; 0x19c0
   30390:	mov	r8, r6
   30394:	mov	r9, r7
   30398:	add	r2, r2, #16
   3039c:	ldrd	r6, [sp, #120]	; 0x78
   303a0:	orr	r3, r3, fp, lsr #7
   303a4:	str	r3, [r2]
   303a8:	ldrd	r2, [sp, #8]
   303ac:	lsr	lr, r6, #1
   303b0:	lsr	ip, r6, #8
   303b4:	ldrd	r6, [sp, #48]	; 0x30
   303b8:	adds	r2, r2, r0
   303bc:	adc	r3, r3, r1
   303c0:	orr	r6, r6, sl
   303c4:	orr	r7, r7, fp
   303c8:	mov	r0, r2
   303cc:	mov	r1, r3
   303d0:	mov	r2, r6
   303d4:	mov	r3, r7
   303d8:	ldrd	r6, [sp, #24]
   303dc:	eor	r4, r4, r8
   303e0:	adds	r8, r4, r0
   303e4:	and	r6, r6, r2
   303e8:	and	r7, r7, r3
   303ec:	add	r2, sp, #6592	; 0x19c0
   303f0:	strd	r6, [sp, #8]
   303f4:	ldrd	r6, [sp, #120]	; 0x78
   303f8:	add	r2, r2, #24
   303fc:	eor	r5, r5, r9
   30400:	orr	r3, lr, r7, lsl #31
   30404:	str	r3, [r2]
   30408:	add	r2, sp, #6592	; 0x19c0
   3040c:	add	r2, r2, #32
   30410:	orr	r3, ip, r7, lsl #24
   30414:	str	r3, [r2]
   30418:	lsr	r3, r6, #7
   3041c:	adc	r9, r5, r1
   30420:	str	r3, [sp, #1136]	; 0x470
   30424:	add	r1, sp, #6528	; 0x1980
   30428:	add	r3, sp, #6528	; 0x1980
   3042c:	add	r3, r3, #40	; 0x28
   30430:	add	r1, r1, #48	; 0x30
   30434:	ldrd	r2, [r3]
   30438:	ldrd	r0, [r1]
   3043c:	lsr	lr, r7, #1
   30440:	lsr	ip, r7, #8
   30444:	eor	r3, r3, r1
   30448:	mov	r1, r3
   3044c:	add	r3, sp, #6528	; 0x1980
   30450:	add	r3, r3, #56	; 0x38
   30454:	eor	r2, r2, r0
   30458:	mov	r0, r2
   3045c:	ldrd	r2, [r3]
   30460:	eor	r2, r2, r0
   30464:	mov	r0, r2
   30468:	add	r2, sp, #6592	; 0x19c0
   3046c:	eor	r3, r3, r1
   30470:	add	r2, r2, #28
   30474:	mov	r1, r3
   30478:	orr	r3, lr, r6, lsl #31
   3047c:	add	lr, sp, #6592	; 0x19c0
   30480:	str	r3, [r2]
   30484:	add	lr, lr, #8
   30488:	add	r3, sp, #6592	; 0x19c0
   3048c:	ldrd	r4, [lr]
   30490:	ldrd	r2, [r3]
   30494:	adds	r0, r0, r8
   30498:	adc	r1, r1, r9
   3049c:	eor	r3, r3, r5
   304a0:	mov	r5, r3
   304a4:	add	r3, sp, #6592	; 0x19c0
   304a8:	add	r3, r3, #16
   304ac:	eor	r2, r2, r4
   304b0:	mov	r4, r2
   304b4:	ldrd	r2, [r3]
   304b8:	add	lr, sp, #7232	; 0x1c40
   304bc:	add	lr, lr, #40	; 0x28
   304c0:	eor	r2, r2, r4
   304c4:	mov	r4, r2
   304c8:	add	r2, sp, #6592	; 0x19c0
   304cc:	eor	r3, r3, r5
   304d0:	add	r2, r2, #36	; 0x24
   304d4:	mov	r5, r3
   304d8:	orr	r3, ip, r6, lsl #24
   304dc:	str	r3, [r2]
   304e0:	ldr	r3, [sp, #1136]	; 0x470
   304e4:	add	ip, sp, #7232	; 0x1c40
   304e8:	orr	r3, r3, r7, lsl #25
   304ec:	str	r3, [sp, #1136]	; 0x470
   304f0:	ldrd	r2, [sp, #48]	; 0x30
   304f4:	add	ip, ip, #40	; 0x28
   304f8:	ldr	lr, [lr]
   304fc:	and	r2, r2, sl
   30500:	and	r3, r3, fp
   30504:	mov	r6, r2
   30508:	mov	r7, r3
   3050c:	ldrd	r2, [sp, #8]
   30510:	ldr	ip, [ip]
   30514:	lsr	lr, lr, #6
   30518:	orr	r2, r2, r6
   3051c:	adds	r2, r2, r4
   30520:	add	r4, sp, #6592	; 0x19c0
   30524:	add	r4, r4, #24
   30528:	ldrd	r8, [r4]
   3052c:	add	r4, sp, #6592	; 0x19c0
   30530:	orr	r3, r3, r7
   30534:	add	r4, r4, #32
   30538:	adc	r3, r3, r5
   3053c:	ldr	r5, [sp, #124]	; 0x7c
   30540:	ldrd	r6, [r4]
   30544:	add	r4, sp, #7232	; 0x1c40
   30548:	add	r4, r4, #44	; 0x2c
   3054c:	lsr	r5, r5, #7
   30550:	str	r5, [sp, #1140]	; 0x474
   30554:	ldr	r5, [r4]
   30558:	add	r4, sp, #6592	; 0x19c0
   3055c:	add	r4, r4, #40	; 0x28
   30560:	lsr	ip, ip, #19
   30564:	str	lr, [sp, #1144]	; 0x478
   30568:	orr	ip, ip, r5, lsl #13
   3056c:	add	lr, sp, #7232	; 0x1c40
   30570:	str	ip, [r4]
   30574:	add	lr, lr, #44	; 0x2c
   30578:	add	r4, sp, #7232	; 0x1c40
   3057c:	add	r4, r4, #40	; 0x28
   30580:	ldr	lr, [lr]
   30584:	lsr	ip, r5, #19
   30588:	ldr	r5, [r4]
   3058c:	add	r4, sp, #6592	; 0x19c0
   30590:	add	r4, r4, #52	; 0x34
   30594:	lsl	lr, lr, #3
   30598:	orr	lr, lr, r5, lsr #29
   3059c:	str	lr, [r4]
   305a0:	add	r4, sp, #7232	; 0x1c40
   305a4:	add	r4, r4, #44	; 0x2c
   305a8:	eor	r9, r9, r7
   305ac:	ldr	r7, [r4]
   305b0:	lsl	lr, r5, #3
   305b4:	ldr	r5, [sp, #1144]	; 0x478
   305b8:	eor	r8, r8, r6
   305bc:	orr	r5, r5, r7, lsl #26
   305c0:	ldrd	r6, [sp, #56]	; 0x38
   305c4:	str	r5, [sp, #1144]	; 0x478
   305c8:	adds	r6, r6, r0
   305cc:	adc	r7, r7, r1
   305d0:	adds	r4, r2, r0
   305d4:	adc	r5, r3, r1
   305d8:	add	r1, sp, #7232	; 0x1c40
   305dc:	add	r1, r1, #40	; 0x28
   305e0:	add	r0, sp, #6592	; 0x19c0
   305e4:	ldr	r1, [r1]
   305e8:	add	r0, r0, #44	; 0x2c
   305ec:	add	r3, sp, #1136	; 0x470
   305f0:	orr	r1, ip, r1, lsl #13
   305f4:	str	r1, [r0]
   305f8:	add	r1, sp, #7232	; 0x1c40
   305fc:	add	r1, r1, #44	; 0x2c
   30600:	add	r0, sp, #6592	; 0x19c0
   30604:	ldr	r1, [r1]
   30608:	add	r0, r0, #48	; 0x30
   3060c:	ldrd	r2, [r3]
   30610:	orr	r1, lr, r1, lsr #29
   30614:	str	r1, [r0]
   30618:	add	r1, sp, #7232	; 0x1c40
   3061c:	add	r1, r1, #44	; 0x2c
   30620:	eor	r2, r2, r8
   30624:	ldr	r1, [r1]
   30628:	eor	r3, r3, r9
   3062c:	add	ip, sp, #6592	; 0x19c0
   30630:	lsr	r1, r1, #6
   30634:	str	r1, [sp, #1148]	; 0x47c
   30638:	ldrd	r0, [sp, #104]	; 0x68
   3063c:	add	ip, ip, #48	; 0x30
   30640:	ldrd	r8, [ip]
   30644:	adds	r0, r0, r2
   30648:	adc	r1, r1, r3
   3064c:	mov	r3, r1
   30650:	add	r1, sp, #6592	; 0x19c0
   30654:	add	r1, r1, #40	; 0x28
   30658:	mov	r2, r0
   3065c:	ldrd	r0, [r1]
   30660:	strd	r4, [sp, #16]
   30664:	lsr	lr, r6, #14
   30668:	eor	r1, r1, r9
   3066c:	mov	r5, r1
   30670:	add	r1, sp, #7232	; 0x1c40
   30674:	mov	r9, r7
   30678:	eor	r0, r0, r8
   3067c:	lsr	ip, r6, #18
   30680:	mov	r8, r6
   30684:	ldrd	r6, [r1]
   30688:	add	r1, sp, #1136	; 0x470
   3068c:	add	r1, r1, #8
   30690:	adds	r6, r6, r2
   30694:	adc	r7, r7, r3
   30698:	mov	r2, r6
   3069c:	mov	r3, r7
   306a0:	ldrd	r6, [r1]
   306a4:	ldr	r1, [sp, #16]
   306a8:	eor	r6, r6, r0
   306ac:	add	r0, sp, #6592	; 0x19c0
   306b0:	add	r0, r0, #56	; 0x38
   306b4:	mov	r4, r6
   306b8:	lsr	r6, r1, #28
   306bc:	orr	r1, lr, r9, lsl #18
   306c0:	str	r1, [r0]
   306c4:	ldr	r1, [sp, #20]
   306c8:	add	r0, sp, #6656	; 0x1a00
   306cc:	eor	r7, r7, r5
   306d0:	lsl	lr, r1, #30
   306d4:	b	306e8 <__assert_fail@plt+0x1f3fc>
   306d8:	movwcs	r7, #19844	; 0x4d84
   306dc:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   306e0:	smullmi	r2, r7, r3, r4
   306e4:	sbccc	sl, sl, #125952	; 0x1ec00
   306e8:	orr	r1, ip, r9, lsl #14
   306ec:	str	r1, [r0]
   306f0:	ldr	r1, [sp, #20]
   306f4:	add	r0, sp, #6656	; 0x1a00
   306f8:	add	r0, r0, #16
   306fc:	orr	r1, r6, r1, lsl #4
   30700:	str	r1, [r0]
   30704:	ldr	r1, [sp, #16]
   30708:	add	r0, sp, #6656	; 0x1a00
   3070c:	add	r0, r0, #28
   30710:	orr	r1, lr, r1, lsr #2
   30714:	str	r1, [r0]
   30718:	adds	r0, r2, r4
   3071c:	adc	r1, r3, r7
   30720:	add	r3, sp, #7232	; 0x1c40
   30724:	add	r3, r3, #56	; 0x38
   30728:	strd	r0, [r3]
   3072c:	ldrd	r2, [sp, #16]
   30730:	add	r5, sp, #6592	; 0x19c0
   30734:	lsr	r6, r9, #14
   30738:	mov	r1, r3
   3073c:	add	r5, r5, #60	; 0x3c
   30740:	add	r0, sp, #6656	; 0x1a00
   30744:	lsr	lr, r9, #18
   30748:	lsr	r4, r3, #28
   3074c:	add	r0, r0, #4
   30750:	orr	r3, r6, r8, lsl #18
   30754:	str	r3, [r5]
   30758:	lsl	r3, r1, #25
   3075c:	orr	r1, lr, r8, lsl #14
   30760:	str	r1, [r0]
   30764:	ldr	r1, [sp, #16]
   30768:	mov	r6, r8
   3076c:	mov	r7, r9
   30770:	lsl	ip, r2, #30
   30774:	orr	r1, r4, r1, lsl #4
   30778:	lsl	r2, r9, #23
   3077c:	ldrd	r4, [sp, #32]
   30780:	ldrd	r8, [sp, #72]	; 0x48
   30784:	add	r0, sp, #6656	; 0x1a00
   30788:	add	r0, r0, #20
   3078c:	eor	r4, r4, r8
   30790:	eor	r5, r5, r9
   30794:	mov	r8, r4
   30798:	mov	r9, r5
   3079c:	ldrd	r4, [sp, #16]
   307a0:	str	r1, [r0]
   307a4:	add	r0, sp, #6656	; 0x1a00
   307a8:	add	r0, r0, #24
   307ac:	orr	r1, ip, r5, lsr #2
   307b0:	str	r1, [r0]
   307b4:	orr	r1, r2, r6, lsr #9
   307b8:	add	r2, sp, #6656	; 0x1a00
   307bc:	add	r2, r2, #12
   307c0:	str	r1, [r2]
   307c4:	add	r1, sp, #6656	; 0x1a00
   307c8:	add	r1, r1, #36	; 0x24
   307cc:	orr	r3, r3, r4, lsr #7
   307d0:	str	r3, [r1]
   307d4:	add	r1, sp, #7232	; 0x1c40
   307d8:	add	r1, r1, #56	; 0x38
   307dc:	lsl	r3, r4, #25
   307e0:	ldrd	r4, [r1]
   307e4:	sub	r1, pc, #268	; 0x10c
   307e8:	ldrd	r0, [r1]
   307ec:	lsl	r2, r6, #23
   307f0:	strd	r6, [sp, #80]	; 0x50
   307f4:	adds	r0, r0, r4
   307f8:	adc	r1, r1, r5
   307fc:	mov	r4, r6
   30800:	mov	r5, r7
   30804:	and	r4, r4, r8
   30808:	and	r5, r5, r9
   3080c:	mov	r8, r4
   30810:	mov	r9, r5
   30814:	ldrd	r4, [sp, #88]	; 0x58
   30818:	lsr	ip, r4, #7
   3081c:	str	ip, [sp, #1152]	; 0x480
   30820:	orr	ip, r2, r7, lsr #9
   30824:	add	r2, sp, #6656	; 0x1a00
   30828:	add	r2, r2, #8
   3082c:	lsr	lr, r4, #1
   30830:	str	ip, [r2]
   30834:	lsr	ip, r4, #8
   30838:	ldrd	r4, [sp, #64]	; 0x40
   3083c:	ldrd	r6, [sp, #16]
   30840:	add	r2, sp, #6656	; 0x1a00
   30844:	adds	r4, r4, r0
   30848:	adc	r5, r5, r1
   3084c:	mov	r0, r4
   30850:	mov	r1, r5
   30854:	ldrd	r4, [sp, #72]	; 0x48
   30858:	add	r2, r2, #32
   3085c:	orr	r3, r3, r7, lsr #7
   30860:	eor	r4, r4, r8
   30864:	eor	r5, r5, r9
   30868:	mov	r8, r4
   3086c:	mov	r9, r5
   30870:	ldrd	r4, [sp, #48]	; 0x30
   30874:	str	r3, [r2]
   30878:	orr	r2, sl, r6
   3087c:	orr	r3, fp, r7
   30880:	and	r4, r4, r2
   30884:	and	r5, r5, r3
   30888:	add	r2, sp, #6656	; 0x1a00
   3088c:	strd	r4, [sp, #56]	; 0x38
   30890:	ldrd	r4, [sp, #88]	; 0x58
   30894:	add	r2, r2, #40	; 0x28
   30898:	orr	r3, lr, r5, lsl #31
   3089c:	str	r3, [r2]
   308a0:	add	r2, sp, #6656	; 0x1a00
   308a4:	add	r2, r2, #48	; 0x30
   308a8:	orr	r3, ip, r5, lsl #24
   308ac:	str	r3, [r2]
   308b0:	ldr	r3, [sp, #1152]	; 0x480
   308b4:	adds	r2, r8, r0
   308b8:	orr	r3, r3, r5, lsl #25
   308bc:	str	r3, [sp, #1152]	; 0x480
   308c0:	adc	r3, r9, r1
   308c4:	lsr	lr, r5, #1
   308c8:	strd	r2, [sp, #40]	; 0x28
   308cc:	add	r3, sp, #6592	; 0x19c0
   308d0:	add	r3, r3, #56	; 0x38
   308d4:	ldrd	r0, [r3]
   308d8:	add	r3, sp, #6656	; 0x1a00
   308dc:	add	r2, sp, #6656	; 0x1a00
   308e0:	ldrd	r8, [r3]
   308e4:	add	r3, sp, #6656	; 0x1a00
   308e8:	add	r3, r3, #8
   308ec:	add	r2, r2, #44	; 0x2c
   308f0:	eor	r0, r0, r8
   308f4:	eor	r1, r1, r9
   308f8:	ldrd	r8, [r3]
   308fc:	orr	r3, lr, r4, lsl #31
   30900:	str	r3, [r2]
   30904:	add	r3, sp, #6656	; 0x1a00
   30908:	add	r3, r3, #16
   3090c:	eor	r8, r8, r0
   30910:	eor	r9, r9, r1
   30914:	lsr	ip, r5, #8
   30918:	mov	r0, r8
   3091c:	mov	r1, r9
   30920:	mov	r8, r4
   30924:	mov	r9, r5
   30928:	ldrd	r4, [r3]
   3092c:	add	r3, sp, #6656	; 0x1a00
   30930:	add	r3, r3, #24
   30934:	strd	sl, [sp, #8]
   30938:	ldrd	r2, [r3]
   3093c:	and	sl, sl, r6
   30940:	and	fp, fp, r7
   30944:	eor	r5, r5, r3
   30948:	add	r3, sp, #6656	; 0x1a00
   3094c:	add	r3, r3, #32
   30950:	eor	r4, r4, r2
   30954:	ldrd	r2, [r3]
   30958:	ldrd	r6, [sp, #40]	; 0x28
   3095c:	lsr	lr, r9, #7
   30960:	eor	r2, r2, r4
   30964:	mov	r4, r2
   30968:	add	r2, sp, #6656	; 0x1a00
   3096c:	eor	r3, r3, r5
   30970:	add	r2, r2, #52	; 0x34
   30974:	mov	r5, r3
   30978:	orr	r3, ip, r8, lsl #24
   3097c:	str	r3, [r2]
   30980:	ldrd	r2, [sp, #56]	; 0x38
   30984:	adds	r6, r6, r0
   30988:	adc	r7, r7, r1
   3098c:	orr	r2, r2, sl
   30990:	adds	r2, r2, r4
   30994:	add	r4, sp, #6656	; 0x1a00
   30998:	add	r4, r4, #40	; 0x28
   3099c:	ldrd	r8, [r4]
   309a0:	add	r4, sp, #6656	; 0x1a00
   309a4:	add	r4, r4, #48	; 0x30
   309a8:	str	lr, [sp, #1156]	; 0x484
   309ac:	add	ip, sp, #7232	; 0x1c40
   309b0:	add	lr, sp, #7232	; 0x1c40
   309b4:	orr	r3, r3, fp
   309b8:	add	ip, ip, #48	; 0x30
   309bc:	ldrd	sl, [r4]
   309c0:	add	lr, lr, #48	; 0x30
   309c4:	add	r4, sp, #7232	; 0x1c40
   309c8:	add	r4, r4, #52	; 0x34
   309cc:	ldr	ip, [ip]
   309d0:	ldr	lr, [lr]
   309d4:	adc	r3, r3, r5
   309d8:	ldr	r5, [r4]
   309dc:	add	r4, sp, #6656	; 0x1a00
   309e0:	lsr	lr, lr, #6
   309e4:	add	r4, r4, #56	; 0x38
   309e8:	lsr	ip, ip, #19
   309ec:	str	lr, [sp, #1160]	; 0x488
   309f0:	orr	ip, ip, r5, lsl #13
   309f4:	add	lr, sp, #7232	; 0x1c40
   309f8:	str	ip, [r4]
   309fc:	add	lr, lr, #52	; 0x34
   30a00:	add	r4, sp, #7232	; 0x1c40
   30a04:	add	r4, r4, #48	; 0x30
   30a08:	ldr	lr, [lr]
   30a0c:	lsr	ip, r5, #19
   30a10:	ldr	r5, [r4]
   30a14:	add	r4, sp, #6720	; 0x1a40
   30a18:	add	r4, r4, #4
   30a1c:	lsl	lr, lr, #3
   30a20:	orr	lr, lr, r5, lsr #29
   30a24:	str	lr, [r4]
   30a28:	add	r4, sp, #7232	; 0x1c40
   30a2c:	add	r4, r4, #52	; 0x34
   30a30:	mov	r1, r7
   30a34:	ldr	r7, [r4]
   30a38:	lsl	lr, r5, #3
   30a3c:	ldr	r5, [sp, #1160]	; 0x488
   30a40:	eor	r8, r8, sl
   30a44:	orr	r5, r5, r7, lsl #26
   30a48:	str	r5, [sp, #1160]	; 0x488
   30a4c:	ldrd	r4, [sp, #24]
   30a50:	eor	r9, r9, fp
   30a54:	add	r0, sp, #6656	; 0x1a00
   30a58:	adds	r4, r4, r6
   30a5c:	mov	sl, r4
   30a60:	adc	r5, r5, r1
   30a64:	adds	r4, r2, r6
   30a68:	mov	fp, r5
   30a6c:	adc	r5, r3, r1
   30a70:	add	r1, sp, #7232	; 0x1c40
   30a74:	add	r1, r1, #48	; 0x30
   30a78:	add	r0, r0, #60	; 0x3c
   30a7c:	ldr	r1, [r1]
   30a80:	add	r3, sp, #1152	; 0x480
   30a84:	mov	r7, r5
   30a88:	orr	r1, ip, r1, lsl #13
   30a8c:	str	r1, [r0]
   30a90:	add	r1, sp, #7232	; 0x1c40
   30a94:	add	r1, r1, #52	; 0x34
   30a98:	ldrd	r2, [r3]
   30a9c:	ldr	r1, [r1]
   30aa0:	add	r0, sp, #6720	; 0x1a40
   30aa4:	eor	r2, r2, r8
   30aa8:	orr	r1, lr, r1, lsr #29
   30aac:	str	r1, [r0]
   30ab0:	add	r1, sp, #7232	; 0x1c40
   30ab4:	add	r1, r1, #52	; 0x34
   30ab8:	eor	r3, r3, r9
   30abc:	ldr	r1, [r1]
   30ac0:	add	ip, sp, #6720	; 0x1a40
   30ac4:	lsr	lr, sl, #14
   30ac8:	lsr	r1, r1, #6
   30acc:	str	r1, [sp, #1164]	; 0x48c
   30ad0:	ldrd	r0, [sp, #120]	; 0x78
   30ad4:	ldrd	r8, [ip]
   30ad8:	lsr	ip, sl, #18
   30adc:	adds	r0, r0, r2
   30ae0:	adc	r1, r1, r3
   30ae4:	mov	r3, r1
   30ae8:	add	r1, sp, #6656	; 0x1a00
   30aec:	add	r1, r1, #56	; 0x38
   30af0:	mov	r2, r0
   30af4:	ldrd	r0, [r1]
   30af8:	mov	r6, r4
   30afc:	eor	r1, r1, r9
   30b00:	mov	r5, r1
   30b04:	add	r1, sp, #7232	; 0x1c40
   30b08:	add	r1, r1, #8
   30b0c:	mov	r9, fp
   30b10:	eor	r0, r0, r8
   30b14:	mov	r8, sl
   30b18:	ldrd	sl, [r1]
   30b1c:	add	r1, sp, #1152	; 0x480
   30b20:	add	r1, r1, #8
   30b24:	adds	sl, sl, r2
   30b28:	adc	fp, fp, r3
   30b2c:	mov	r2, sl
   30b30:	mov	r3, fp
   30b34:	ldrd	sl, [r1]
   30b38:	orr	r1, lr, r9, lsl #18
   30b3c:	lsl	lr, r7, #30
   30b40:	eor	sl, sl, r0
   30b44:	add	r0, sp, #6720	; 0x1a40
   30b48:	add	r0, r0, #8
   30b4c:	str	r1, [r0]
   30b50:	add	r0, sp, #6720	; 0x1a40
   30b54:	add	r0, r0, #16
   30b58:	orr	r1, ip, r9, lsl #14
   30b5c:	str	r1, [r0]
   30b60:	add	r0, sp, #6720	; 0x1a40
   30b64:	mov	r4, sl
   30b68:	add	r0, r0, #32
   30b6c:	mov	sl, r6
   30b70:	lsr	r6, r6, #28
   30b74:	orr	r1, r6, r7, lsl #4
   30b78:	str	r1, [r0]
   30b7c:	add	r0, sp, #6720	; 0x1a40
   30b80:	add	r0, r0, #44	; 0x2c
   30b84:	orr	r1, lr, sl, lsr #2
   30b88:	eor	fp, fp, r5
   30b8c:	str	r1, [r0]
   30b90:	mov	r5, fp
   30b94:	adds	r0, r2, r4
   30b98:	adc	r1, r3, r5
   30b9c:	add	r3, sp, #7296	; 0x1c80
   30ba0:	lsr	r6, r9, #14
   30ba4:	strd	r0, [r3]
   30ba8:	add	r1, sp, #6720	; 0x1a40
   30bac:	add	r1, r1, #12
   30bb0:	add	r0, sp, #6720	; 0x1a40
   30bb4:	orr	r3, r6, r8, lsl #18
   30bb8:	lsr	lr, r9, #18
   30bbc:	add	r0, r0, #20
   30bc0:	str	r3, [r1]
   30bc4:	orr	r1, lr, r8, lsl #14
   30bc8:	mov	r6, sl
   30bcc:	str	r1, [r0]
   30bd0:	add	r0, sp, #6720	; 0x1a40
   30bd4:	lsr	r4, r7, #28
   30bd8:	add	r0, r0, #36	; 0x24
   30bdc:	orr	r1, r4, r6, lsl #4
   30be0:	lsl	ip, sl, #30
   30be4:	lsl	r2, r9, #23
   30be8:	mov	sl, r8
   30bec:	mov	fp, r9
   30bf0:	str	r1, [r0]
   30bf4:	ldrd	r8, [sp, #80]	; 0x50
   30bf8:	ldrd	r0, [sp, #32]
   30bfc:	lsl	r3, r7, #25
   30c00:	orr	r3, r3, r6, lsr #7
   30c04:	eor	r0, r0, r8
   30c08:	mov	r8, r0
   30c0c:	add	r0, sp, #6720	; 0x1a40
   30c10:	eor	r1, r1, r9
   30c14:	add	r0, r0, #40	; 0x28
   30c18:	mov	r9, r1
   30c1c:	orr	r1, ip, r7, lsr #2
   30c20:	str	r1, [r0]
   30c24:	orr	r1, r2, sl, lsr #9
   30c28:	add	r2, sp, #6720	; 0x1a40
   30c2c:	add	r2, r2, #28
   30c30:	str	r1, [r2]
   30c34:	add	r1, sp, #6720	; 0x1a40
   30c38:	add	r1, r1, #52	; 0x34
   30c3c:	str	r3, [r1]
   30c40:	add	r1, sp, #7296	; 0x1c80
   30c44:	mov	r4, sl
   30c48:	mov	r5, fp
   30c4c:	lsl	r2, sl, #23
   30c50:	ldrd	sl, [r1]
   30c54:	add	r1, pc, #908	; 0x38c
   30c58:	ldrd	r0, [r1]
   30c5c:	lsl	r3, r6, #25
   30c60:	orr	r3, r3, r7, lsr #7
   30c64:	adds	r0, r0, sl
   30c68:	adc	r1, r1, fp
   30c6c:	mov	sl, r4
   30c70:	mov	fp, r5
   30c74:	and	r4, r4, r8
   30c78:	and	r5, r5, r9
   30c7c:	mov	r8, r4
   30c80:	mov	r9, r5
   30c84:	ldrd	r4, [sp, #152]	; 0x98
   30c88:	mov	r5, r7
   30c8c:	strd	sl, [sp, #64]	; 0x40
   30c90:	lsr	ip, r4, #7
   30c94:	str	ip, [sp, #1168]	; 0x490
   30c98:	orr	ip, r2, fp, lsr #9
   30c9c:	add	r2, sp, #6720	; 0x1a40
   30ca0:	add	r2, r2, #24
   30ca4:	str	ip, [r2]
   30ca8:	add	r2, sp, #6720	; 0x1a40
   30cac:	add	r2, r2, #48	; 0x30
   30cb0:	str	r3, [r2]
   30cb4:	ldrd	r2, [sp, #72]	; 0x48
   30cb8:	lsr	lr, r4, #1
   30cbc:	lsr	ip, r4, #8
   30cc0:	mov	r4, r6
   30cc4:	ldrd	r6, [sp, #16]
   30cc8:	adds	r2, r2, r0
   30ccc:	adc	r3, r3, r1
   30cd0:	mov	r0, r2
   30cd4:	mov	r1, r3
   30cd8:	orr	r2, r6, r4
   30cdc:	orr	r3, r7, r5
   30ce0:	strd	r4, [sp, #56]	; 0x38
   30ce4:	ldrd	r4, [sp, #32]
   30ce8:	ldrd	sl, [sp, #8]
   30cec:	eor	r4, r4, r8
   30cf0:	and	sl, sl, r2
   30cf4:	and	fp, fp, r3
   30cf8:	add	r2, sp, #6720	; 0x1a40
   30cfc:	strd	sl, [sp, #24]
   30d00:	ldrd	sl, [sp, #152]	; 0x98
   30d04:	add	r2, r2, #56	; 0x38
   30d08:	eor	r5, r5, r9
   30d0c:	orr	r3, lr, fp, lsl #31
   30d10:	str	r3, [r2]
   30d14:	add	r2, sp, #6784	; 0x1a80
   30d18:	orr	r3, ip, fp, lsl #24
   30d1c:	str	r3, [r2]
   30d20:	ldr	r3, [sp, #1168]	; 0x490
   30d24:	adds	r8, r4, r0
   30d28:	orr	r3, r3, fp, lsl #25
   30d2c:	str	r3, [sp, #1168]	; 0x490
   30d30:	add	r3, sp, #6720	; 0x1a40
   30d34:	add	r3, r3, #8
   30d38:	mov	r9, r5
   30d3c:	adc	r9, r9, r1
   30d40:	ldrd	r0, [r3]
   30d44:	add	r3, sp, #6720	; 0x1a40
   30d48:	add	r3, r3, #16
   30d4c:	lsr	lr, fp, #1
   30d50:	ldrd	r2, [r3]
   30d54:	lsr	ip, fp, #8
   30d58:	eor	r1, r1, r3
   30d5c:	add	r3, sp, #6720	; 0x1a40
   30d60:	eor	r0, r0, r2
   30d64:	add	r3, r3, #24
   30d68:	add	r2, sp, #6720	; 0x1a40
   30d6c:	add	r2, r2, #60	; 0x3c
   30d70:	ldrd	r4, [r3]
   30d74:	orr	r3, lr, sl, lsl #31
   30d78:	str	r3, [r2]
   30d7c:	add	r3, sp, #6720	; 0x1a40
   30d80:	add	r3, r3, #32
   30d84:	eor	r4, r4, r0
   30d88:	eor	r5, r5, r1
   30d8c:	mov	r0, r4
   30d90:	mov	r1, r5
   30d94:	ldrd	r4, [r3]
   30d98:	add	r3, sp, #6720	; 0x1a40
   30d9c:	add	r3, r3, #40	; 0x28
   30da0:	adds	r0, r0, r8
   30da4:	ldrd	r2, [r3]
   30da8:	adc	r1, r1, r9
   30dac:	ldr	lr, [sp, #156]	; 0x9c
   30db0:	eor	r5, r5, r3
   30db4:	add	r3, sp, #6720	; 0x1a40
   30db8:	add	r3, r3, #48	; 0x30
   30dbc:	eor	r4, r4, r2
   30dc0:	ldrd	r2, [r3]
   30dc4:	lsr	lr, lr, #7
   30dc8:	str	lr, [sp, #1172]	; 0x494
   30dcc:	eor	r2, r2, r4
   30dd0:	mov	r4, r2
   30dd4:	add	r2, sp, #6784	; 0x1a80
   30dd8:	eor	r3, r3, r5
   30ddc:	add	r2, r2, #4
   30de0:	mov	r5, r3
   30de4:	orr	r3, ip, sl, lsl #24
   30de8:	ldrd	sl, [sp, #56]	; 0x38
   30dec:	str	r3, [r2]
   30df0:	ldrd	r2, [sp, #24]
   30df4:	and	r6, r6, sl
   30df8:	and	r7, r7, fp
   30dfc:	orr	r2, r2, r6
   30e00:	adds	r2, r2, r4
   30e04:	add	r4, sp, #6720	; 0x1a40
   30e08:	add	r4, r4, #56	; 0x38
   30e0c:	ldrd	r8, [r4]
   30e10:	add	r4, sp, #6784	; 0x1a80
   30e14:	add	ip, sp, #7232	; 0x1c40
   30e18:	add	lr, sp, #7232	; 0x1c40
   30e1c:	orr	r3, r3, r7
   30e20:	add	ip, ip, #56	; 0x38
   30e24:	ldrd	r6, [r4]
   30e28:	add	lr, lr, #56	; 0x38
   30e2c:	add	r4, sp, #7232	; 0x1c40
   30e30:	add	r4, r4, #60	; 0x3c
   30e34:	ldr	ip, [ip]
   30e38:	ldr	lr, [lr]
   30e3c:	adc	r3, r3, r5
   30e40:	ldr	r5, [r4]
   30e44:	add	r4, sp, #6784	; 0x1a80
   30e48:	lsr	lr, lr, #6
   30e4c:	add	r4, r4, #8
   30e50:	lsr	ip, ip, #19
   30e54:	str	lr, [sp, #1176]	; 0x498
   30e58:	orr	ip, ip, r5, lsl #13
   30e5c:	add	lr, sp, #7232	; 0x1c40
   30e60:	str	ip, [r4]
   30e64:	add	lr, lr, #60	; 0x3c
   30e68:	add	r4, sp, #7232	; 0x1c40
   30e6c:	add	r4, r4, #56	; 0x38
   30e70:	ldr	lr, [lr]
   30e74:	lsr	ip, r5, #19
   30e78:	ldr	r5, [r4]
   30e7c:	add	r4, sp, #6784	; 0x1a80
   30e80:	add	r4, r4, #20
   30e84:	lsl	lr, lr, #3
   30e88:	orr	lr, lr, r5, lsr #29
   30e8c:	str	lr, [r4]
   30e90:	add	r4, sp, #7232	; 0x1c40
   30e94:	add	r4, r4, #60	; 0x3c
   30e98:	eor	r9, r9, r7
   30e9c:	ldr	r7, [r4]
   30ea0:	lsl	lr, r5, #3
   30ea4:	ldr	r5, [sp, #1176]	; 0x498
   30ea8:	eor	r8, r8, r6
   30eac:	orr	r5, r5, r7, lsl #26
   30eb0:	str	r5, [sp, #1176]	; 0x498
   30eb4:	ldrd	r6, [sp, #48]	; 0x30
   30eb8:	adds	r6, r6, r0
   30ebc:	adc	r7, r7, r1
   30ec0:	adds	r4, r2, r0
   30ec4:	adc	r5, r3, r1
   30ec8:	add	r1, sp, #7232	; 0x1c40
   30ecc:	add	r1, r1, #56	; 0x38
   30ed0:	add	r0, sp, #6784	; 0x1a80
   30ed4:	ldr	r1, [r1]
   30ed8:	add	r0, r0, #12
   30edc:	add	r3, sp, #1168	; 0x490
   30ee0:	orr	r1, ip, r1, lsl #13
   30ee4:	str	r1, [r0]
   30ee8:	add	r1, sp, #7232	; 0x1c40
   30eec:	add	r1, r1, #60	; 0x3c
   30ef0:	add	r0, sp, #6784	; 0x1a80
   30ef4:	ldr	r1, [r1]
   30ef8:	add	r0, r0, #16
   30efc:	ldrd	r2, [r3]
   30f00:	orr	r1, lr, r1, lsr #29
   30f04:	str	r1, [r0]
   30f08:	add	r1, sp, #7232	; 0x1c40
   30f0c:	add	r1, r1, #60	; 0x3c
   30f10:	eor	r2, r2, r8
   30f14:	ldr	r1, [r1]
   30f18:	eor	r3, r3, r9
   30f1c:	add	ip, sp, #6784	; 0x1a80
   30f20:	lsr	r1, r1, #6
   30f24:	str	r1, [sp, #1180]	; 0x49c
   30f28:	ldrd	r0, [sp, #88]	; 0x58
   30f2c:	add	ip, ip, #16
   30f30:	ldrd	r8, [ip]
   30f34:	adds	r0, r0, r2
   30f38:	adc	r1, r1, r3
   30f3c:	mov	r3, r1
   30f40:	add	r1, sp, #6784	; 0x1a80
   30f44:	add	r1, r1, #8
   30f48:	mov	r2, r0
   30f4c:	ldrd	r0, [r1]
   30f50:	mov	fp, r7
   30f54:	mov	r7, r5
   30f58:	eor	r0, r0, r8
   30f5c:	add	r8, sp, #7232	; 0x1c40
   30f60:	add	r8, r8, #16
   30f64:	eor	r1, r1, r9
   30f68:	ldrd	r8, [r8]
   30f6c:	mov	r5, r1
   30f70:	mov	sl, r6
   30f74:	adds	r8, r8, r2
   30f78:	mov	r2, r8
   30f7c:	add	r8, sp, #1168	; 0x490
   30f80:	add	r8, r8, #8
   30f84:	adc	r9, r9, r3
   30f88:	mov	r3, r9
   30f8c:	ldrd	r8, [r8]
   30f90:	lsr	lr, sl, #14
   30f94:	orr	lr, lr, fp, lsl #18
   30f98:	eor	r9, r9, r5
   30f9c:	mov	r5, r9
   30fa0:	add	r9, sp, #6784	; 0x1a80
   30fa4:	add	r9, r9, #24
   30fa8:	mov	r6, r4
   30fac:	str	lr, [r9]
   30fb0:	mov	r4, r0
   30fb4:	add	r9, sp, #6784	; 0x1a80
   30fb8:	lsr	ip, sl, #18
   30fbc:	eor	r8, r8, r4
   30fc0:	add	r9, r9, #32
   30fc4:	mov	r4, r8
   30fc8:	orr	ip, ip, fp, lsl #14
   30fcc:	lsr	r8, r6, #28
   30fd0:	str	ip, [r9]
   30fd4:	orr	ip, r8, r7, lsl #4
   30fd8:	add	r8, sp, #6784	; 0x1a80
   30fdc:	add	r8, r8, #48	; 0x30
   30fe0:	b	30ff8 <__assert_fail@plt+0x1fd0c>
   30fe4:	nop			; (mov r0, r0)
   30fe8:	strbne	fp, [r9, #3772]	; 0xebc
   30fec:	ldccc	14, cr11, [lr], {10}
   30ff0:	ldcls	13, cr0, [r0], {76}	; 0x4c
   30ff4:	tstmi	sp, #196, 14	; 0x3100000
   30ff8:	lsl	lr, r7, #30
   30ffc:	str	ip, [r8]
   31000:	orr	ip, lr, r6, lsr #2
   31004:	add	lr, sp, #6784	; 0x1a80
   31008:	add	lr, lr, #60	; 0x3c
   3100c:	strd	sl, [sp, #40]	; 0x28
   31010:	adds	sl, r2, r4
   31014:	str	ip, [lr]
   31018:	lsr	r8, fp, #14
   3101c:	lsr	lr, fp, #18
   31020:	adc	fp, r3, r5
   31024:	add	r3, sp, #7296	; 0x1c80
   31028:	add	r3, r3, #8
   3102c:	strd	sl, [r3]
   31030:	ldrd	sl, [sp, #40]	; 0x28
   31034:	add	r5, sp, #6784	; 0x1a80
   31038:	add	r5, r5, #28
   3103c:	orr	r3, r8, sl, lsl #18
   31040:	str	r3, [r5]
   31044:	add	r5, sp, #6784	; 0x1a80
   31048:	add	r5, r5, #36	; 0x24
   3104c:	lsr	r4, r7, #28
   31050:	orr	lr, lr, sl, lsl #14
   31054:	str	lr, [r5]
   31058:	orr	lr, r4, r6, lsl #4
   3105c:	add	r4, sp, #6784	; 0x1a80
   31060:	add	r4, r4, #52	; 0x34
   31064:	str	lr, [r4]
   31068:	add	lr, sp, #6784	; 0x1a80
   3106c:	lsl	ip, r6, #30
   31070:	add	lr, lr, #56	; 0x38
   31074:	lsl	r2, fp, #23
   31078:	orr	ip, ip, r7, lsr #2
   3107c:	str	ip, [lr]
   31080:	orr	ip, r2, sl, lsr #9
   31084:	add	r2, sp, #6784	; 0x1a80
   31088:	add	r2, r2, #44	; 0x2c
   3108c:	str	ip, [r2]
   31090:	add	r2, sp, #6848	; 0x1ac0
   31094:	lsl	r3, r7, #25
   31098:	add	r2, r2, #4
   3109c:	orr	r3, r3, r6, lsr #7
   310a0:	str	r3, [r2]
   310a4:	add	r3, sp, #7296	; 0x1c80
   310a8:	add	r3, r3, #8
   310ac:	sub	r1, pc, #196	; 0xc4
   310b0:	ldrd	r0, [r1]
   310b4:	ldrd	r2, [r3]
   310b8:	ldrd	r4, [sp, #64]	; 0x40
   310bc:	ldrd	r8, [sp, #80]	; 0x50
   310c0:	adds	r2, r2, r0
   310c4:	adc	r3, r3, r1
   310c8:	eor	r8, r8, r4
   310cc:	eor	r9, r9, r5
   310d0:	mov	r0, sl
   310d4:	mov	r1, fp
   310d8:	and	r0, r0, r8
   310dc:	and	r1, r1, r9
   310e0:	mov	r8, r0
   310e4:	mov	r9, r1
   310e8:	ldrd	r0, [sp, #160]	; 0xa0
   310ec:	lsl	r4, sl, #23
   310f0:	lsl	lr, r6, #25
   310f4:	lsr	r5, r0, #7
   310f8:	str	r5, [sp, #1184]	; 0x4a0
   310fc:	orr	r5, r4, fp, lsr #9
   31100:	add	r4, sp, #6784	; 0x1a80
   31104:	lsr	ip, r0, #1
   31108:	lsr	r1, r0, #8
   3110c:	add	r4, r4, #40	; 0x28
   31110:	add	r0, sp, #6848	; 0x1ac0
   31114:	orr	lr, lr, r7, lsr #7
   31118:	str	r5, [r4]
   3111c:	str	lr, [r0]
   31120:	ldrd	sl, [sp, #32]
   31124:	ldrd	r4, [sp, #80]	; 0x50
   31128:	adds	sl, sl, r2
   3112c:	adc	fp, fp, r3
   31130:	eor	r4, r4, r8
   31134:	ldrd	r2, [sp, #56]	; 0x38
   31138:	eor	r5, r5, r9
   3113c:	mov	r8, r4
   31140:	mov	r9, r5
   31144:	ldrd	r4, [sp, #16]
   31148:	orr	r2, r2, r6
   3114c:	orr	r3, r3, r7
   31150:	and	r4, r4, r2
   31154:	and	r5, r5, r3
   31158:	add	r2, sp, #6848	; 0x1ac0
   3115c:	strd	r4, [sp, #32]
   31160:	ldrd	r4, [sp, #160]	; 0xa0
   31164:	add	r2, r2, #8
   31168:	adds	r8, r8, sl
   3116c:	orr	r3, ip, r5, lsl #31
   31170:	str	r3, [r2]
   31174:	add	r2, sp, #6848	; 0x1ac0
   31178:	add	r2, r2, #16
   3117c:	orr	r3, r1, r5, lsl #24
   31180:	str	r3, [r2]
   31184:	ldr	r3, [sp, #1184]	; 0x4a0
   31188:	adc	r9, r9, fp
   3118c:	orr	r3, r3, r5, lsl #25
   31190:	str	r3, [sp, #1184]	; 0x4a0
   31194:	add	r3, sp, #6784	; 0x1a80
   31198:	add	r3, r3, #24
   3119c:	ldrd	r0, [r3]
   311a0:	add	r3, sp, #6784	; 0x1a80
   311a4:	add	r3, r3, #32
   311a8:	lsr	lr, r5, #1
   311ac:	ldrd	r2, [r3]
   311b0:	lsr	ip, r5, #8
   311b4:	eor	r1, r1, r3
   311b8:	add	r3, sp, #6784	; 0x1a80
   311bc:	add	r3, r3, #40	; 0x28
   311c0:	eor	r0, r0, r2
   311c4:	add	r2, sp, #6848	; 0x1ac0
   311c8:	ldrd	sl, [r3]
   311cc:	add	r2, r2, #12
   311d0:	orr	r3, lr, r4, lsl #31
   311d4:	str	r3, [r2]
   311d8:	add	r3, sp, #6784	; 0x1a80
   311dc:	eor	sl, sl, r0
   311e0:	eor	fp, fp, r1
   311e4:	add	r3, r3, #48	; 0x30
   311e8:	strd	sl, [sp, #24]
   311ec:	mov	sl, r4
   311f0:	ldrd	r4, [r3]
   311f4:	add	r3, sp, #6784	; 0x1a80
   311f8:	add	r3, r3, #56	; 0x38
   311fc:	ldrd	r0, [r3]
   31200:	add	r3, sp, #6848	; 0x1ac0
   31204:	add	r2, sp, #6848	; 0x1ac0
   31208:	eor	r4, r4, r0
   3120c:	eor	r5, r5, r1
   31210:	ldrd	r0, [r3]
   31214:	orr	r3, ip, sl, lsl #24
   31218:	add	r2, r2, #20
   3121c:	eor	r1, r1, r5
   31220:	mov	r5, r1
   31224:	add	r1, sp, #7296	; 0x1c80
   31228:	ldrd	sl, [sp, #56]	; 0x38
   3122c:	ldr	r1, [r1]
   31230:	eor	r0, r0, r4
   31234:	mov	r4, r0
   31238:	lsr	ip, r1, #19
   3123c:	ldr	r1, [sp, #164]	; 0xa4
   31240:	str	r3, [r2]
   31244:	ldrd	r2, [sp, #32]
   31248:	lsr	r1, r1, #7
   3124c:	str	r1, [sp, #1188]	; 0x4a4
   31250:	add	r1, sp, #7296	; 0x1c80
   31254:	and	sl, sl, r6
   31258:	ldr	r1, [r1]
   3125c:	orr	r2, r2, sl
   31260:	and	fp, fp, r7
   31264:	lsr	r1, r1, #6
   31268:	str	r1, [sp, #1192]	; 0x4a8
   3126c:	ldrd	r0, [sp, #24]
   31270:	orr	r3, r3, fp
   31274:	add	lr, sp, #7296	; 0x1c80
   31278:	adds	r0, r0, r8
   3127c:	adc	r1, r1, r9
   31280:	adds	r2, r2, r4
   31284:	add	r4, sp, #6848	; 0x1ac0
   31288:	add	r4, r4, #8
   3128c:	ldrd	r8, [r4]
   31290:	add	r4, sp, #6848	; 0x1ac0
   31294:	add	r4, r4, #16
   31298:	adc	r3, r3, r5
   3129c:	ldrd	r4, [r4]
   312a0:	add	lr, lr, #4
   312a4:	eor	r8, r8, r4
   312a8:	add	r4, sp, #7296	; 0x1c80
   312ac:	add	r4, r4, #4
   312b0:	eor	r9, r9, r5
   312b4:	ldr	r5, [r4]
   312b8:	add	r4, sp, #6848	; 0x1ac0
   312bc:	add	r4, r4, #24
   312c0:	orr	ip, ip, r5, lsl #13
   312c4:	str	ip, [r4]
   312c8:	add	r4, sp, #7296	; 0x1c80
   312cc:	ldr	lr, [lr]
   312d0:	lsr	ip, r5, #19
   312d4:	ldr	r5, [r4]
   312d8:	add	r4, sp, #6848	; 0x1ac0
   312dc:	add	r4, r4, #36	; 0x24
   312e0:	lsl	lr, lr, #3
   312e4:	orr	lr, lr, r5, lsr #29
   312e8:	str	lr, [r4]
   312ec:	add	r4, sp, #7296	; 0x1c80
   312f0:	add	r4, r4, #4
   312f4:	ldr	fp, [r4]
   312f8:	lsl	lr, r5, #3
   312fc:	ldr	r5, [sp, #1192]	; 0x4a8
   31300:	orr	r5, r5, fp, lsl #26
   31304:	ldrd	sl, [sp, #8]
   31308:	str	r5, [sp, #1192]	; 0x4a8
   3130c:	adds	sl, sl, r0
   31310:	adc	fp, fp, r1
   31314:	adds	r4, r2, r0
   31318:	adc	r5, r3, r1
   3131c:	add	r1, sp, #7296	; 0x1c80
   31320:	add	r0, sp, #6848	; 0x1ac0
   31324:	ldr	r1, [r1]
   31328:	add	r0, r0, #28
   3132c:	add	r3, sp, #1184	; 0x4a0
   31330:	orr	r1, ip, r1, lsl #13
   31334:	str	r1, [r0]
   31338:	add	r1, sp, #7296	; 0x1c80
   3133c:	add	r1, r1, #4
   31340:	add	r0, sp, #6848	; 0x1ac0
   31344:	ldr	r1, [r1]
   31348:	add	r0, r0, #32
   3134c:	ldrd	r2, [r3]
   31350:	orr	r1, lr, r1, lsr #29
   31354:	str	r1, [r0]
   31358:	add	r1, sp, #7296	; 0x1c80
   3135c:	add	r1, r1, #4
   31360:	eor	r2, r2, r8
   31364:	ldr	r1, [r1]
   31368:	eor	r3, r3, r9
   3136c:	add	ip, sp, #6848	; 0x1ac0
   31370:	lsr	r1, r1, #6
   31374:	str	r1, [sp, #1196]	; 0x4ac
   31378:	ldrd	r0, [sp, #152]	; 0x98
   3137c:	add	ip, ip, #32
   31380:	ldrd	r8, [ip]
   31384:	adds	r0, r0, r2
   31388:	adc	r1, r1, r3
   3138c:	mov	r3, r1
   31390:	add	r1, sp, #6848	; 0x1ac0
   31394:	add	r1, r1, #24
   31398:	mov	r2, r0
   3139c:	ldrd	r0, [r1]
   313a0:	strd	r4, [sp, #8]
   313a4:	lsr	lr, sl, #14
   313a8:	eor	r0, r0, r8
   313ac:	add	r8, sp, #7232	; 0x1c40
   313b0:	add	r8, r8, #24
   313b4:	eor	r1, r1, r9
   313b8:	ldrd	r8, [r8]
   313bc:	mov	r5, r1
   313c0:	orr	lr, lr, fp, lsl #18
   313c4:	adds	r8, r8, r2
   313c8:	mov	r2, r8
   313cc:	add	r8, sp, #1184	; 0x4a0
   313d0:	add	r8, r8, #8
   313d4:	adc	r9, r9, r3
   313d8:	mov	r3, r9
   313dc:	ldrd	r8, [r8]
   313e0:	mov	r4, r0
   313e4:	lsr	ip, sl, #18
   313e8:	eor	r9, r9, r5
   313ec:	mov	r5, r9
   313f0:	add	r9, sp, #6848	; 0x1ac0
   313f4:	add	r9, r9, #40	; 0x28
   313f8:	str	lr, [r9]
   313fc:	add	r9, sp, #6848	; 0x1ac0
   31400:	eor	r8, r8, r4
   31404:	add	r9, r9, #48	; 0x30
   31408:	mov	r4, r8
   3140c:	orr	ip, ip, fp, lsl #14
   31410:	ldr	r8, [sp, #8]
   31414:	str	ip, [r9]
   31418:	ldr	ip, [sp, #12]
   3141c:	lsr	r8, r8, #28
   31420:	ldr	lr, [sp, #12]
   31424:	orr	ip, r8, ip, lsl #4
   31428:	add	r8, sp, #6912	; 0x1b00
   3142c:	lsl	lr, lr, #30
   31430:	str	ip, [r8]
   31434:	ldr	ip, [sp, #8]
   31438:	strd	sl, [sp, #24]
   3143c:	adds	sl, r2, r4
   31440:	orr	ip, lr, ip, lsr #2
   31444:	add	lr, sp, #6912	; 0x1b00
   31448:	add	lr, lr, #12
   3144c:	lsr	r8, fp, #14
   31450:	str	ip, [lr]
   31454:	lsr	lr, fp, #18
   31458:	adc	fp, r3, r5
   3145c:	add	r3, sp, #7296	; 0x1c80
   31460:	add	r3, r3, #16
   31464:	strd	sl, [r3]
   31468:	ldrd	sl, [sp, #8]
   3146c:	add	r5, sp, #6848	; 0x1ac0
   31470:	add	r5, r5, #44	; 0x2c
   31474:	lsr	r4, fp, #28
   31478:	lsl	ip, sl, #30
   3147c:	ldrd	sl, [sp, #24]
   31480:	add	r1, pc, #912	; 0x390
   31484:	ldrd	r0, [r1]
   31488:	orr	r3, r8, sl, lsl #18
   3148c:	str	r3, [r5]
   31490:	ldrd	r8, [sp, #8]
   31494:	add	r5, sp, #6848	; 0x1ac0
   31498:	add	r5, r5, #52	; 0x34
   3149c:	orr	lr, lr, sl, lsl #14
   314a0:	str	lr, [r5]
   314a4:	orr	lr, r4, r8, lsl #4
   314a8:	add	r4, sp, #6912	; 0x1b00
   314ac:	add	r4, r4, #4
   314b0:	str	lr, [r4]
   314b4:	ldr	lr, [sp, #12]
   314b8:	lsl	r2, fp, #23
   314bc:	ldrd	r4, [sp, #40]	; 0x28
   314c0:	orr	ip, ip, lr, lsr #2
   314c4:	add	lr, sp, #6912	; 0x1b00
   314c8:	add	lr, lr, #8
   314cc:	lsl	r3, r9, #25
   314d0:	ldrd	r8, [sp, #64]	; 0x40
   314d4:	str	ip, [lr]
   314d8:	orr	ip, r2, sl, lsr #9
   314dc:	add	r2, sp, #6848	; 0x1ac0
   314e0:	add	r2, r2, #60	; 0x3c
   314e4:	eor	r4, r4, r8
   314e8:	eor	r5, r5, r9
   314ec:	str	ip, [r2]
   314f0:	mov	r8, r4
   314f4:	mov	r9, r5
   314f8:	lsl	r2, sl, #23
   314fc:	mov	r4, sl
   31500:	mov	r5, fp
   31504:	ldrd	sl, [sp, #8]
   31508:	add	ip, sp, #6912	; 0x1b00
   3150c:	add	ip, ip, #20
   31510:	orr	r3, r3, sl, lsr #7
   31514:	str	r3, [ip]
   31518:	add	ip, sp, #7296	; 0x1c80
   3151c:	add	ip, ip, #16
   31520:	lsl	r3, sl, #25
   31524:	ldrd	sl, [ip]
   31528:	and	r4, r4, r8
   3152c:	and	r5, r5, r9
   31530:	adds	sl, sl, r0
   31534:	adc	fp, fp, r1
   31538:	mov	r0, sl
   3153c:	mov	r1, fp
   31540:	ldrd	sl, [sp, #176]	; 0xb0
   31544:	mov	r8, r4
   31548:	mov	r9, r5
   3154c:	lsr	ip, sl, #7
   31550:	str	ip, [sp, #1200]	; 0x4b0
   31554:	ldr	ip, [sp, #28]
   31558:	ldrd	r4, [sp, #80]	; 0x50
   3155c:	lsr	lr, sl, #1
   31560:	orr	ip, r2, ip, lsr #9
   31564:	add	r2, sp, #6848	; 0x1ac0
   31568:	add	r2, r2, #56	; 0x38
   3156c:	adds	r4, r4, r0
   31570:	str	ip, [r2]
   31574:	ldr	r2, [sp, #12]
   31578:	adc	r5, r5, r1
   3157c:	mov	r0, r4
   31580:	mov	r1, r5
   31584:	ldrd	r4, [sp, #8]
   31588:	orr	r3, r3, r2, lsr #7
   3158c:	add	r2, sp, #6912	; 0x1b00
   31590:	add	r2, r2, #16
   31594:	orr	r4, r4, r6
   31598:	orr	r5, r5, r7
   3159c:	str	r3, [r2]
   315a0:	mov	r2, r4
   315a4:	mov	r3, r5
   315a8:	ldrd	r4, [sp, #64]	; 0x40
   315ac:	lsr	ip, sl, #8
   315b0:	eor	r4, r4, r8
   315b4:	eor	r5, r5, r9
   315b8:	mov	r8, r4
   315bc:	mov	r9, r5
   315c0:	ldrd	r4, [sp, #56]	; 0x38
   315c4:	adds	r8, r8, r0
   315c8:	adc	r9, r9, r1
   315cc:	and	r4, r4, r2
   315d0:	add	r2, sp, #6912	; 0x1b00
   315d4:	add	r2, r2, #24
   315d8:	and	r5, r5, r3
   315dc:	orr	r3, lr, fp, lsl #31
   315e0:	str	r3, [r2]
   315e4:	add	r2, sp, #6912	; 0x1b00
   315e8:	add	r2, r2, #32
   315ec:	orr	r3, ip, fp, lsl #24
   315f0:	str	r3, [r2]
   315f4:	ldr	r3, [sp, #1200]	; 0x4b0
   315f8:	lsr	lr, fp, #1
   315fc:	orr	r3, r3, fp, lsl #25
   31600:	str	r3, [sp, #1200]	; 0x4b0
   31604:	add	r3, sp, #6848	; 0x1ac0
   31608:	add	r3, r3, #40	; 0x28
   3160c:	ldrd	r0, [r3]
   31610:	add	r3, sp, #6848	; 0x1ac0
   31614:	add	r3, r3, #48	; 0x30
   31618:	lsr	ip, fp, #8
   3161c:	ldrd	r2, [r3]
   31620:	strd	r4, [sp, #32]
   31624:	eor	r1, r1, r3
   31628:	add	r3, sp, #6848	; 0x1ac0
   3162c:	add	r3, r3, #56	; 0x38
   31630:	eor	r0, r0, r2
   31634:	ldrd	r2, [r3]
   31638:	eor	r2, r2, r0
   3163c:	mov	r0, r2
   31640:	add	r2, sp, #6912	; 0x1b00
   31644:	eor	r3, r3, r1
   31648:	add	r2, r2, #28
   3164c:	mov	r1, r3
   31650:	orr	r3, lr, sl, lsl #31
   31654:	add	lr, sp, #6912	; 0x1b00
   31658:	str	r3, [r2]
   3165c:	add	lr, lr, #8
   31660:	add	r3, sp, #6912	; 0x1b00
   31664:	ldrd	sl, [lr]
   31668:	ldrd	r2, [r3]
   3166c:	adds	r0, r0, r8
   31670:	adc	r1, r1, r9
   31674:	eor	r3, r3, fp
   31678:	mov	r5, r3
   3167c:	add	r3, sp, #6912	; 0x1b00
   31680:	add	r3, r3, #16
   31684:	eor	r2, r2, sl
   31688:	mov	r4, r2
   3168c:	ldrd	r2, [r3]
   31690:	ldrd	sl, [sp, #176]	; 0xb0
   31694:	strd	r6, [sp, #48]	; 0x30
   31698:	eor	r2, r2, r4
   3169c:	mov	r4, r2
   316a0:	add	r2, sp, #6912	; 0x1b00
   316a4:	eor	r3, r3, r5
   316a8:	add	r2, r2, #36	; 0x24
   316ac:	mov	r5, r3
   316b0:	orr	r3, ip, sl, lsl #24
   316b4:	str	r3, [r2]
   316b8:	ldrd	r2, [sp, #8]
   316bc:	lsr	lr, fp, #7
   316c0:	str	lr, [sp, #1204]	; 0x4b4
   316c4:	and	r2, r2, r6
   316c8:	and	r3, r3, r7
   316cc:	mov	r6, r2
   316d0:	mov	r7, r3
   316d4:	ldrd	r2, [sp, #32]
   316d8:	add	ip, sp, #7296	; 0x1c80
   316dc:	add	lr, sp, #7296	; 0x1c80
   316e0:	orr	r2, r2, r6
   316e4:	add	r6, sp, #6912	; 0x1b00
   316e8:	add	r6, r6, #32
   316ec:	add	ip, ip, #8
   316f0:	ldrd	r8, [r6]
   316f4:	add	lr, lr, #8
   316f8:	add	r6, sp, #7296	; 0x1c80
   316fc:	add	r6, r6, #12
   31700:	ldr	ip, [ip]
   31704:	ldr	lr, [lr]
   31708:	orr	r3, r3, r7
   3170c:	ldr	r7, [r6]
   31710:	add	r6, sp, #6912	; 0x1b00
   31714:	lsr	lr, lr, #6
   31718:	add	r6, r6, #40	; 0x28
   3171c:	lsr	ip, ip, #19
   31720:	str	lr, [sp, #1208]	; 0x4b8
   31724:	orr	ip, ip, r7, lsl #13
   31728:	add	lr, sp, #7296	; 0x1c80
   3172c:	str	ip, [r6]
   31730:	add	lr, lr, #12
   31734:	add	r6, sp, #7296	; 0x1c80
   31738:	add	r6, r6, #8
   3173c:	ldr	lr, [lr]
   31740:	adds	r4, r4, r2
   31744:	lsr	ip, r7, #19
   31748:	ldr	r7, [r6]
   3174c:	adc	r5, r5, r3
   31750:	add	r6, sp, #6912	; 0x1b00
   31754:	add	r3, sp, #6912	; 0x1b00
   31758:	add	r6, r6, #52	; 0x34
   3175c:	lsl	lr, lr, #3
   31760:	add	r3, r3, #24
   31764:	orr	lr, lr, r7, lsr #29
   31768:	str	lr, [r6]
   3176c:	ldrd	r2, [r3]
   31770:	add	r6, sp, #7296	; 0x1c80
   31774:	add	r6, r6, #12
   31778:	eor	r3, r3, r9
   3177c:	ldr	r9, [r6]
   31780:	lsl	lr, r7, #3
   31784:	ldr	r7, [sp, #1208]	; 0x4b8
   31788:	eor	r2, r2, r8
   3178c:	orr	r7, r7, r9, lsl #26
   31790:	ldrd	r8, [sp, #16]
   31794:	str	r7, [sp, #1208]	; 0x4b8
   31798:	adds	r8, r8, r0
   3179c:	mov	r6, r8
   317a0:	adc	r9, r9, r1
   317a4:	adds	r8, r4, r0
   317a8:	mov	r7, r9
   317ac:	adc	r9, r5, r1
   317b0:	add	r1, sp, #1200	; 0x4b0
   317b4:	mov	r5, r9
   317b8:	ldrd	r0, [r1]
   317bc:	mov	r4, r8
   317c0:	add	r9, pc, #88	; 0x58
   317c4:	ldrd	r8, [r9]
   317c8:	eor	r1, r1, r3
   317cc:	mov	r3, r1
   317d0:	add	r1, sp, #7296	; 0x1c80
   317d4:	add	r1, r1, #8
   317d8:	eor	r0, r0, r2
   317dc:	ldr	r1, [r1]
   317e0:	mov	r2, r0
   317e4:	add	r0, sp, #6912	; 0x1b00
   317e8:	add	r0, r0, #44	; 0x2c
   317ec:	orr	r1, ip, r1, lsl #13
   317f0:	str	r1, [r0]
   317f4:	add	r1, sp, #7296	; 0x1c80
   317f8:	add	r1, r1, #12
   317fc:	add	r0, sp, #6912	; 0x1b00
   31800:	ldr	r1, [r1]
   31804:	add	r0, r0, #48	; 0x30
   31808:	add	ip, sp, #6912	; 0x1b00
   3180c:	orr	r1, lr, r1, lsr #29
   31810:	b	31828 <__assert_fail@plt+0x2053c>
   31814:	nop			; (mov r0, r0)
   31818:	blgt	fc22f8 <optarg@@GLIBC_2.4+0xf74150>
   3181c:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   31820:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   31824:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   31828:	str	r1, [r0]
   3182c:	add	r1, sp, #7296	; 0x1c80
   31830:	add	r1, r1, #12
   31834:	add	ip, ip, #48	; 0x30
   31838:	ldr	r1, [r1]
   3183c:	ldrd	sl, [ip]
   31840:	lsr	lr, r6, #14
   31844:	lsr	r1, r1, #6
   31848:	str	r1, [sp, #1212]	; 0x4bc
   3184c:	ldrd	r0, [sp, #160]	; 0xa0
   31850:	lsr	ip, r6, #18
   31854:	adds	r0, r0, r2
   31858:	adc	r1, r1, r3
   3185c:	mov	r3, r1
   31860:	add	r1, sp, #6912	; 0x1b00
   31864:	add	r1, r1, #40	; 0x28
   31868:	mov	r2, r0
   3186c:	ldrd	r0, [r1]
   31870:	eor	r0, r0, sl
   31874:	mov	sl, r6
   31878:	add	r6, sp, #7232	; 0x1c40
   3187c:	add	r6, r6, #32
   31880:	eor	r1, r1, fp
   31884:	mov	fp, r7
   31888:	ldrd	r6, [r6]
   3188c:	orr	lr, lr, fp, lsl #18
   31890:	orr	ip, ip, fp, lsl #14
   31894:	adds	r6, r6, r2
   31898:	mov	r2, r6
   3189c:	add	r6, sp, #1200	; 0x4b0
   318a0:	add	r6, r6, #8
   318a4:	adc	r7, r7, r3
   318a8:	mov	r3, r7
   318ac:	ldrd	r6, [r6]
   318b0:	eor	r7, r7, r1
   318b4:	mov	r1, r7
   318b8:	mov	r7, r5
   318bc:	add	r5, sp, #6912	; 0x1b00
   318c0:	add	r5, r5, #56	; 0x38
   318c4:	eor	r6, r6, r0
   318c8:	str	lr, [r5]
   318cc:	add	r5, sp, #6976	; 0x1b40
   318d0:	mov	r0, r6
   318d4:	mov	r6, r4
   318d8:	lsr	r4, r4, #28
   318dc:	str	ip, [r5]
   318e0:	orr	ip, r4, r7, lsl #4
   318e4:	add	r4, sp, #6976	; 0x1b40
   318e8:	add	r4, r4, #16
   318ec:	lsl	lr, r7, #30
   318f0:	str	ip, [r4]
   318f4:	orr	ip, lr, r6, lsr #2
   318f8:	add	lr, sp, #6976	; 0x1b40
   318fc:	add	lr, lr, #28
   31900:	strd	r6, [sp, #16]
   31904:	mov	r6, sl
   31908:	adds	sl, r2, r0
   3190c:	add	r2, sp, #6912	; 0x1b00
   31910:	str	ip, [lr]
   31914:	mov	r7, fp
   31918:	lsr	r4, fp, #14
   3191c:	lsr	lr, fp, #18
   31920:	add	r2, r2, #60	; 0x3c
   31924:	adc	fp, r3, r1
   31928:	add	r3, sp, #7296	; 0x1c80
   3192c:	orr	r5, r4, r6, lsl #18
   31930:	add	r3, r3, #24
   31934:	str	r5, [r2]
   31938:	add	r2, sp, #6976	; 0x1b40
   3193c:	strd	sl, [r3]
   31940:	add	r2, r2, #4
   31944:	ldrd	sl, [sp, #16]
   31948:	orr	lr, lr, r6, lsl #14
   3194c:	str	lr, [r2]
   31950:	add	lr, sp, #6976	; 0x1b40
   31954:	lsl	ip, sl, #30
   31958:	add	r2, sp, #6976	; 0x1b40
   3195c:	add	lr, lr, #24
   31960:	orr	ip, ip, fp, lsr #2
   31964:	lsr	r3, fp, #28
   31968:	add	r2, r2, #20
   3196c:	mov	r4, r6
   31970:	str	ip, [lr]
   31974:	orr	r3, r3, sl, lsl #4
   31978:	add	ip, sp, #6976	; 0x1b40
   3197c:	mov	r5, r7
   31980:	lsl	r1, r7, #23
   31984:	str	r3, [r2]
   31988:	ldrd	r6, [sp, #40]	; 0x28
   3198c:	ldrd	r2, [sp, #24]
   31990:	add	ip, ip, #12
   31994:	lsl	r0, fp, #25
   31998:	orr	r1, r1, r4, lsr #9
   3199c:	str	r1, [ip]
   319a0:	orr	ip, r0, sl, lsr #7
   319a4:	add	r0, sp, #6976	; 0x1b40
   319a8:	eor	r6, r6, r2
   319ac:	eor	r7, r7, r3
   319b0:	add	r0, r0, #36	; 0x24
   319b4:	mov	r2, r6
   319b8:	mov	r3, r7
   319bc:	str	ip, [r0]
   319c0:	mov	fp, r5
   319c4:	lsl	r1, r4, #23
   319c8:	lsl	ip, sl, #25
   319cc:	and	r5, r5, r3
   319d0:	mov	sl, r4
   319d4:	and	r4, r4, r2
   319d8:	mov	r2, r4
   319dc:	mov	r3, r5
   319e0:	ldrd	r4, [sp, #96]	; 0x60
   319e4:	add	r0, sp, #7296	; 0x1c80
   319e8:	add	r0, r0, #24
   319ec:	lsr	lr, r4, #7
   319f0:	str	lr, [sp, #1216]	; 0x4c0
   319f4:	add	lr, sp, #6976	; 0x1b40
   319f8:	add	lr, lr, #8
   319fc:	ldrd	r6, [r0]
   31a00:	orr	r1, r1, fp, lsr #9
   31a04:	str	r1, [lr]
   31a08:	lsr	r0, r4, #1
   31a0c:	lsr	r1, r4, #8
   31a10:	ldrd	r4, [sp, #64]	; 0x40
   31a14:	adds	r6, r6, r8
   31a18:	adc	r7, r7, r9
   31a1c:	adds	r4, r4, r6
   31a20:	adc	r5, r5, r7
   31a24:	strd	sl, [sp, #32]
   31a28:	ldrd	r6, [sp, #8]
   31a2c:	ldrd	sl, [sp, #16]
   31a30:	mov	r8, r4
   31a34:	mov	r9, r5
   31a38:	orr	r6, r6, sl
   31a3c:	orr	r7, r7, fp
   31a40:	mov	r4, r6
   31a44:	mov	r5, r7
   31a48:	ldrd	r6, [sp, #48]	; 0x30
   31a4c:	add	lr, sp, #6976	; 0x1b40
   31a50:	add	lr, lr, #32
   31a54:	and	r6, r6, r4
   31a58:	and	r7, r7, r5
   31a5c:	ldrd	r4, [sp, #96]	; 0x60
   31a60:	orr	ip, ip, fp, lsr #7
   31a64:	str	ip, [lr]
   31a68:	orr	ip, r0, r5, lsl #31
   31a6c:	add	r0, sp, #6976	; 0x1b40
   31a70:	add	r0, r0, #40	; 0x28
   31a74:	str	ip, [r0]
   31a78:	add	ip, sp, #6976	; 0x1b40
   31a7c:	ldrd	sl, [sp, #40]	; 0x28
   31a80:	add	ip, ip, #48	; 0x30
   31a84:	orr	r1, r1, r5, lsl #24
   31a88:	str	r1, [ip]
   31a8c:	ldr	ip, [sp, #1216]	; 0x4c0
   31a90:	eor	sl, sl, r2
   31a94:	adds	sl, r8, sl
   31a98:	orr	ip, ip, r5, lsl #25
   31a9c:	eor	fp, fp, r3
   31aa0:	add	r3, sp, #6912	; 0x1b00
   31aa4:	adc	fp, r9, fp
   31aa8:	str	ip, [sp, #1216]	; 0x4c0
   31aac:	add	r3, r3, #56	; 0x38
   31ab0:	add	ip, sp, #6976	; 0x1b40
   31ab4:	strd	sl, [sp, #64]	; 0x40
   31ab8:	ldrd	r8, [ip]
   31abc:	ldrd	r2, [r3]
   31ac0:	add	ip, sp, #6976	; 0x1b40
   31ac4:	add	ip, ip, #8
   31ac8:	lsr	r0, r5, #1
   31acc:	eor	r2, r2, r8
   31ad0:	eor	r3, r3, r9
   31ad4:	ldrd	r8, [ip]
   31ad8:	orr	ip, r0, r4, lsl #31
   31adc:	add	r0, sp, #6976	; 0x1b40
   31ae0:	add	r0, r0, #44	; 0x2c
   31ae4:	str	ip, [r0]
   31ae8:	add	r0, sp, #6976	; 0x1b40
   31aec:	add	r0, r0, #16
   31af0:	eor	r8, r8, r2
   31af4:	eor	r9, r9, r3
   31af8:	mov	r2, r8
   31afc:	mov	r3, r9
   31b00:	ldrd	r8, [r0]
   31b04:	add	r0, sp, #6976	; 0x1b40
   31b08:	add	r0, r0, #24
   31b0c:	ldrd	sl, [r0]
   31b10:	add	r0, sp, #6976	; 0x1b40
   31b14:	add	r0, r0, #32
   31b18:	eor	r8, r8, sl
   31b1c:	eor	r9, r9, fp
   31b20:	mov	r4, r8
   31b24:	lsr	r1, r5, #8
   31b28:	mov	r5, r9
   31b2c:	ldrd	r8, [r0]
   31b30:	add	r0, sp, #6976	; 0x1b40
   31b34:	add	r0, r0, #52	; 0x34
   31b38:	eor	r8, r8, r4
   31b3c:	eor	r9, r9, r5
   31b40:	mov	r4, r8
   31b44:	mov	r5, r9
   31b48:	ldrd	r8, [sp, #96]	; 0x60
   31b4c:	ldrd	sl, [sp, #8]
   31b50:	add	ip, sp, #7296	; 0x1c80
   31b54:	orr	r1, r1, r8, lsl #24
   31b58:	str	r1, [r0]
   31b5c:	ldrd	r0, [sp, #16]
   31b60:	add	ip, ip, #16
   31b64:	lsr	lr, r9, #7
   31b68:	and	fp, fp, r1
   31b6c:	add	r1, sp, #6976	; 0x1b40
   31b70:	add	r1, r1, #48	; 0x30
   31b74:	and	sl, sl, r0
   31b78:	orr	r6, r6, sl
   31b7c:	orr	r7, r7, fp
   31b80:	ldrd	sl, [r1]
   31b84:	add	r1, sp, #7296	; 0x1c80
   31b88:	add	r1, r1, #20
   31b8c:	ldr	ip, [ip]
   31b90:	ldr	r1, [r1]
   31b94:	add	r0, sp, #6976	; 0x1b40
   31b98:	lsr	ip, ip, #19
   31b9c:	add	r0, r0, #56	; 0x38
   31ba0:	orr	r1, ip, r1, lsl #13
   31ba4:	str	r1, [r0]
   31ba8:	ldrd	r8, [sp, #64]	; 0x40
   31bac:	add	r1, sp, #7296	; 0x1c80
   31bb0:	add	r1, r1, #20
   31bb4:	adds	r8, r8, r2
   31bb8:	str	lr, [sp, #1220]	; 0x4c4
   31bbc:	ldr	r1, [r1]
   31bc0:	add	lr, sp, #7296	; 0x1c80
   31bc4:	adc	r9, r9, r3
   31bc8:	add	lr, lr, #16
   31bcc:	add	r3, sp, #7296	; 0x1c80
   31bd0:	add	r3, r3, #20
   31bd4:	lsr	r0, r1, #19
   31bd8:	ldr	lr, [lr]
   31bdc:	add	r1, sp, #7296	; 0x1c80
   31be0:	ldr	r3, [r3]
   31be4:	add	r1, r1, #16
   31be8:	lsr	lr, lr, #6
   31bec:	ldr	r1, [r1]
   31bf0:	str	lr, [sp, #1224]	; 0x4c8
   31bf4:	lsl	lr, r3, #3
   31bf8:	add	r3, sp, #6976	; 0x1b40
   31bfc:	add	r3, r3, #40	; 0x28
   31c00:	orr	r1, lr, r1, lsr #29
   31c04:	add	lr, sp, #7296	; 0x1c80
   31c08:	ldrd	r2, [r3]
   31c0c:	add	ip, sp, #7040	; 0x1b80
   31c10:	add	lr, lr, #20
   31c14:	add	ip, ip, #4
   31c18:	ldr	lr, [lr]
   31c1c:	str	r1, [ip]
   31c20:	eor	r2, r2, sl
   31c24:	eor	r3, r3, fp
   31c28:	ldr	ip, [sp, #1224]	; 0x4c8
   31c2c:	ldrd	sl, [sp, #56]	; 0x38
   31c30:	adds	r4, r4, r6
   31c34:	orr	ip, ip, lr, lsl #26
   31c38:	adc	r5, r5, r7
   31c3c:	str	ip, [sp, #1224]	; 0x4c8
   31c40:	adds	sl, sl, r8
   31c44:	add	ip, sp, #1216	; 0x4c0
   31c48:	adc	fp, fp, r9
   31c4c:	adds	r6, r4, r8
   31c50:	adc	r7, r5, r9
   31c54:	ldrd	r8, [ip]
   31c58:	add	ip, sp, #7296	; 0x1c80
   31c5c:	add	ip, ip, #16
   31c60:	add	r1, sp, #7296	; 0x1c80
   31c64:	ldr	ip, [ip]
   31c68:	add	r1, r1, #16
   31c6c:	add	r4, sp, #7232	; 0x1c40
   31c70:	orr	ip, r0, ip, lsl #13
   31c74:	ldr	r1, [r1]
   31c78:	add	r0, sp, #6976	; 0x1b40
   31c7c:	add	r0, r0, #60	; 0x3c
   31c80:	lsl	r1, r1, #3
   31c84:	str	ip, [r0]
   31c88:	add	r0, sp, #7040	; 0x1b80
   31c8c:	orr	r1, r1, lr, lsr #29
   31c90:	str	r1, [r0]
   31c94:	lsr	r1, lr, #6
   31c98:	str	r1, [sp, #1228]	; 0x4cc
   31c9c:	add	r4, r4, #40	; 0x28
   31ca0:	ldrd	r0, [sp, #176]	; 0xb0
   31ca4:	ldrd	r4, [r4]
   31ca8:	eor	r8, r8, r2
   31cac:	adds	r0, r0, r8
   31cb0:	eor	r9, r9, r3
   31cb4:	adc	r1, r1, r9
   31cb8:	mov	r2, r0
   31cbc:	adds	r4, r4, r2
   31cc0:	mov	r3, r1
   31cc4:	add	r1, sp, #6976	; 0x1b40
   31cc8:	mov	r2, r4
   31ccc:	add	ip, sp, #7040	; 0x1b80
   31cd0:	add	r1, r1, #56	; 0x38
   31cd4:	add	r4, sp, #1216	; 0x4c0
   31cd8:	add	r4, r4, #8
   31cdc:	ldrd	r8, [ip]
   31ce0:	ldrd	r0, [r1]
   31ce4:	adc	r5, r5, r3
   31ce8:	mov	r3, r5
   31cec:	ldrd	r4, [r4]
   31cf0:	eor	r1, r1, r9
   31cf4:	lsr	lr, sl, #14
   31cf8:	eor	r5, r5, r1
   31cfc:	mov	r1, r5
   31d00:	add	r5, sp, #7040	; 0x1b80
   31d04:	add	r5, r5, #8
   31d08:	orr	lr, lr, fp, lsl #18
   31d0c:	str	lr, [r5]
   31d10:	eor	r0, r0, r8
   31d14:	add	r5, sp, #7040	; 0x1b80
   31d18:	lsr	ip, sl, #18
   31d1c:	eor	r4, r4, r0
   31d20:	add	r5, r5, #16
   31d24:	mov	r0, r4
   31d28:	orr	ip, ip, fp, lsl #14
   31d2c:	lsr	r4, r6, #28
   31d30:	str	ip, [r5]
   31d34:	orr	ip, r4, r7, lsl #4
   31d38:	add	r4, sp, #7040	; 0x1b80
   31d3c:	add	r4, r4, #32
   31d40:	adds	r8, r2, r0
   31d44:	lsl	lr, r7, #30
   31d48:	add	r2, sp, #7040	; 0x1b80
   31d4c:	str	ip, [r4]
   31d50:	add	r2, r2, #12
   31d54:	orr	ip, lr, r6, lsr #2
   31d58:	lsr	r4, fp, #14
   31d5c:	add	lr, sp, #7040	; 0x1b80
   31d60:	orr	r5, r4, sl, lsl #18
   31d64:	add	lr, lr, #44	; 0x2c
   31d68:	str	r5, [r2]
   31d6c:	add	r2, sp, #7040	; 0x1b80
   31d70:	str	ip, [lr]
   31d74:	add	r2, r2, #20
   31d78:	lsr	lr, fp, #18
   31d7c:	orr	lr, lr, sl, lsl #14
   31d80:	str	lr, [r2]
   31d84:	add	lr, sp, #7040	; 0x1b80
   31d88:	lsl	ip, r6, #30
   31d8c:	add	lr, lr, #40	; 0x28
   31d90:	orr	ip, ip, r7, lsr #2
   31d94:	str	ip, [lr]
   31d98:	add	ip, sp, #7040	; 0x1b80
   31d9c:	adc	r9, r3, r1
   31da0:	add	ip, ip, #28
   31da4:	lsl	r1, fp, #23
   31da8:	lsl	r0, r7, #25
   31dac:	orr	r1, r1, sl, lsr #9
   31db0:	str	r1, [ip]
   31db4:	orr	ip, r0, r6, lsr #7
   31db8:	add	r0, sp, #7040	; 0x1b80
   31dbc:	add	r0, r0, #52	; 0x34
   31dc0:	str	ip, [r0]
   31dc4:	add	r0, sp, #7168	; 0x1c00
   31dc8:	add	r3, sp, #7296	; 0x1c80
   31dcc:	add	r0, r0, #48	; 0x30
   31dd0:	add	r3, r3, #32
   31dd4:	ldr	lr, [r0]
   31dd8:	add	r2, sp, #7040	; 0x1b80
   31ddc:	strd	r8, [r3]
   31de0:	add	r2, r2, #36	; 0x24
   31de4:	lsr	r3, r7, #28
   31de8:	orr	r3, r3, r6, lsl #4
   31dec:	ldrd	r4, [sp, #32]
   31df0:	lsr	r0, lr, #1
   31df4:	str	r3, [r2]
   31df8:	add	lr, sp, #7168	; 0x1c00
   31dfc:	ldrd	r2, [sp, #24]
   31e00:	add	lr, lr, #48	; 0x30
   31e04:	lsl	r1, sl, #23
   31e08:	ldr	lr, [lr]
   31e0c:	eor	r2, r2, r4
   31e10:	eor	r3, r3, r5
   31e14:	mov	r4, r8
   31e18:	mov	r5, r9
   31e1c:	add	r9, pc, #916	; 0x394
   31e20:	ldrd	r8, [r9]
   31e24:	lsr	lr, lr, #7
   31e28:	str	lr, [sp, #1232]	; 0x4d0
   31e2c:	adds	r8, r8, r4
   31e30:	adc	r9, r9, r5
   31e34:	add	lr, sp, #7040	; 0x1b80
   31e38:	mov	r5, fp
   31e3c:	add	lr, lr, #24
   31e40:	orr	r1, r1, r5, lsr #9
   31e44:	str	r1, [lr]
   31e48:	add	lr, sp, #7040	; 0x1b80
   31e4c:	lsl	ip, r6, #25
   31e50:	add	lr, lr, #48	; 0x30
   31e54:	mov	r4, sl
   31e58:	orr	ip, ip, r7, lsr #7
   31e5c:	and	sl, sl, r2
   31e60:	and	fp, fp, r3
   31e64:	mov	r2, sl
   31e68:	mov	r3, fp
   31e6c:	mov	sl, r4
   31e70:	mov	fp, r5
   31e74:	mov	r4, r6
   31e78:	mov	r5, r7
   31e7c:	str	ip, [lr]
   31e80:	ldrd	r6, [sp, #40]	; 0x28
   31e84:	add	ip, sp, #7168	; 0x1c00
   31e88:	add	ip, ip, #52	; 0x34
   31e8c:	adds	r6, r6, r8
   31e90:	ldr	ip, [ip]
   31e94:	adc	r7, r7, r9
   31e98:	mov	r8, r6
   31e9c:	mov	r9, r7
   31ea0:	ldrd	r6, [sp, #16]
   31ea4:	orr	ip, r0, ip, lsl #31
   31ea8:	add	r0, sp, #7040	; 0x1b80
   31eac:	add	r0, r0, #56	; 0x38
   31eb0:	orr	r6, r6, r4
   31eb4:	orr	r7, r7, r5
   31eb8:	strd	r4, [sp, #40]	; 0x28
   31ebc:	ldrd	r4, [sp, #24]
   31ec0:	str	ip, [r0]
   31ec4:	add	r1, sp, #7168	; 0x1c00
   31ec8:	add	r0, sp, #7168	; 0x1c00
   31ecc:	add	r0, r0, #52	; 0x34
   31ed0:	add	r1, r1, #48	; 0x30
   31ed4:	eor	r4, r4, r2
   31ed8:	eor	r5, r5, r3
   31edc:	mov	r2, r4
   31ee0:	mov	r3, r5
   31ee4:	ldr	r1, [r1]
   31ee8:	ldrd	r4, [sp, #8]
   31eec:	ldr	ip, [r0]
   31ef0:	add	lr, sp, #7168	; 0x1c00
   31ef4:	lsr	r1, r1, #8
   31ef8:	lsr	r0, ip, #1
   31efc:	add	ip, sp, #7168	; 0x1c00
   31f00:	add	ip, ip, #52	; 0x34
   31f04:	add	lr, lr, #52	; 0x34
   31f08:	ldr	ip, [ip]
   31f0c:	ldr	lr, [lr]
   31f10:	adds	r8, r8, r2
   31f14:	orr	r1, r1, ip, lsl #24
   31f18:	add	ip, sp, #7104	; 0x1bc0
   31f1c:	adc	r9, r9, r3
   31f20:	str	r1, [ip]
   31f24:	ldr	ip, [sp, #1232]	; 0x4d0
   31f28:	add	r3, sp, #7040	; 0x1b80
   31f2c:	orr	ip, ip, lr, lsl #25
   31f30:	str	ip, [sp, #1232]	; 0x4d0
   31f34:	add	ip, sp, #7040	; 0x1b80
   31f38:	add	ip, ip, #16
   31f3c:	add	r3, r3, #8
   31f40:	and	r4, r4, r6
   31f44:	and	r5, r5, r7
   31f48:	ldrd	r2, [r3]
   31f4c:	mov	r6, r4
   31f50:	mov	r7, r5
   31f54:	ldrd	r4, [ip]
   31f58:	add	ip, sp, #7040	; 0x1b80
   31f5c:	add	ip, ip, #24
   31f60:	eor	r2, r2, r4
   31f64:	eor	r3, r3, r5
   31f68:	ldrd	r4, [ip]
   31f6c:	add	r1, sp, #7168	; 0x1c00
   31f70:	add	r1, r1, #52	; 0x34
   31f74:	eor	r5, r5, r3
   31f78:	add	r3, sp, #7168	; 0x1c00
   31f7c:	add	r3, r3, #48	; 0x30
   31f80:	eor	r4, r4, r2
   31f84:	ldr	r3, [r3]
   31f88:	add	r2, sp, #7040	; 0x1b80
   31f8c:	add	r2, r2, #60	; 0x3c
   31f90:	orr	r3, r0, r3, lsl #31
   31f94:	str	r3, [r2]
   31f98:	add	r0, sp, #7040	; 0x1b80
   31f9c:	add	r3, sp, #7040	; 0x1b80
   31fa0:	add	r0, r0, #40	; 0x28
   31fa4:	add	r3, r3, #32
   31fa8:	strd	r4, [sp, #56]	; 0x38
   31fac:	ldrd	r2, [r3]
   31fb0:	ldrd	r4, [r0]
   31fb4:	ldr	r1, [r1]
   31fb8:	eor	r3, r3, r5
   31fbc:	mov	r5, r3
   31fc0:	add	r3, sp, #7040	; 0x1b80
   31fc4:	add	r3, r3, #48	; 0x30
   31fc8:	eor	r2, r2, r4
   31fcc:	mov	r4, r2
   31fd0:	ldrd	r2, [r3]
   31fd4:	lsr	r1, r1, #8
   31fd8:	eor	r3, r3, r5
   31fdc:	mov	r5, r3
   31fe0:	add	r3, sp, #7168	; 0x1c00
   31fe4:	add	r3, r3, #48	; 0x30
   31fe8:	eor	r2, r2, r4
   31fec:	ldr	r3, [r3]
   31ff0:	mov	r4, r2
   31ff4:	add	r2, sp, #7104	; 0x1bc0
   31ff8:	add	r2, r2, #4
   31ffc:	orr	r3, r1, r3, lsl #24
   32000:	str	r3, [r2]
   32004:	ldrd	r0, [sp, #16]
   32008:	ldrd	r2, [sp, #40]	; 0x28
   3200c:	and	r1, r1, r3
   32010:	add	r3, sp, #7296	; 0x1c80
   32014:	add	r3, r3, #24
   32018:	and	r0, r0, r2
   3201c:	ldr	r3, [r3]
   32020:	orr	r6, r6, r0
   32024:	orr	r7, r7, r1
   32028:	lsr	ip, r3, #19
   3202c:	lsr	r3, lr, #7
   32030:	str	r3, [sp, #1236]	; 0x4d4
   32034:	add	r3, sp, #7296	; 0x1c80
   32038:	add	r3, r3, #24
   3203c:	ldrd	r0, [sp, #56]	; 0x38
   32040:	ldr	r3, [r3]
   32044:	adds	r0, r0, r8
   32048:	adc	r1, r1, r9
   3204c:	lsr	r3, r3, #6
   32050:	str	r3, [sp, #1240]	; 0x4d8
   32054:	mov	r3, r1
   32058:	add	r1, sp, #7296	; 0x1c80
   3205c:	add	r1, r1, #28
   32060:	adds	r6, r6, r4
   32064:	ldr	r1, [r1]
   32068:	adc	r7, r7, r5
   3206c:	mov	r2, r0
   32070:	lsl	r8, r1, #3
   32074:	add	r1, sp, #7040	; 0x1b80
   32078:	add	r1, r1, #56	; 0x38
   3207c:	ldrd	r4, [r1]
   32080:	add	r1, sp, #7104	; 0x1bc0
   32084:	ldrd	r0, [r1]
   32088:	eor	r5, r5, r1
   3208c:	add	r1, sp, #7296	; 0x1c80
   32090:	add	r1, r1, #28
   32094:	eor	r4, r4, r0
   32098:	ldr	r1, [r1]
   3209c:	add	r0, sp, #7104	; 0x1bc0
   320a0:	add	r0, r0, #8
   320a4:	orr	r1, ip, r1, lsl #13
   320a8:	str	r1, [r0]
   320ac:	add	r1, sp, #7296	; 0x1c80
   320b0:	add	r1, r1, #28
   320b4:	add	r0, sp, #7104	; 0x1bc0
   320b8:	ldr	r1, [r1]
   320bc:	add	r0, r0, #20
   320c0:	lsr	lr, r1, #19
   320c4:	add	r1, sp, #7296	; 0x1c80
   320c8:	add	r1, r1, #24
   320cc:	ldr	r1, [r1]
   320d0:	orr	r1, r8, r1, lsr #29
   320d4:	str	r1, [r0]
   320d8:	add	r1, sp, #7296	; 0x1c80
   320dc:	add	r1, r1, #24
   320e0:	add	r0, sp, #7296	; 0x1c80
   320e4:	ldr	r1, [r1]
   320e8:	add	r0, r0, #28
   320ec:	ldr	r9, [r0]
   320f0:	lsl	ip, r1, #3
   320f4:	ldr	r1, [sp, #1240]	; 0x4d8
   320f8:	orr	r1, r1, r9, lsl #26
   320fc:	ldrd	r8, [sp, #48]	; 0x30
   32100:	str	r1, [sp, #1240]	; 0x4d8
   32104:	adds	r8, r8, r2
   32108:	adc	r9, r9, r3
   3210c:	adds	r2, r2, r6
   32110:	add	r6, sp, #1232	; 0x4d0
   32114:	mov	r0, r8
   32118:	mov	r1, r9
   3211c:	ldrd	r8, [r6]
   32120:	add	r6, sp, #7296	; 0x1c80
   32124:	add	r6, r6, #24
   32128:	adc	r3, r3, r7
   3212c:	ldr	r7, [r6]
   32130:	add	r6, sp, #7104	; 0x1bc0
   32134:	add	r6, r6, #12
   32138:	orr	lr, lr, r7, lsl #13
   3213c:	str	lr, [r6]
   32140:	add	lr, sp, #7296	; 0x1c80
   32144:	add	lr, lr, #28
   32148:	ldrd	r6, [sp, #96]	; 0x60
   3214c:	ldr	lr, [lr]
   32150:	eor	r8, r8, r4
   32154:	adds	r6, r6, r8
   32158:	orr	ip, ip, lr, lsr #29
   3215c:	add	lr, sp, #7104	; 0x1bc0
   32160:	add	lr, lr, #16
   32164:	str	ip, [lr]
   32168:	add	ip, sp, #7296	; 0x1c80
   3216c:	add	ip, ip, #28
   32170:	eor	r9, r9, r5
   32174:	ldr	ip, [ip]
   32178:	adc	r7, r7, r9
   3217c:	mov	r4, r6
   32180:	lsr	ip, ip, #6
   32184:	str	ip, [sp, #1244]	; 0x4dc
   32188:	add	ip, sp, #7104	; 0x1bc0
   3218c:	add	ip, ip, #8
   32190:	ldrd	r8, [lr]
   32194:	mov	r5, r7
   32198:	ldrd	r6, [ip]
   3219c:	lsr	ip, r2, #28
   321a0:	str	ip, [sp, #48]	; 0x30
   321a4:	eor	r6, r6, r8
   321a8:	add	r8, sp, #7232	; 0x1c40
   321ac:	add	r8, r8, #48	; 0x30
   321b0:	eor	r7, r7, r9
   321b4:	b	321c8 <__assert_fail@plt+0x20edc>
   321b8:	bcc	ff5f0d70 <optarg@@GLIBC_2.4+0xff5a2bc8>
   321bc:	svcpl	0x00cb6fab
   321c0:	bmi	1208224 <optarg@@GLIBC_2.4+0x11ba07c>
   321c4:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   321c8:	ldrd	r8, [r8]
   321cc:	lsl	ip, r3, #30
   321d0:	str	ip, [sp, #56]	; 0x38
   321d4:	adds	r8, r8, r4
   321d8:	add	r4, sp, #1232	; 0x4d0
   321dc:	adc	r9, r9, r5
   321e0:	add	r4, r4, #8
   321e4:	strd	r8, [sp]
   321e8:	ldrd	r8, [r4]
   321ec:	add	r4, sp, #7104	; 0x1bc0
   321f0:	add	r4, r4, #48	; 0x30
   321f4:	eor	r9, r9, r7
   321f8:	ldr	r7, [sp, #48]	; 0x30
   321fc:	eor	r8, r8, r6
   32200:	orr	r7, r7, r3, lsl #4
   32204:	str	r7, [r4]
   32208:	ldr	r6, [sp, #56]	; 0x38
   3220c:	add	r4, sp, #7104	; 0x1bc0
   32210:	add	r4, r4, #60	; 0x3c
   32214:	orr	r6, r6, r2, lsr #2
   32218:	str	r6, [r4]
   3221c:	add	r4, sp, #7104	; 0x1bc0
   32220:	lsr	lr, r0, #14
   32224:	add	r4, r4, #24
   32228:	orr	lr, lr, r1, lsl #18
   3222c:	str	lr, [r4]
   32230:	add	r4, sp, #7104	; 0x1bc0
   32234:	lsr	ip, r0, #18
   32238:	add	r4, r4, #32
   3223c:	orr	ip, ip, r1, lsl #14
   32240:	str	ip, [r4]
   32244:	ldrd	r4, [sp]
   32248:	strd	sl, [sp, #48]	; 0x30
   3224c:	lsr	r7, r3, #28
   32250:	adds	r4, r4, r8
   32254:	adc	r5, r5, r9
   32258:	mov	r8, r4
   3225c:	mov	r9, r5
   32260:	lsl	r6, r2, #30
   32264:	strd	r8, [sp, #56]	; 0x38
   32268:	ldrd	r8, [sp, #32]
   3226c:	orr	r7, r7, r2, lsl #4
   32270:	lsr	lr, r1, #14
   32274:	eor	fp, fp, r9
   32278:	add	r9, sp, #7104	; 0x1bc0
   3227c:	add	r9, r9, #52	; 0x34
   32280:	str	r7, [r9]
   32284:	orr	r9, r6, r3, lsr #2
   32288:	add	r6, sp, #7104	; 0x1bc0
   3228c:	add	r6, r6, #56	; 0x38
   32290:	str	r9, [r6]
   32294:	add	r6, sp, #7104	; 0x1bc0
   32298:	add	r6, r6, #28
   3229c:	orr	lr, lr, r0, lsl #18
   322a0:	str	lr, [r6]
   322a4:	add	lr, sp, #7104	; 0x1bc0
   322a8:	lsr	ip, r1, #18
   322ac:	add	lr, lr, #36	; 0x24
   322b0:	eor	sl, sl, r8
   322b4:	orr	ip, ip, r0, lsl #14
   322b8:	lsl	r8, r3, #25
   322bc:	str	ip, [lr]
   322c0:	orr	ip, r8, r2, lsr #7
   322c4:	add	lr, sp, #7168	; 0x1c00
   322c8:	ldrd	r8, [sp, #32]
   322cc:	mov	r4, sl
   322d0:	add	lr, lr, #4
   322d4:	add	r6, sp, #7104	; 0x1bc0
   322d8:	and	r4, r4, r0
   322dc:	lsl	r7, r1, #23
   322e0:	add	r6, r6, #44	; 0x2c
   322e4:	str	ip, [lr]
   322e8:	eor	r8, r8, r4
   322ec:	orr	lr, r7, r0, lsr #9
   322f0:	lsl	ip, r2, #25
   322f4:	add	r4, sp, #7168	; 0x1c00
   322f8:	str	lr, [r6]
   322fc:	orr	ip, ip, r3, lsr #7
   32300:	lsl	lr, r0, #23
   32304:	str	ip, [r4]
   32308:	orr	ip, lr, r1, lsr #9
   3230c:	add	lr, sp, #7104	; 0x1bc0
   32310:	add	lr, lr, #40	; 0x28
   32314:	str	ip, [lr]
   32318:	add	ip, sp, #7104	; 0x1bc0
   3231c:	mov	r5, fp
   32320:	add	ip, ip, #24
   32324:	and	r5, r5, r1
   32328:	eor	r9, r9, r5
   3232c:	ldrd	r4, [ip]
   32330:	add	ip, sp, #7104	; 0x1bc0
   32334:	add	ip, ip, #32
   32338:	ldrd	sl, [sp, #40]	; 0x28
   3233c:	strd	r8, [sp, #40]	; 0x28
   32340:	ldrd	r8, [ip]
   32344:	orr	r6, sl, r2
   32348:	orr	r7, fp, r3
   3234c:	eor	r4, r4, r8
   32350:	eor	r5, r5, r9
   32354:	mov	r8, r4
   32358:	mov	r9, r5
   3235c:	ldrd	r4, [sp, #16]
   32360:	add	ip, sp, #7104	; 0x1bc0
   32364:	add	ip, ip, #48	; 0x30
   32368:	and	r4, r4, r6
   3236c:	and	r5, r5, r7
   32370:	mov	r6, r4
   32374:	mov	r7, r5
   32378:	ldrd	r4, [lr]
   3237c:	add	lr, sp, #1264	; 0x4f0
   32380:	eor	r4, r4, r8
   32384:	eor	r5, r5, r9
   32388:	strd	r4, [sp, #64]	; 0x40
   3238c:	mov	r4, sl
   32390:	mov	r5, fp
   32394:	and	r4, r4, r2
   32398:	and	r5, r5, r3
   3239c:	orr	r8, r6, r4
   323a0:	orr	r9, r7, r5
   323a4:	ldrd	r4, [ip]
   323a8:	add	ip, sp, #7104	; 0x1bc0
   323ac:	add	ip, ip, #56	; 0x38
   323b0:	ldrd	r6, [ip]
   323b4:	add	ip, sp, #7168	; 0x1c00
   323b8:	eor	r4, r4, r6
   323bc:	eor	r5, r5, r7
   323c0:	ldrd	r6, [ip]
   323c4:	add	ip, sp, #7168	; 0x1c00
   323c8:	add	ip, ip, #8
   323cc:	eor	r6, r6, r4
   323d0:	eor	r7, r7, r5
   323d4:	mov	r4, r6
   323d8:	adds	r6, r8, r4
   323dc:	mov	r5, r7
   323e0:	adc	r7, r9, r5
   323e4:	mov	r4, r6
   323e8:	mov	r5, r7
   323ec:	ldrd	r6, [ip]
   323f0:	ldr	ip, [sp, #1260]	; 0x4ec
   323f4:	adds	r6, r6, r4
   323f8:	adc	r7, r7, r5
   323fc:	ldrd	r4, [lr]
   32400:	strd	r6, [sp, #72]	; 0x48
   32404:	add	ip, ip, #128	; 0x80
   32408:	adds	r6, sl, r4
   3240c:	adc	r7, fp, r5
   32410:	ldrd	sl, [sp, #48]	; 0x30
   32414:	strd	r6, [lr]
   32418:	add	lr, sp, #7168	; 0x1c00
   3241c:	add	lr, lr, #24
   32420:	ldrd	r4, [lr]
   32424:	ldrd	r6, [sp, #16]
   32428:	str	ip, [sp, #1260]	; 0x4ec
   3242c:	adds	sl, sl, r4
   32430:	adc	fp, fp, r5
   32434:	strd	sl, [lr]
   32438:	add	lr, sp, #1264	; 0x4f0
   3243c:	add	lr, lr, #8
   32440:	ldrd	r4, [lr]
   32444:	adds	r6, r6, r4
   32448:	adc	r7, r7, r5
   3244c:	strd	r6, [lr]
   32450:	add	lr, sp, #7168	; 0x1c00
   32454:	add	lr, lr, #32
   32458:	ldrd	r6, [sp, #32]
   3245c:	ldrd	r4, [lr]
   32460:	adds	r6, r6, r4
   32464:	adc	r7, r7, r5
   32468:	strd	r6, [lr]
   3246c:	add	lr, sp, #7168	; 0x1c00
   32470:	add	lr, lr, #16
   32474:	ldrd	r4, [lr]
   32478:	adds	r4, r4, r0
   3247c:	adc	r5, r5, r1
   32480:	add	r1, sp, #1248	; 0x4e0
   32484:	strd	r4, [lr]
   32488:	ldrd	r0, [r1]
   3248c:	add	lr, sp, #7296	; 0x1c80
   32490:	add	lr, lr, #40	; 0x28
   32494:	adds	r0, r0, r2
   32498:	adc	r1, r1, r3
   3249c:	add	r3, sp, #1248	; 0x4e0
   324a0:	ldrd	r8, [sp, #64]	; 0x40
   324a4:	strd	r0, [r3]
   324a8:	sub	r3, pc, #752	; 0x2f0
   324ac:	ldrd	r2, [r3]
   324b0:	ldrd	r0, [sp, #56]	; 0x38
   324b4:	strd	r0, [lr]
   324b8:	adds	r0, r0, r2
   324bc:	adc	r1, r1, r3
   324c0:	mov	r2, r0
   324c4:	mov	r3, r1
   324c8:	ldrd	r0, [sp, #24]
   324cc:	adds	r0, r0, r2
   324d0:	adc	r1, r1, r3
   324d4:	mov	r2, r0
   324d8:	mov	r3, r1
   324dc:	ldrd	r0, [sp, #40]	; 0x28
   324e0:	adds	r0, r0, r2
   324e4:	adc	r1, r1, r3
   324e8:	adds	r8, r8, r0
   324ec:	adc	r9, r9, r1
   324f0:	add	r1, sp, #1280	; 0x500
   324f4:	ldrd	r2, [sp, #8]
   324f8:	ldrd	r0, [r1]
   324fc:	adds	r2, r2, r8
   32500:	adc	r3, r3, r9
   32504:	adds	r0, r0, r2
   32508:	adc	r1, r1, r3
   3250c:	mov	r2, r0
   32510:	mov	r3, r1
   32514:	ldrd	r0, [sp, #72]	; 0x48
   32518:	adds	r0, r0, r8
   3251c:	adc	r1, r1, r9
   32520:	mov	r9, r1
   32524:	add	r1, sp, #7168	; 0x1c00
   32528:	mov	r8, r0
   3252c:	add	r1, r1, #8
   32530:	strd	r8, [r1]
   32534:	add	r1, sp, #7168	; 0x1c00
   32538:	add	r1, r1, #40	; 0x28
   3253c:	add	r0, sp, #1280	; 0x500
   32540:	ldr	r1, [r1]
   32544:	strd	r2, [r0]
   32548:	cmp	r1, ip
   3254c:	add	r1, sp, #7168	; 0x1c00
   32550:	add	r1, r1, #44	; 0x2c
   32554:	strd	r8, [sp, #8]
   32558:	ldr	r1, [r1]
   3255c:	add	r0, sp, #1264	; 0x4f0
   32560:	add	r0, r0, #8
   32564:	strd	r8, [r1]
   32568:	mov	r8, r2
   3256c:	mov	r9, r3
   32570:	add	r3, sp, #1248	; 0x4e0
   32574:	strd	r8, [r1, #32]
   32578:	ldrd	r8, [r3]
   3257c:	add	r3, sp, #1264	; 0x4f0
   32580:	strd	sl, [r1, #48]	; 0x30
   32584:	strd	r8, [r1, #8]
   32588:	ldrd	r2, [r3]
   3258c:	mov	r8, r4
   32590:	mov	r9, r5
   32594:	ldrd	r4, [r0]
   32598:	strd	r8, [r1, #40]	; 0x28
   3259c:	strd	r2, [r1, #16]
   325a0:	strd	r4, [r1, #24]
   325a4:	strd	r6, [r1, #56]	; 0x38
   325a8:	add	r1, sp, #1280	; 0x500
   325ac:	strd	r8, [sp, #48]	; 0x30
   325b0:	ldrd	r0, [r1]
   325b4:	strd	r2, [sp, #64]	; 0x40
   325b8:	mov	r8, r6
   325bc:	strd	r0, [sp, #24]
   325c0:	add	r1, sp, #1248	; 0x4e0
   325c4:	mov	r9, r7
   325c8:	ldrd	r0, [r1]
   325cc:	strd	r0, [sp, #40]	; 0x28
   325d0:	strd	sl, [sp, #32]
   325d4:	strd	r4, [sp, #16]
   325d8:	bhi	20250 <__assert_fail@plt+0xef64>
   325dc:	add	sp, sp, #7296	; 0x1c80
   325e0:	add	sp, sp, #52	; 0x34
   325e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   325e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   325ec:	mov	r4, r0
   325f0:	ldr	ip, [r0, #80]	; 0x50
   325f4:	ldrd	r0, [r0, #64]	; 0x40
   325f8:	cmp	ip, #111	; 0x6f
   325fc:	mov	r3, #0
   32600:	movhi	r5, #336	; 0x150
   32604:	movls	r5, #208	; 0xd0
   32608:	movhi	lr, #328	; 0x148
   3260c:	movls	lr, #200	; 0xc8
   32610:	movhi	sl, #256	; 0x100
   32614:	movls	sl, #128	; 0x80
   32618:	movhi	fp, #240	; 0xf0
   3261c:	movls	fp, #112	; 0x70
   32620:	adds	r0, r0, ip
   32624:	adc	r1, r1, r3
   32628:	cmp	r3, r1
   3262c:	cmpeq	ip, r0
   32630:	sub	sp, sp, #20
   32634:	strd	r0, [r4, #64]	; 0x40
   32638:	ldrd	r6, [r4, #72]	; 0x48
   3263c:	bls	3264c <__assert_fail@plt+0x21360>
   32640:	adds	r6, r6, #1
   32644:	adc	r7, r7, #0
   32648:	strd	r6, [r4, #72]	; 0x48
   3264c:	lsl	r3, r7, #3
   32650:	lsr	r8, r1, #29
   32654:	orr	r3, r3, r6, lsr #29
   32658:	lsl	r2, r6, #3
   3265c:	mov	r9, #0
   32660:	orr	r2, r2, r8
   32664:	orr	r3, r3, r9
   32668:	add	r6, sp, #8
   3266c:	rev	r2, r2
   32670:	rev	r3, r3
   32674:	str	r2, [sp, #12]
   32678:	str	r3, [sp, #8]
   3267c:	ldm	r6!, {r0, r1}
   32680:	add	r3, r4, lr
   32684:	mov	r6, sp
   32688:	str	r0, [r4, lr]
   3268c:	str	r1, [r3, #4]
   32690:	ldr	r3, [r4, #68]	; 0x44
   32694:	ldr	r2, [r4, #64]	; 0x40
   32698:	add	lr, r4, r5
   3269c:	lsl	r3, r3, #3
   326a0:	orr	r3, r3, r2, lsr #29
   326a4:	lsl	r2, r2, #3
   326a8:	rev	r3, r3
   326ac:	rev	r2, r2
   326b0:	str	r2, [sp, #4]
   326b4:	str	r3, [sp]
   326b8:	ldm	r6!, {r0, r1}
   326bc:	add	r6, r4, #88	; 0x58
   326c0:	sub	r2, fp, ip
   326c4:	str	r0, [r4, r5]
   326c8:	str	r1, [lr, #4]
   326cc:	add	r0, r6, ip
   326d0:	ldr	r1, [pc, #24]	; 326f0 <__assert_fail@plt+0x21404>
   326d4:	bl	11058 <memcpy@plt>
   326d8:	mov	r2, r4
   326dc:	mov	r1, sl
   326e0:	mov	r0, r6
   326e4:	add	sp, sp, #20
   326e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   326ec:	b	20138 <__assert_fail@plt+0xee4c>
   326f0:	andeq	sp, r3, ip, asr #16
   326f4:	push	{r4, r5, r6, lr}
   326f8:	mov	r5, r1
   326fc:	mov	r4, r0
   32700:	bl	325e8 <__assert_fail@plt+0x212fc>
   32704:	mov	r1, r5
   32708:	mov	r0, r4
   3270c:	pop	{r4, r5, r6, lr}
   32710:	b	20088 <__assert_fail@plt+0xed9c>
   32714:	push	{r4, r5, r6, lr}
   32718:	mov	r5, r1
   3271c:	mov	r4, r0
   32720:	bl	325e8 <__assert_fail@plt+0x212fc>
   32724:	mov	r1, r5
   32728:	mov	r0, r4
   3272c:	pop	{r4, r5, r6, lr}
   32730:	b	200e0 <__assert_fail@plt+0xedf4>
   32734:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32738:	mov	r6, r2
   3273c:	ldr	r4, [r2, #80]	; 0x50
   32740:	mov	sl, r0
   32744:	cmp	r4, #0
   32748:	mov	r8, r1
   3274c:	bne	32814 <__assert_fail@plt+0x21528>
   32750:	cmp	r8, #127	; 0x7f
   32754:	bls	32804 <__assert_fail@plt+0x21518>
   32758:	tst	sl, #7
   3275c:	beq	327e8 <__assert_fail@plt+0x214fc>
   32760:	cmp	r8, #128	; 0x80
   32764:	add	r9, r6, #88	; 0x58
   32768:	beq	327c0 <__assert_fail@plt+0x214d4>
   3276c:	mov	r5, r8
   32770:	mov	r4, sl
   32774:	mov	r7, #128	; 0x80
   32778:	mov	r1, r4
   3277c:	mov	r2, r7
   32780:	mov	r0, r9
   32784:	bl	11058 <memcpy@plt>
   32788:	sub	r5, r5, #128	; 0x80
   3278c:	mov	r2, r6
   32790:	mov	r1, r7
   32794:	bl	20138 <__assert_fail@plt+0xee4c>
   32798:	cmp	r5, #128	; 0x80
   3279c:	add	r4, r4, #128	; 0x80
   327a0:	bhi	32778 <__assert_fail@plt+0x2148c>
   327a4:	sub	r3, r8, #129	; 0x81
   327a8:	bic	r2, r3, #127	; 0x7f
   327ac:	mov	r3, r2
   327b0:	sub	r8, r8, #128	; 0x80
   327b4:	add	r2, r2, #128	; 0x80
   327b8:	sub	r8, r8, r3
   327bc:	add	sl, sl, r2
   327c0:	ldr	r4, [r6, #80]	; 0x50
   327c4:	mov	r1, sl
   327c8:	add	r0, r9, r4
   327cc:	mov	r2, r8
   327d0:	add	r4, r4, r8
   327d4:	bl	11058 <memcpy@plt>
   327d8:	cmp	r4, #127	; 0x7f
   327dc:	bhi	32854 <__assert_fail@plt+0x21568>
   327e0:	str	r4, [r6, #80]	; 0x50
   327e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   327e8:	bic	r4, r8, #127	; 0x7f
   327ec:	mov	r0, sl
   327f0:	mov	r1, r4
   327f4:	mov	r2, r6
   327f8:	bl	20138 <__assert_fail@plt+0xee4c>
   327fc:	and	r8, r8, #127	; 0x7f
   32800:	add	sl, sl, r4
   32804:	cmp	r8, #0
   32808:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3280c:	add	r9, r6, #88	; 0x58
   32810:	b	327c0 <__assert_fail@plt+0x214d4>
   32814:	rsb	r5, r4, #256	; 0x100
   32818:	cmp	r5, r1
   3281c:	movcs	r5, r1
   32820:	add	r7, r2, #88	; 0x58
   32824:	mov	r1, sl
   32828:	mov	r2, r5
   3282c:	add	r0, r7, r4
   32830:	bl	11058 <memcpy@plt>
   32834:	ldr	r1, [r6, #80]	; 0x50
   32838:	add	r1, r5, r1
   3283c:	cmp	r1, #128	; 0x80
   32840:	str	r1, [r6, #80]	; 0x50
   32844:	bhi	32880 <__assert_fail@plt+0x21594>
   32848:	add	sl, sl, r5
   3284c:	sub	r8, r8, r5
   32850:	b	32750 <__assert_fail@plt+0x21464>
   32854:	sub	r4, r4, #128	; 0x80
   32858:	mov	r2, r6
   3285c:	mov	r1, #128	; 0x80
   32860:	mov	r0, r9
   32864:	bl	20138 <__assert_fail@plt+0xee4c>
   32868:	mov	r0, r9
   3286c:	mov	r2, r4
   32870:	add	r1, r6, #216	; 0xd8
   32874:	bl	11058 <memcpy@plt>
   32878:	str	r4, [r6, #80]	; 0x50
   3287c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32880:	mov	r2, r6
   32884:	mov	r0, r7
   32888:	bic	r1, r1, #127	; 0x7f
   3288c:	bl	20138 <__assert_fail@plt+0xee4c>
   32890:	ldr	r2, [r6, #80]	; 0x50
   32894:	add	r1, r4, r5
   32898:	and	r2, r2, #127	; 0x7f
   3289c:	bic	r1, r1, #127	; 0x7f
   328a0:	add	r1, r7, r1
   328a4:	mov	r0, r7
   328a8:	str	r2, [r6, #80]	; 0x50
   328ac:	bl	11058 <memcpy@plt>
   328b0:	b	32848 <__assert_fail@plt+0x2155c>
   328b4:	push	{r4, r5, r6, r8, r9, lr}
   328b8:	sub	sp, sp, #344	; 0x158
   328bc:	add	r5, pc, #156	; 0x9c
   328c0:	ldrd	r4, [r5]
   328c4:	mov	r6, r2
   328c8:	add	r3, pc, #152	; 0x98
   328cc:	ldrd	r2, [r3]
   328d0:	strd	r4, [sp]
   328d4:	add	r5, pc, #148	; 0x94
   328d8:	ldrd	r4, [r5]
   328dc:	strd	r2, [sp, #24]
   328e0:	add	r3, pc, #144	; 0x90
   328e4:	ldrd	r2, [r3]
   328e8:	strd	r4, [sp, #16]
   328ec:	add	r5, pc, #140	; 0x8c
   328f0:	ldrd	r4, [r5]
   328f4:	strd	r2, [sp, #40]	; 0x28
   328f8:	add	r3, pc, #136	; 0x88
   328fc:	ldrd	r2, [r3]
   32900:	strd	r4, [sp, #32]
   32904:	add	r5, pc, #132	; 0x84
   32908:	ldrd	r4, [r5]
   3290c:	add	r9, pc, #132	; 0x84
   32910:	ldrd	r8, [r9]
   32914:	strd	r2, [sp, #56]	; 0x38
   32918:	strd	r4, [sp, #48]	; 0x30
   3291c:	mov	r4, #0
   32920:	mov	r5, #0
   32924:	mov	r3, #0
   32928:	mov	r2, sp
   3292c:	str	r3, [sp, #80]	; 0x50
   32930:	strd	r8, [sp, #8]
   32934:	strd	r4, [sp, #72]	; 0x48
   32938:	strd	r4, [sp, #64]	; 0x40
   3293c:	bl	32734 <__assert_fail@plt+0x21448>
   32940:	mov	r0, sp
   32944:	bl	325e8 <__assert_fail@plt+0x212fc>
   32948:	mov	r1, r6
   3294c:	mov	r0, sp
   32950:	bl	20088 <__assert_fail@plt+0xed9c>
   32954:	add	sp, sp, #344	; 0x158
   32958:	pop	{r4, r5, r6, r8, r9, pc}
   3295c:	nop			; (mov r0, r0)
   32960:	vtbl.8	d12, {d12-d13}, d8
   32964:	bvs	2ac308 <optarg@@GLIBC_2.4+0x25e160>
   32968:	svcpl	0x001d36f1
   3296c:	strbge	pc, [pc, #-1338]	; 3243a <__assert_fail@plt+0x2114e>	; <UNPREDICTABLE>
   32970:	vcmla.f32	d15, d4, d27[0], #90
   32974:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   32978:	blcs	fcd9fc <optarg@@GLIBC_2.4+0xf7f854>
   3297c:	blls	18cbb4 <optarg@@GLIBC_2.4+0x13ea0c>
   32980:	sfmge	f0, 3, [r6, #836]!	; 0x344
   32984:	tstpl	lr, pc, ror r2
   32988:	cmnne	lr, #1073741854	; 0x4000001e
   3298c:	blpl	ff865df8 <optarg@@GLIBC_2.4+0xff817c50>
   32990:	blx	10a1f46 <optarg@@GLIBC_2.4+0x1053d9e>
   32994:	svcne	0x0083d9ab
   32998:	strbhi	sl, [sl], #1851	; 0x73b
   3299c:	bllt	1a1e3b8 <optarg@@GLIBC_2.4+0x19d0210>
   329a0:	push	{r4, r5, r6, r8, r9, lr}
   329a4:	sub	sp, sp, #344	; 0x158
   329a8:	add	r5, pc, #152	; 0x98
   329ac:	ldrd	r4, [r5]
   329b0:	mov	r6, r2
   329b4:	add	r3, pc, #148	; 0x94
   329b8:	ldrd	r2, [r3]
   329bc:	strd	r4, [sp]
   329c0:	add	r5, pc, #144	; 0x90
   329c4:	ldrd	r4, [r5]
   329c8:	strd	r2, [sp, #24]
   329cc:	add	r3, pc, #140	; 0x8c
   329d0:	ldrd	r2, [r3]
   329d4:	strd	r4, [sp, #16]
   329d8:	add	r5, pc, #136	; 0x88
   329dc:	ldrd	r4, [r5]
   329e0:	strd	r2, [sp, #40]	; 0x28
   329e4:	add	r3, pc, #132	; 0x84
   329e8:	ldrd	r2, [r3]
   329ec:	strd	r4, [sp, #32]
   329f0:	add	r5, pc, #128	; 0x80
   329f4:	ldrd	r4, [r5]
   329f8:	add	r9, pc, #128	; 0x80
   329fc:	ldrd	r8, [r9]
   32a00:	strd	r2, [sp, #56]	; 0x38
   32a04:	strd	r4, [sp, #48]	; 0x30
   32a08:	mov	r4, #0
   32a0c:	mov	r5, #0
   32a10:	mov	r3, #0
   32a14:	mov	r2, sp
   32a18:	str	r3, [sp, #80]	; 0x50
   32a1c:	strd	r8, [sp, #8]
   32a20:	strd	r4, [sp, #72]	; 0x48
   32a24:	strd	r4, [sp, #64]	; 0x40
   32a28:	bl	32734 <__assert_fail@plt+0x21448>
   32a2c:	mov	r0, sp
   32a30:	bl	325e8 <__assert_fail@plt+0x212fc>
   32a34:	mov	r1, r6
   32a38:	mov	r0, sp
   32a3c:	bl	200e0 <__assert_fail@plt+0xedf4>
   32a40:	add	sp, sp, #344	; 0x158
   32a44:	pop	{r4, r5, r6, r8, r9, pc}
   32a48:	ldrdgt	r9, [r5, -r8]
   32a4c:	blgt	fef19fc8 <optarg@@GLIBC_2.4+0xfeecbe20>
   32a50:			; <UNDEFINED> instruction: 0xf70e5939
   32a54:	strne	lr, [pc, #-3288]!	; 31d84 <__assert_fail@plt+0x20a98>
   32a58:	rsbscc	sp, r0, r7, lsl sp
   32a5c:	cmpls	r9, sl, asr r1
   32a60:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   32a64:			; <UNDEFINED> instruction: 0x8eb44a87
   32a68:			; <UNDEFINED> instruction: 0xffc00b31
   32a6c:	ldrvs	r2, [r3, -r7, ror #12]!
   32a70:	cdplt	15, 15, cr4, cr10, cr4, {5}
   32a74:			; <UNDEFINED> instruction: 0x47b5481d
   32a78:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   32a7c:	blle	33e2b8 <optarg@@GLIBC_2.4+0x2f0110>
   32a80:	ldrbtcc	sp, [ip], -r7, lsl #10
   32a84:	addsvs	r2, sl, #688128	; 0xa8000
   32a88:	push	{r4, r5, r6, r7, r8, r9, lr}
   32a8c:	mov	r5, r0
   32a90:	sub	sp, sp, #180	; 0xb4
   32a94:	ldr	r0, [pc, #200]	; 32b64 <__assert_fail@plt+0x21878>
   32a98:	mov	r8, r1
   32a9c:	bl	39620 <__assert_fail@plt+0x28334>
   32aa0:	subs	r6, r0, #0
   32aa4:	moveq	r0, #1
   32aa8:	beq	32b20 <__assert_fail@plt+0x21834>
   32aac:	add	r0, sp, #4
   32ab0:	bl	32b68 <__assert_fail@plt+0x2187c>
   32ab4:	mov	r7, #1
   32ab8:	mov	r9, #32768	; 0x8000
   32abc:	mov	r4, #0
   32ac0:	b	32ad8 <__assert_fail@plt+0x217ec>
   32ac4:	cmp	r0, #0
   32ac8:	ldr	r3, [r5]
   32acc:	beq	32b0c <__assert_fail@plt+0x21820>
   32ad0:	tst	r3, #16
   32ad4:	bne	32b28 <__assert_fail@plt+0x2183c>
   32ad8:	rsb	r2, r4, #32768	; 0x8000
   32adc:	add	r0, r6, r4
   32ae0:	mov	r3, r5
   32ae4:	mov	r1, r7
   32ae8:	bl	112b0 <fread_unlocked@plt>
   32aec:	add	r4, r4, r0
   32af0:	cmp	r4, #32768	; 0x8000
   32af4:	bne	32ac4 <__assert_fail@plt+0x217d8>
   32af8:	add	r2, sp, #4
   32afc:	mov	r1, r9
   32b00:	mov	r0, r6
   32b04:	bl	32c0c <__assert_fail@plt+0x21920>
   32b08:	b	32abc <__assert_fail@plt+0x217d0>
   32b0c:	tst	r3, #32
   32b10:	beq	32b28 <__assert_fail@plt+0x2183c>
   32b14:	mov	r0, r6
   32b18:	bl	35760 <__assert_fail@plt+0x24474>
   32b1c:	mov	r0, #1
   32b20:	add	sp, sp, #180	; 0xb4
   32b24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32b28:	cmp	r4, #0
   32b2c:	bne	32b50 <__assert_fail@plt+0x21864>
   32b30:	mov	r1, r8
   32b34:	add	r0, sp, #4
   32b38:	bl	35320 <__assert_fail@plt+0x24034>
   32b3c:	mov	r0, r6
   32b40:	bl	35760 <__assert_fail@plt+0x24474>
   32b44:	mov	r0, #0
   32b48:	add	sp, sp, #180	; 0xb4
   32b4c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32b50:	mov	r1, r4
   32b54:	add	r2, sp, #4
   32b58:	mov	r0, r6
   32b5c:	bl	35340 <__assert_fail@plt+0x24054>
   32b60:	b	32b30 <__assert_fail@plt+0x21844>
   32b64:	andeq	r8, r0, r8, asr #32
   32b68:	ldr	r2, [pc, #80]	; 32bc0 <__assert_fail@plt+0x218d4>
   32b6c:	ldr	r3, [pc, #80]	; 32bc4 <__assert_fail@plt+0x218d8>
   32b70:	push	{r4, r5, lr}
   32b74:	ldr	ip, [pc, #76]	; 32bc8 <__assert_fail@plt+0x218dc>
   32b78:	ldr	r5, [pc, #76]	; 32bcc <__assert_fail@plt+0x218e0>
   32b7c:	ldr	r4, [pc, #76]	; 32bd0 <__assert_fail@plt+0x218e4>
   32b80:	ldr	lr, [pc, #76]	; 32bd4 <__assert_fail@plt+0x218e8>
   32b84:	ldr	r1, [pc, #76]	; 32bd8 <__assert_fail@plt+0x218ec>
   32b88:	str	r2, [r0]
   32b8c:	ldr	r2, [pc, #72]	; 32bdc <__assert_fail@plt+0x218f0>
   32b90:	str	r3, [r0, #4]
   32b94:	mov	r3, #0
   32b98:	str	r5, [r0, #8]
   32b9c:	str	r4, [r0, #12]
   32ba0:	str	lr, [r0, #16]
   32ba4:	str	ip, [r0, #20]
   32ba8:	str	r1, [r0, #24]
   32bac:	str	r2, [r0, #28]
   32bb0:	str	r3, [r0, #36]	; 0x24
   32bb4:	str	r3, [r0, #32]
   32bb8:	str	r3, [r0, #40]	; 0x28
   32bbc:	pop	{r4, r5, pc}
   32bc0:	orrvc	r1, r0, #116391936	; 0x6f00000
   32bc4:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   32bc8:	ldrtne	r3, [r1], -sl, lsr #17
   32bcc:			; <UNDEFINED> instruction: 0x172442d7
   32bd0:	ble	fe2b43d8 <optarg@@GLIBC_2.4+0xfe266230>
   32bd4:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   32bd8:	orr	lr, sp, #1232	; 0x4d0
   32bdc:	rscslt	r0, fp, lr, asr #28
   32be0:	push	{lr}		; (str lr, [sp, #-4]!)
   32be4:	sub	r2, r0, #4
   32be8:	add	lr, r0, #28
   32bec:	mov	ip, r1
   32bf0:	ldr	r3, [r2, #4]!
   32bf4:	rev	r3, r3
   32bf8:	cmp	r2, lr
   32bfc:	str	r3, [ip], #4
   32c00:	bne	32bf0 <__assert_fail@plt+0x21904>
   32c04:	mov	r0, r1
   32c08:	pop	{pc}		; (ldr pc, [sp], #4)
   32c0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32c10:	sub	sp, sp, #180	; 0xb4
   32c14:	ldr	r3, [r2, #32]
   32c18:	mov	lr, r2
   32c1c:	str	r2, [sp, #108]	; 0x6c
   32c20:	ldr	r2, [r2, #36]	; 0x24
   32c24:	add	r3, r1, r3
   32c28:	cmp	r1, r3
   32c2c:	addhi	r2, r2, #1
   32c30:	bic	ip, r1, #3
   32c34:	mov	r1, lr
   32c38:	str	r3, [lr, #32]
   32c3c:	add	ip, r0, ip
   32c40:	add	r3, r1, #8
   32c44:	cmp	r0, ip
   32c48:	str	r2, [lr, #36]	; 0x24
   32c4c:	str	ip, [sp, #104]	; 0x68
   32c50:	ldm	lr, {r6, lr}
   32c54:	ldm	r3, {r3, r4, r9, fp}
   32c58:	ldr	r7, [r1, #24]
   32c5c:	ldr	r2, [r1, #28]
   32c60:	bcs	35260 <__assert_fail@plt+0x23f74>
   32c64:	str	r0, [sp, #68]	; 0x44
   32c68:	str	r9, [sp, #88]	; 0x58
   32c6c:	str	r4, [sp, #84]	; 0x54
   32c70:	str	r6, [sp, #72]	; 0x48
   32c74:	mov	r5, r6
   32c78:	mov	r8, r4
   32c7c:	mov	r1, r3
   32c80:	mov	r4, r9
   32c84:	mov	sl, lr
   32c88:	mov	r0, fp
   32c8c:	mov	r6, r7
   32c90:	mov	r9, r2
   32c94:	str	r2, [sp, #100]	; 0x64
   32c98:	str	r7, [sp, #96]	; 0x60
   32c9c:	str	fp, [sp, #92]	; 0x5c
   32ca0:	str	r3, [sp, #80]	; 0x50
   32ca4:	str	lr, [sp, #76]	; 0x4c
   32ca8:	ldr	r3, [sp, #68]	; 0x44
   32cac:	add	ip, sp, #112	; 0x70
   32cb0:	sub	r2, r3, #4
   32cb4:	add	lr, r3, #60	; 0x3c
   32cb8:	ldr	r3, [r2, #4]!
   32cbc:	rev	r3, r3
   32cc0:	cmp	lr, r2
   32cc4:	str	r3, [ip], #4
   32cc8:	bne	32cb8 <__assert_fail@plt+0x219cc>
   32ccc:	ldr	r2, [pc, #4088]	; 33ccc <__assert_fail@plt+0x229e0>
   32cd0:	ror	lr, r5, #20
   32cd4:	add	r2, r4, r2
   32cd8:	add	ip, r2, lr
   32cdc:	ldr	r7, [sp, #128]	; 0x80
   32ce0:	ldr	r2, [sp, #112]	; 0x70
   32ce4:	eor	r3, r4, r0
   32ce8:	eor	fp, r2, r7
   32cec:	add	r9, r2, r9
   32cf0:	eor	r7, r5, sl
   32cf4:	eor	r3, r3, r6
   32cf8:	ror	r2, ip, #25
   32cfc:	eor	r7, r7, r1
   32d00:	add	ip, r3, r9
   32d04:	add	r8, fp, r8
   32d08:	add	ip, r2, ip
   32d0c:	add	r8, r7, r8
   32d10:	eor	lr, lr, r2
   32d14:	add	lr, lr, r8
   32d18:	ror	r3, ip, #15
   32d1c:	ldr	r2, [pc, #4012]	; 33cd0 <__assert_fail@plt+0x229e4>
   32d20:	ror	r8, lr, #20
   32d24:	eor	r3, r3, ip, ror #23
   32d28:	eor	ip, ip, r3
   32d2c:	ldr	r9, [sp, #116]	; 0x74
   32d30:	ldr	fp, [sp, #132]	; 0x84
   32d34:	ror	r0, r0, #13
   32d38:	add	r2, r8, r2
   32d3c:	eor	r3, r0, r4
   32d40:	ror	sl, sl, #23
   32d44:	add	r2, r2, ip
   32d48:	eor	r7, sl, r5
   32d4c:	add	r6, r9, r6
   32d50:	eor	r3, r3, ip
   32d54:	eor	r9, r9, fp
   32d58:	ror	r2, r2, #25
   32d5c:	eor	r7, r7, lr
   32d60:	add	r9, r9, r1
   32d64:	add	r1, r3, r6
   32d68:	add	r9, r7, r9
   32d6c:	add	r1, r2, r1
   32d70:	eor	r8, r8, r2
   32d74:	add	r8, r8, r9
   32d78:	ror	r2, r1, #15
   32d7c:	ldr	r3, [pc, #3920]	; 33cd4 <__assert_fail@plt+0x229e8>
   32d80:	ror	fp, r8, #20
   32d84:	eor	r2, r2, r1, ror #23
   32d88:	eor	r1, r1, r2
   32d8c:	ldr	r6, [sp, #120]	; 0x78
   32d90:	ror	r4, r4, #13
   32d94:	add	r3, fp, r3
   32d98:	ldr	r7, [sp, #136]	; 0x88
   32d9c:	eor	r2, ip, r4
   32da0:	ror	r5, r5, #23
   32da4:	add	r3, r3, r1
   32da8:	add	r0, r0, r6
   32dac:	eor	r7, r6, r7
   32db0:	eor	r9, r2, r1
   32db4:	eor	r6, lr, r5
   32db8:	eor	r6, r6, r8
   32dbc:	ror	r3, r3, #25
   32dc0:	add	r2, r9, r0
   32dc4:	add	sl, r7, sl
   32dc8:	add	sl, r6, sl
   32dcc:	eor	r7, fp, r3
   32dd0:	add	r2, r3, r2
   32dd4:	add	r7, r7, sl
   32dd8:	ror	r3, r2, #15
   32ddc:	ldr	r6, [pc, #3828]	; 33cd8 <__assert_fail@plt+0x229ec>
   32de0:	ror	sl, r7, #20
   32de4:	eor	r3, r3, r2, ror #23
   32de8:	eor	r2, r2, r3
   32dec:	ldr	r0, [sp, #124]	; 0x7c
   32df0:	ldr	r9, [sp, #140]	; 0x8c
   32df4:	ror	ip, ip, #13
   32df8:	add	r6, sl, r6
   32dfc:	eor	r3, r1, ip
   32e00:	ror	lr, lr, #23
   32e04:	add	r6, r6, r2
   32e08:	add	r4, r4, r0
   32e0c:	eor	r3, r3, r2
   32e10:	eor	r0, r0, r9
   32e14:	eor	r9, r8, lr
   32e18:	eor	r9, r9, r7
   32e1c:	ror	r6, r6, #25
   32e20:	add	r5, r0, r5
   32e24:	add	r3, r3, r4
   32e28:	add	r3, r6, r3
   32e2c:	add	r5, r9, r5
   32e30:	eor	r0, sl, r6
   32e34:	add	r0, r0, r5
   32e38:	ror	r4, r3, #15
   32e3c:	ldr	r5, [pc, #3736]	; 33cdc <__assert_fail@plt+0x229f0>
   32e40:	ror	r6, r0, #20
   32e44:	eor	r4, r4, r3, ror #23
   32e48:	eor	r3, r3, r4
   32e4c:	ldr	r9, [sp, #128]	; 0x80
   32e50:	ror	r1, r1, #13
   32e54:	add	r5, r6, r5
   32e58:	ldr	sl, [sp, #144]	; 0x90
   32e5c:	eor	r4, r2, r1
   32e60:	ror	r8, r8, #23
   32e64:	add	r5, r5, r3
   32e68:	add	ip, r9, ip
   32e6c:	eor	sl, r9, sl
   32e70:	eor	r4, r4, r3
   32e74:	eor	r9, r7, r8
   32e78:	ror	r5, r5, #25
   32e7c:	eor	r9, r9, r0
   32e80:	add	r4, r4, ip
   32e84:	add	lr, sl, lr
   32e88:	add	r4, r5, r4
   32e8c:	add	lr, r9, lr
   32e90:	eor	r6, r6, r5
   32e94:	add	r6, r6, lr
   32e98:	ror	ip, r4, #15
   32e9c:	ldr	r9, [pc, #3644]	; 33ce0 <__assert_fail@plt+0x229f4>
   32ea0:	ror	r5, r6, #20
   32ea4:	eor	ip, ip, r4, ror #23
   32ea8:	eor	r4, r4, ip
   32eac:	ldr	lr, [sp, #132]	; 0x84
   32eb0:	ldr	sl, [sp, #148]	; 0x94
   32eb4:	ror	r2, r2, #13
   32eb8:	add	r9, r5, r9
   32ebc:	eor	ip, r3, r2
   32ec0:	ror	r7, r7, #23
   32ec4:	add	r9, r9, r4
   32ec8:	eor	fp, lr, sl
   32ecc:	eor	ip, ip, r4
   32ed0:	eor	sl, r0, r7
   32ed4:	add	r1, lr, r1
   32ed8:	ror	r9, r9, #25
   32edc:	eor	sl, sl, r6
   32ee0:	add	r1, ip, r1
   32ee4:	add	r8, fp, r8
   32ee8:	add	r1, r9, r1
   32eec:	add	r8, sl, r8
   32ef0:	eor	r5, r5, r9
   32ef4:	add	r5, r5, r8
   32ef8:	ror	lr, r1, #15
   32efc:	ldr	r8, [pc, #3552]	; 33ce4 <__assert_fail@plt+0x229f8>
   32f00:	ror	ip, r5, #20
   32f04:	eor	lr, lr, r1, ror #23
   32f08:	eor	lr, lr, r1
   32f0c:	ldr	r9, [sp, #136]	; 0x88
   32f10:	ror	r3, r3, #13
   32f14:	add	r8, ip, r8
   32f18:	ldr	sl, [sp, #152]	; 0x98
   32f1c:	eor	r1, r4, r3
   32f20:	ror	r0, r0, #23
   32f24:	add	r8, r8, lr
   32f28:	add	r2, r9, r2
   32f2c:	eor	sl, r9, sl
   32f30:	eor	r1, r1, lr
   32f34:	eor	r9, r6, r0
   32f38:	ror	r8, r8, #25
   32f3c:	eor	r9, r9, r5
   32f40:	add	r1, r1, r2
   32f44:	add	r7, sl, r7
   32f48:	add	r1, r8, r1
   32f4c:	add	r7, r9, r7
   32f50:	eor	ip, ip, r8
   32f54:	add	ip, ip, r7
   32f58:	ldr	r8, [pc, #3464]	; 33ce8 <__assert_fail@plt+0x229fc>
   32f5c:	ror	r7, r1, #15
   32f60:	ror	r2, ip, #20
   32f64:	eor	r7, r7, r1, ror #23
   32f68:	eor	r1, r1, r7
   32f6c:	ldr	r9, [sp, #140]	; 0x8c
   32f70:	ror	r4, r4, #13
   32f74:	add	r8, r2, r8
   32f78:	ldr	sl, [sp, #156]	; 0x9c
   32f7c:	eor	r7, lr, r4
   32f80:	ror	r6, r6, #23
   32f84:	add	r8, r8, r1
   32f88:	eor	r7, r7, r1
   32f8c:	eor	sl, r9, sl
   32f90:	add	r3, r9, r3
   32f94:	eor	r9, r5, r6
   32f98:	ror	r8, r8, #25
   32f9c:	eor	r9, r9, ip
   32fa0:	add	r3, r7, r3
   32fa4:	add	r0, sl, r0
   32fa8:	add	r3, r8, r3
   32fac:	add	r0, r9, r0
   32fb0:	eor	r2, r2, r8
   32fb4:	add	r2, r2, r0
   32fb8:	ror	r7, r3, #15
   32fbc:	ldr	r9, [pc, #3368]	; 33cec <__assert_fail@plt+0x22a00>
   32fc0:	ror	r0, r2, #20
   32fc4:	eor	r7, r7, r3, ror #23
   32fc8:	eor	r3, r3, r7
   32fcc:	ldr	r8, [sp, #144]	; 0x90
   32fd0:	ldr	sl, [sp, #160]	; 0xa0
   32fd4:	ror	lr, lr, #13
   32fd8:	add	r9, r0, r9
   32fdc:	eor	r7, r1, lr
   32fe0:	ror	r5, r5, #23
   32fe4:	add	r9, r9, r3
   32fe8:	eor	fp, r8, sl
   32fec:	eor	r7, r7, r3
   32ff0:	eor	sl, ip, r5
   32ff4:	add	r4, r8, r4
   32ff8:	add	r4, r7, r4
   32ffc:	ror	r9, r9, #25
   33000:	eor	sl, sl, r2
   33004:	add	r6, fp, r6
   33008:	add	r8, r9, r4
   3300c:	add	r6, sl, r6
   33010:	eor	r0, r0, r9
   33014:	add	r0, r0, r6
   33018:	ldr	r9, [pc, #3280]	; 33cf0 <__assert_fail@plt+0x22a04>
   3301c:	ror	r6, r8, #15
   33020:	ror	r4, r0, #20
   33024:	eor	r6, r6, r8, ror #23
   33028:	eor	r8, r8, r6
   3302c:	ldr	r7, [sp, #148]	; 0x94
   33030:	ldr	sl, [sp, #164]	; 0xa4
   33034:	ror	r1, r1, #13
   33038:	add	r9, r4, r9
   3303c:	eor	r6, r3, r1
   33040:	ror	ip, ip, #23
   33044:	add	r9, r9, r8
   33048:	eor	fp, r7, sl
   3304c:	eor	r6, r6, r8
   33050:	eor	sl, r2, ip
   33054:	add	lr, r7, lr
   33058:	ror	r9, r9, #25
   3305c:	eor	sl, sl, r0
   33060:	add	lr, r6, lr
   33064:	add	r5, fp, r5
   33068:	add	lr, r9, lr
   3306c:	add	r5, sl, r5
   33070:	eor	r4, r4, r9
   33074:	add	r4, r4, r5
   33078:	ror	r7, lr, #15
   3307c:	ldr	r5, [pc, #3184]	; 33cf4 <__assert_fail@plt+0x22a08>
   33080:	ror	r6, r4, #20
   33084:	eor	r7, r7, lr, ror #23
   33088:	eor	r7, r7, lr
   3308c:	ldr	r9, [sp, #152]	; 0x98
   33090:	ror	r3, r3, #13
   33094:	add	r5, r6, r5
   33098:	eor	lr, r8, r3
   3309c:	add	r5, r5, r7
   330a0:	add	r1, r9, r1
   330a4:	eor	lr, lr, r7
   330a8:	ldr	sl, [sp, #168]	; 0xa8
   330ac:	ror	r5, r5, #25
   330b0:	ror	r2, r2, #23
   330b4:	add	lr, lr, r1
   330b8:	add	lr, r5, lr
   330bc:	eor	sl, r9, sl
   330c0:	eor	r9, r0, r2
   330c4:	eor	r9, r9, r4
   330c8:	add	ip, sl, ip
   330cc:	add	ip, r9, ip
   330d0:	eor	r6, r6, r5
   330d4:	ror	r1, lr, #15
   330d8:	add	r6, r6, ip
   330dc:	eor	r1, r1, lr, ror #23
   330e0:	eor	lr, lr, r1
   330e4:	ldr	r9, [sp, #156]	; 0x9c
   330e8:	ror	r8, r8, #13
   330ec:	ldr	r1, [pc, #3076]	; 33cf8 <__assert_fail@plt+0x22a0c>
   330f0:	ror	ip, r6, #20
   330f4:	eor	r5, r7, r8
   330f8:	add	sl, r9, r3
   330fc:	add	r1, ip, r1
   33100:	eor	r3, r5, lr
   33104:	mov	r5, r9
   33108:	ldr	r9, [sp, #172]	; 0xac
   3310c:	ror	r0, r0, #23
   33110:	add	r1, r1, lr
   33114:	eor	r9, r5, r9
   33118:	eor	r5, r4, r0
   3311c:	add	r2, r9, r2
   33120:	add	r3, r3, sl
   33124:	eor	r9, r5, r6
   33128:	ror	r1, r1, #25
   3312c:	add	r3, r1, r3
   33130:	add	r5, r9, r2
   33134:	eor	r1, r1, ip
   33138:	ldr	r2, [sp, #112]	; 0x70
   3313c:	ldr	ip, [sp, #140]	; 0x8c
   33140:	add	r5, r1, r5
   33144:	eor	sl, r2, ip
   33148:	ldr	r2, [sp, #164]	; 0xa4
   3314c:	ldr	r1, [sp, #124]	; 0x7c
   33150:	ror	fp, r3, #15
   33154:	eor	sl, sl, r2, ror #17
   33158:	ldr	r2, [sp, #152]	; 0x98
   3315c:	ldr	ip, [pc, #2968]	; 33cfc <__assert_fail@plt+0x22a10>
   33160:	eor	r2, r2, r1, ror #25
   33164:	eor	r1, r2, sl
   33168:	eor	r2, r1, sl, ror #17
   3316c:	ror	r9, r5, #20
   33170:	eor	fp, fp, r3, ror #23
   33174:	eor	r2, r2, sl, ror #9
   33178:	eor	r3, r3, fp
   3317c:	ror	r7, r7, #13
   33180:	mov	sl, r2
   33184:	add	ip, r9, ip
   33188:	ldr	r2, [sp, #160]	; 0xa0
   3318c:	eor	r1, lr, r7
   33190:	add	ip, ip, r3
   33194:	add	r2, r2, r8
   33198:	eor	r1, r1, r3
   3319c:	add	r1, r1, r2
   331a0:	ror	ip, ip, #25
   331a4:	add	r1, ip, r1
   331a8:	ldr	fp, [sp, #160]	; 0xa0
   331ac:	str	sl, [sp, #8]
   331b0:	eor	ip, ip, r9
   331b4:	ldr	r2, [sp, #116]	; 0x74
   331b8:	ldr	r9, [sp, #144]	; 0x90
   331bc:	eor	sl, fp, sl
   331c0:	eor	r9, r2, r9
   331c4:	ldr	r2, [sp, #168]	; 0xa8
   331c8:	ldr	fp, [sp, #128]	; 0x80
   331cc:	ror	r4, r4, #23
   331d0:	eor	r9, r9, r2, ror #17
   331d4:	eor	r8, r6, r4
   331d8:	ldr	r2, [sp, #156]	; 0x9c
   331dc:	eor	r8, r8, r5
   331e0:	add	r0, sl, r0
   331e4:	add	r0, r8, r0
   331e8:	eor	r2, r2, fp, ror #25
   331ec:	add	ip, ip, r0
   331f0:	eor	r2, r2, r9
   331f4:	ror	sl, r1, #15
   331f8:	eor	r2, r2, r9, ror #17
   331fc:	ldr	r0, [pc, #2812]	; 33d00 <__assert_fail@plt+0x22a14>
   33200:	ror	r8, ip, #20
   33204:	eor	sl, sl, r1, ror #23
   33208:	eor	r2, r2, r9, ror #9
   3320c:	eor	r1, r1, sl
   33210:	mov	r9, r2
   33214:	ldr	fp, [sp, #164]	; 0xa4
   33218:	ror	lr, lr, #13
   3321c:	add	r0, r8, r0
   33220:	ldr	r2, [sp, #164]	; 0xa4
   33224:	eor	sl, r3, lr
   33228:	ror	r6, r6, #23
   3322c:	add	r0, r0, r1
   33230:	eor	sl, sl, r1
   33234:	str	r9, [sp, #12]
   33238:	add	r2, r2, r7
   3323c:	eor	r9, fp, r9
   33240:	eor	r7, r5, r6
   33244:	eor	r7, r7, ip
   33248:	ldr	fp, [sp, #120]	; 0x78
   3324c:	add	r2, sl, r2
   33250:	ror	r0, r0, #25
   33254:	add	r4, r9, r4
   33258:	ldr	r9, [sp, #148]	; 0x94
   3325c:	add	r2, r0, r2
   33260:	add	r4, r7, r4
   33264:	eor	r0, r0, r8
   33268:	add	r0, r0, r4
   3326c:	eor	sl, fp, r9
   33270:	ldr	r4, [sp, #172]	; 0xac
   33274:	ldr	r9, [sp, #132]	; 0x84
   33278:	ldr	fp, [sp, #160]	; 0xa0
   3327c:	eor	sl, sl, r4, ror #17
   33280:	eor	r8, fp, r9, ror #25
   33284:	ror	r7, r2, #15
   33288:	ldr	r4, [pc, #2676]	; 33d04 <__assert_fail@plt+0x22a18>
   3328c:	ror	r9, r0, #20
   33290:	eor	r7, r7, r2, ror #23
   33294:	eor	r8, r8, sl
   33298:	eor	r2, r2, r7
   3329c:	add	r4, r9, r4
   332a0:	eor	r8, r8, sl, ror #17
   332a4:	add	fp, r4, r2
   332a8:	eor	r4, r8, sl, ror #9
   332ac:	mov	sl, r4
   332b0:	ldr	r8, [sp, #168]	; 0xa8
   332b4:	ldr	r4, [sp, #168]	; 0xa8
   332b8:	ror	r3, r3, #13
   332bc:	eor	r7, r1, r3
   332c0:	ror	r5, r5, #23
   332c4:	add	lr, r4, lr
   332c8:	str	sl, [sp, #16]
   332cc:	eor	r4, r7, r2
   332d0:	eor	sl, r8, sl
   332d4:	eor	r8, ip, r5
   332d8:	eor	r8, r8, r0
   332dc:	add	r4, r4, lr
   332e0:	add	r6, sl, r6
   332e4:	ror	lr, fp, #25
   332e8:	add	r4, lr, r4
   332ec:	add	r6, r8, r6
   332f0:	ldr	fp, [sp, #124]	; 0x7c
   332f4:	ldr	r8, [sp, #8]
   332f8:	eor	lr, lr, r9
   332fc:	ldr	r9, [sp, #152]	; 0x98
   33300:	add	lr, lr, r6
   33304:	eor	sl, fp, r9
   33308:	eor	sl, sl, r8, ror #17
   3330c:	ldr	r8, [sp, #136]	; 0x88
   33310:	ldr	fp, [sp, #164]	; 0xa4
   33314:	ror	r6, r4, #15
   33318:	eor	r9, fp, r8, ror #25
   3331c:	eor	r9, r9, sl
   33320:	ldr	r7, [pc, #2528]	; 33d08 <__assert_fail@plt+0x22a1c>
   33324:	ror	fp, lr, #20
   33328:	eor	r9, r9, sl, ror #17
   3332c:	eor	r6, r6, r4, ror #23
   33330:	eor	r4, r4, r6
   33334:	add	r7, fp, r7
   33338:	eor	r6, r9, sl, ror #9
   3333c:	ldr	r9, [sp, #172]	; 0xac
   33340:	ror	ip, ip, #23
   33344:	add	r7, r7, r4
   33348:	ror	r1, r1, #13
   3334c:	add	r3, r9, r3
   33350:	str	r6, [sp, #20]
   33354:	eor	r9, r9, r6
   33358:	eor	r6, r0, ip
   3335c:	eor	r8, r2, r1
   33360:	eor	r6, r6, lr
   33364:	ror	r7, r7, #25
   33368:	add	r5, r9, r5
   3336c:	eor	r8, r8, r4
   33370:	add	r5, r6, r5
   33374:	eor	r6, fp, r7
   33378:	add	r6, r6, r5
   3337c:	ldr	fp, [sp, #156]	; 0x9c
   33380:	add	r3, r8, r3
   33384:	ldr	r5, [sp, #128]	; 0x80
   33388:	add	r3, r7, r3
   3338c:	ldr	r8, [sp, #140]	; 0x8c
   33390:	ldr	r7, [sp, #12]
   33394:	eor	r5, r5, fp
   33398:	ldr	fp, [sp, #168]	; 0xa8
   3339c:	eor	r5, r5, r7, ror #17
   333a0:	eor	r7, fp, r8, ror #25
   333a4:	ror	r9, r3, #15
   333a8:	eor	r7, r7, r5
   333ac:	ldr	r8, [pc, #2480]	; 33d64 <__assert_fail@plt+0x22a78>
   333b0:	ror	sl, r6, #20
   333b4:	eor	r9, r9, r3, ror #23
   333b8:	eor	r7, r7, r5, ror #17
   333bc:	eor	r3, r3, r9
   333c0:	ror	r0, r0, #23
   333c4:	ldr	r9, [sp, #8]
   333c8:	eor	r5, r7, r5, ror #9
   333cc:	add	r8, sl, r8
   333d0:	ror	r2, r2, #13
   333d4:	mov	fp, r5
   333d8:	add	r8, r8, r3
   333dc:	orr	r5, lr, r0
   333e0:	eor	r7, r4, r2
   333e4:	add	r1, r9, r1
   333e8:	str	fp, [sp, #24]
   333ec:	and	r5, r5, r6
   333f0:	eor	fp, r9, fp
   333f4:	and	r9, lr, r0
   333f8:	and	r7, r7, r3
   333fc:	add	fp, fp, ip
   33400:	ror	r8, r8, #25
   33404:	orr	r5, r5, r9
   33408:	add	r1, r1, r8
   3340c:	eor	ip, r7, r2
   33410:	eor	r8, r8, sl
   33414:	add	r5, r5, fp
   33418:	add	r5, r8, r5
   3341c:	add	ip, ip, r1
   33420:	ldr	r8, [sp, #160]	; 0xa0
   33424:	ldr	r1, [sp, #132]	; 0x84
   33428:	ldr	sl, [sp, #16]
   3342c:	ldr	fp, [sp, #144]	; 0x90
   33430:	eor	r1, r1, r8
   33434:	ldr	r8, [sp, #172]	; 0xac
   33438:	eor	r1, r1, sl, ror #17
   3343c:	eor	sl, r8, fp, ror #25
   33440:	ror	r7, ip, #15
   33444:	eor	sl, sl, r1
   33448:	ldr	r8, [pc, #2328]	; 33d68 <__assert_fail@plt+0x22a7c>
   3344c:	ror	r9, r5, #20
   33450:	eor	r7, r7, ip, ror #23
   33454:	eor	sl, sl, r1, ror #17
   33458:	eor	ip, ip, r7
   3345c:	ror	lr, lr, #23
   33460:	ldr	r7, [sp, #12]
   33464:	add	r8, r9, r8
   33468:	eor	r1, sl, r1, ror #9
   3346c:	ror	r4, r4, #13
   33470:	mov	sl, r1
   33474:	orr	fp, r6, lr
   33478:	add	r8, r8, ip
   3347c:	str	sl, [sp, #28]
   33480:	eor	r1, r3, r4
   33484:	eor	sl, r7, sl
   33488:	and	fp, fp, r5
   3348c:	add	r2, r7, r2
   33490:	and	r7, r6, lr
   33494:	orr	r7, fp, r7
   33498:	ror	r8, r8, #25
   3349c:	and	r1, r1, ip
   334a0:	add	r0, sl, r0
   334a4:	add	r2, r2, r8
   334a8:	eor	r1, r1, r4
   334ac:	eor	r8, r8, r9
   334b0:	add	r0, r7, r0
   334b4:	add	r7, r8, r0
   334b8:	add	r1, r1, r2
   334bc:	ldr	r8, [sp, #164]	; 0xa4
   334c0:	ldr	r2, [sp, #136]	; 0x88
   334c4:	ldr	r0, [sp, #20]
   334c8:	eor	r2, r2, r8
   334cc:	ldr	r8, [sp, #148]	; 0x94
   334d0:	ldr	r9, [sp, #8]
   334d4:	eor	r2, r2, r0, ror #17
   334d8:	ror	sl, r1, #15
   334dc:	eor	r9, r9, r8, ror #25
   334e0:	ldr	r0, [pc, #2180]	; 33d6c <__assert_fail@plt+0x22a80>
   334e4:	ror	r8, r7, #20
   334e8:	eor	sl, sl, r1, ror #23
   334ec:	eor	r9, r9, r2
   334f0:	eor	r1, r1, sl
   334f4:	add	r0, r8, r0
   334f8:	eor	r9, r9, r2, ror #17
   334fc:	ror	r3, r3, #13
   33500:	ldr	sl, [sp, #16]
   33504:	add	r0, r0, r1
   33508:	eor	r2, r9, r2, ror #9
   3350c:	mov	r9, r2
   33510:	ror	r6, r6, #23
   33514:	eor	r2, ip, r3
   33518:	orr	fp, r5, r6
   3351c:	add	r4, sl, r4
   33520:	ror	r0, r0, #25
   33524:	and	r2, r2, r1
   33528:	str	r9, [sp, #32]
   3352c:	eor	sl, sl, r9
   33530:	and	fp, fp, r7
   33534:	and	r9, r5, r6
   33538:	add	r4, r4, r0
   3353c:	eor	r2, r2, r3
   33540:	add	r2, r2, r4
   33544:	orr	r9, fp, r9
   33548:	eor	r0, r0, r8
   3354c:	ldr	r4, [sp, #168]	; 0xa8
   33550:	ldr	r8, [sp, #140]	; 0x8c
   33554:	add	lr, sl, lr
   33558:	add	lr, r9, lr
   3355c:	add	lr, r0, lr
   33560:	ldr	fp, [sp, #24]
   33564:	eor	r0, r8, r4
   33568:	ldr	r8, [sp, #152]	; 0x98
   3356c:	ldr	r4, [sp, #12]
   33570:	eor	r0, r0, fp, ror #17
   33574:	eor	r9, r4, r8, ror #25
   33578:	ror	sl, r2, #15
   3357c:	eor	r9, r9, r0
   33580:	ldr	r4, [pc, #2024]	; 33d70 <__assert_fail@plt+0x22a84>
   33584:	ror	r8, lr, #20
   33588:	eor	sl, sl, r2, ror #23
   3358c:	eor	r9, r9, r0, ror #17
   33590:	eor	r2, r2, sl
   33594:	ror	r5, r5, #23
   33598:	eor	r0, r9, r0, ror #9
   3359c:	add	r4, r8, r4
   335a0:	ldr	r9, [sp, #20]
   335a4:	ror	ip, ip, #13
   335a8:	mov	sl, r0
   335ac:	orr	fp, r7, r5
   335b0:	add	r4, r4, r2
   335b4:	eor	r0, r1, ip
   335b8:	and	fp, fp, lr
   335bc:	add	r3, r9, r3
   335c0:	str	sl, [sp, #36]	; 0x24
   335c4:	eor	sl, r9, sl
   335c8:	and	r9, r7, r5
   335cc:	orr	r9, fp, r9
   335d0:	ror	r4, r4, #25
   335d4:	and	r0, r0, r2
   335d8:	add	r6, sl, r6
   335dc:	add	r3, r3, r4
   335e0:	eor	r0, r0, ip
   335e4:	eor	r4, r4, r8
   335e8:	add	r6, r9, r6
   335ec:	add	r6, r4, r6
   335f0:	add	r0, r0, r3
   335f4:	ldr	r8, [sp, #172]	; 0xac
   335f8:	ldr	fp, [sp, #28]
   335fc:	ldr	r3, [sp, #144]	; 0x90
   33600:	ldr	r4, [sp, #156]	; 0x9c
   33604:	ldr	sl, [sp, #16]
   33608:	eor	r3, r3, r8
   3360c:	eor	r3, r3, fp, ror #17
   33610:	ror	r8, r0, #15
   33614:	eor	r4, sl, r4, ror #25
   33618:	ldr	sl, [pc, #1876]	; 33d74 <__assert_fail@plt+0x22a88>
   3361c:	ror	r9, r6, #20
   33620:	eor	r8, r8, r0, ror #23
   33624:	eor	r4, r4, r3
   33628:	eor	r0, r0, r8
   3362c:	add	sl, r9, sl
   33630:	eor	r4, r4, r3, ror #17
   33634:	ror	r8, r1, #13
   33638:	ror	r7, r7, #23
   3363c:	add	r1, sl, r0
   33640:	eor	r3, r4, r3, ror #9
   33644:	ldr	r4, [sp, #24]
   33648:	mov	sl, r3
   3364c:	orr	fp, lr, r7
   33650:	eor	r3, r2, r8
   33654:	and	fp, fp, r6
   33658:	ror	r1, r1, #25
   3365c:	add	ip, r4, ip
   33660:	str	sl, [sp, #40]	; 0x28
   33664:	and	r3, r3, r0
   33668:	eor	sl, r4, sl
   3366c:	and	r4, lr, r7
   33670:	orr	r4, fp, r4
   33674:	eor	r3, r3, r8
   33678:	add	r5, sl, r5
   3367c:	add	ip, ip, r1
   33680:	add	r5, r4, r5
   33684:	eor	r4, r9, r1
   33688:	add	r1, r3, ip
   3368c:	ldr	r9, [sp, #8]
   33690:	ldr	ip, [sp, #32]
   33694:	ldr	r3, [sp, #148]	; 0x94
   33698:	add	r4, r4, r5
   3369c:	eor	r3, r3, r9
   336a0:	ldr	r5, [sp, #160]	; 0xa0
   336a4:	eor	r3, r3, ip, ror #17
   336a8:	ldr	ip, [sp, #20]
   336ac:	ror	sl, r1, #15
   336b0:	eor	r5, ip, r5, ror #25
   336b4:	eor	r5, r5, r3
   336b8:	ldr	ip, [pc, #1720]	; 33d78 <__assert_fail@plt+0x22a8c>
   336bc:	ror	r9, r4, #20
   336c0:	eor	sl, sl, r1, ror #23
   336c4:	eor	r5, r5, r3, ror #17
   336c8:	eor	r1, r1, sl
   336cc:	ror	lr, lr, #23
   336d0:	eor	r3, r5, r3, ror #9
   336d4:	add	ip, r9, ip
   336d8:	ldr	r5, [sp, #28]
   336dc:	ror	r2, r2, #13
   336e0:	mov	sl, r3
   336e4:	orr	fp, r6, lr
   336e8:	add	ip, ip, r1
   336ec:	str	sl, [sp, #44]	; 0x2c
   336f0:	eor	r3, r0, r2
   336f4:	eor	sl, r5, sl
   336f8:	and	fp, fp, r4
   336fc:	add	r8, r5, r8
   33700:	and	r5, r6, lr
   33704:	orr	r5, fp, r5
   33708:	ror	ip, ip, #25
   3370c:	and	r3, r3, r1
   33710:	add	r7, sl, r7
   33714:	add	r8, r8, ip
   33718:	eor	r3, r3, r2
   3371c:	eor	ip, ip, r9
   33720:	add	r7, r5, r7
   33724:	add	r5, ip, r7
   33728:	add	r3, r3, r8
   3372c:	ldr	r7, [sp, #12]
   33730:	ldr	r8, [sp, #152]	; 0x98
   33734:	ldr	fp, [sp, #24]
   33738:	eor	ip, r8, r7
   3373c:	ldr	r8, [sp, #36]	; 0x24
   33740:	ror	sl, r3, #15
   33744:	ldr	r7, [pc, #1584]	; 33d7c <__assert_fail@plt+0x22a90>
   33748:	eor	ip, ip, r8, ror #17
   3374c:	ldr	r8, [sp, #164]	; 0xa4
   33750:	eor	sl, sl, r3, ror #23
   33754:	eor	r3, r3, sl
   33758:	eor	r9, fp, r8, ror #25
   3375c:	eor	r9, r9, ip
   33760:	ror	r8, r5, #20
   33764:	eor	r9, r9, ip, ror #17
   33768:	ror	r6, r6, #23
   3376c:	eor	fp, r9, ip, ror #9
   33770:	ldr	sl, [sp, #32]
   33774:	add	r7, r8, r7
   33778:	mov	r9, fp
   3377c:	ror	r0, r0, #13
   33780:	orr	fp, r4, r6
   33784:	add	r7, r7, r3
   33788:	eor	ip, r1, r0
   3378c:	str	r9, [sp, #48]	; 0x30
   33790:	and	fp, fp, r5
   33794:	add	r2, sl, r2
   33798:	eor	sl, sl, r9
   3379c:	and	r9, r4, r6
   337a0:	orr	r9, fp, r9
   337a4:	ror	r7, r7, #25
   337a8:	and	ip, ip, r3
   337ac:	add	lr, sl, lr
   337b0:	eor	ip, ip, r0
   337b4:	add	r2, r2, r7
   337b8:	add	lr, r9, lr
   337bc:	eor	r7, r7, r8
   337c0:	add	lr, r7, lr
   337c4:	add	r2, ip, r2
   337c8:	ldr	sl, [sp, #16]
   337cc:	ldr	fp, [sp, #40]	; 0x28
   337d0:	ldr	ip, [sp, #156]	; 0x9c
   337d4:	ldr	r7, [sp, #168]	; 0xa8
   337d8:	ldr	r8, [sp, #28]
   337dc:	eor	ip, ip, sl
   337e0:	eor	ip, ip, fp, ror #17
   337e4:	eor	r7, r8, r7, ror #25
   337e8:	ror	sl, r2, #15
   337ec:	eor	r7, r7, ip
   337f0:	ldr	r8, [pc, #1416]	; 33d80 <__assert_fail@plt+0x22a94>
   337f4:	ror	r9, lr, #20
   337f8:	eor	sl, sl, r2, ror #23
   337fc:	eor	r7, r7, ip, ror #17
   33800:	eor	r2, r2, sl
   33804:	ror	r4, r4, #23
   33808:	eor	ip, r7, ip, ror #9
   3380c:	add	r8, r9, r8
   33810:	ldr	r7, [sp, #36]	; 0x24
   33814:	ror	r1, r1, #13
   33818:	mov	sl, ip
   3381c:	orr	fp, r5, r4
   33820:	add	r8, r8, r2
   33824:	eor	ip, r3, r1
   33828:	str	sl, [sp, #52]	; 0x34
   3382c:	and	fp, fp, lr
   33830:	eor	sl, r7, sl
   33834:	add	r0, r7, r0
   33838:	and	r7, r5, r4
   3383c:	ror	r8, r8, #25
   33840:	orr	r7, fp, r7
   33844:	and	ip, ip, r2
   33848:	add	r6, sl, r6
   3384c:	add	r0, r0, r8
   33850:	add	r6, r7, r6
   33854:	eor	ip, ip, r1
   33858:	eor	r7, r9, r8
   3385c:	add	r7, r7, r6
   33860:	add	ip, ip, r0
   33864:	ldr	r6, [sp, #160]	; 0xa0
   33868:	ldr	r0, [sp, #20]
   3386c:	ldr	fp, [sp, #172]	; 0xac
   33870:	eor	r0, r6, r0
   33874:	ldr	r6, [sp, #44]	; 0x2c
   33878:	ror	r8, ip, #15
   3387c:	ldr	r9, [pc, #1280]	; 33d84 <__assert_fail@plt+0x22a98>
   33880:	eor	r0, r0, r6, ror #17
   33884:	ldr	r6, [sp, #32]
   33888:	ror	sl, r7, #20
   3388c:	eor	r6, r6, fp, ror #25
   33890:	eor	r8, r8, ip, ror #23
   33894:	eor	r6, r6, r0
   33898:	eor	ip, ip, r8
   3389c:	eor	r6, r6, r0, ror #17
   338a0:	add	r9, sl, r9
   338a4:	ror	r8, r3, #13
   338a8:	ror	r5, r5, #23
   338ac:	eor	r3, r6, r0, ror #9
   338b0:	add	r9, r9, ip
   338b4:	ldr	r0, [sp, #40]	; 0x28
   338b8:	mov	r6, r3
   338bc:	orr	fp, lr, r5
   338c0:	eor	r3, r2, r8
   338c4:	ror	r9, r9, #25
   338c8:	add	r1, r0, r1
   338cc:	str	r6, [sp, #56]	; 0x38
   338d0:	and	fp, fp, r7
   338d4:	eor	r6, r0, r6
   338d8:	and	r3, r3, ip
   338dc:	and	r0, lr, r5
   338e0:	orr	fp, fp, r0
   338e4:	add	r1, r1, r9
   338e8:	eor	r3, r3, r8
   338ec:	add	r4, r6, r4
   338f0:	add	r0, r3, r1
   338f4:	add	r4, fp, r4
   338f8:	ldr	r1, [sp, #48]	; 0x30
   338fc:	ldr	fp, [sp, #24]
   33900:	ldr	r3, [sp, #164]	; 0xa4
   33904:	eor	r6, sl, r9
   33908:	eor	r3, r3, fp
   3390c:	ldr	r9, [sp, #8]
   33910:	eor	r3, r3, r1, ror #17
   33914:	ldr	r1, [sp, #36]	; 0x24
   33918:	add	r6, r6, r4
   3391c:	eor	r1, r1, r9, ror #25
   33920:	ror	sl, r0, #15
   33924:	eor	r1, r1, r3
   33928:	ldr	r4, [pc, #1112]	; 33d88 <__assert_fail@plt+0x22a9c>
   3392c:	ror	r9, r6, #20
   33930:	eor	sl, sl, r0, ror #23
   33934:	eor	r1, r1, r3, ror #17
   33938:	eor	r0, r0, sl
   3393c:	eor	r3, r1, r3, ror #9
   33940:	ldr	sl, [sp, #44]	; 0x2c
   33944:	add	r4, r9, r4
   33948:	ror	r2, r2, #13
   3394c:	str	r3, [sp, #4]
   33950:	add	r4, r4, r0
   33954:	ror	lr, lr, #23
   33958:	eor	r1, ip, r2
   3395c:	add	r3, sl, r8
   33960:	mov	r8, sl
   33964:	ldr	sl, [sp, #4]
   33968:	orr	fp, r7, lr
   3396c:	ror	r4, r4, #25
   33970:	and	r1, r1, r0
   33974:	eor	r8, r8, sl
   33978:	and	fp, fp, r6
   3397c:	and	sl, r7, lr
   33980:	add	r3, r3, r4
   33984:	eor	r1, r1, r2
   33988:	add	r1, r1, r3
   3398c:	orr	sl, fp, sl
   33990:	add	r5, r8, r5
   33994:	ldr	r3, [sp, #168]	; 0xa8
   33998:	ldr	r8, [sp, #28]
   3399c:	eor	r4, r4, r9
   339a0:	add	r5, sl, r5
   339a4:	add	r5, r4, r5
   339a8:	ldr	fp, [sp, #52]	; 0x34
   339ac:	eor	r3, r3, r8
   339b0:	ldr	r8, [sp, #40]	; 0x28
   339b4:	ldr	r4, [sp, #12]
   339b8:	eor	r3, r3, fp, ror #17
   339bc:	ror	sl, r1, #15
   339c0:	eor	r4, r8, r4, ror #25
   339c4:	eor	r4, r4, r3
   339c8:	ldr	r8, [pc, #828]	; 33d0c <__assert_fail@plt+0x22a20>
   339cc:	ror	r9, r5, #20
   339d0:	eor	sl, sl, r1, ror #23
   339d4:	eor	r4, r4, r3, ror #17
   339d8:	eor	r1, r1, sl
   339dc:	ror	r7, r7, #23
   339e0:	eor	r3, r4, r3, ror #9
   339e4:	add	r8, r9, r8
   339e8:	ldr	r4, [sp, #48]	; 0x30
   339ec:	ror	ip, ip, #13
   339f0:	mov	sl, r3
   339f4:	orr	fp, r6, r7
   339f8:	add	r8, r8, r1
   339fc:	str	sl, [sp, #60]	; 0x3c
   33a00:	eor	r3, r0, ip
   33a04:	eor	sl, r4, sl
   33a08:	and	fp, fp, r5
   33a0c:	add	r2, r4, r2
   33a10:	and	r4, r6, r7
   33a14:	orr	r4, fp, r4
   33a18:	ror	r8, r8, #25
   33a1c:	and	r3, r3, r1
   33a20:	add	lr, sl, lr
   33a24:	eor	r3, r3, ip
   33a28:	add	r2, r2, r8
   33a2c:	add	lr, r4, lr
   33a30:	eor	r8, r8, r9
   33a34:	add	r4, r8, lr
   33a38:	add	r2, r3, r2
   33a3c:	ldr	lr, [sp, #32]
   33a40:	ldr	r3, [sp, #172]	; 0xac
   33a44:	ldr	fp, [sp, #44]	; 0x2c
   33a48:	eor	r3, r3, lr
   33a4c:	ldr	lr, [sp, #56]	; 0x38
   33a50:	ror	sl, r2, #15
   33a54:	ldr	r8, [pc, #692]	; 33d10 <__assert_fail@plt+0x22a24>
   33a58:	eor	r3, r3, lr, ror #17
   33a5c:	ldr	lr, [sp, #16]
   33a60:	eor	sl, sl, r2, ror #23
   33a64:	eor	r2, r2, sl
   33a68:	eor	r9, fp, lr, ror #25
   33a6c:	eor	r9, r9, r3
   33a70:	ror	lr, r4, #20
   33a74:	eor	r9, r9, r3, ror #17
   33a78:	ror	r6, r6, #23
   33a7c:	ldr	sl, [sp, #52]	; 0x34
   33a80:	add	r8, lr, r8
   33a84:	eor	r3, r9, r3, ror #9
   33a88:	mov	r9, r3
   33a8c:	orr	fp, r5, r6
   33a90:	add	r8, r8, r2
   33a94:	str	r9, [sp, #64]	; 0x40
   33a98:	and	fp, fp, r4
   33a9c:	add	ip, sl, ip
   33aa0:	eor	sl, sl, r9
   33aa4:	and	r9, r5, r6
   33aa8:	ror	r8, r8, #25
   33aac:	orr	r9, fp, r9
   33ab0:	add	r7, sl, r7
   33ab4:	add	r7, r9, r7
   33ab8:	eor	lr, lr, r8
   33abc:	add	lr, lr, r7
   33ac0:	ldr	r9, [sp, #8]
   33ac4:	ldr	r7, [sp, #36]	; 0x24
   33ac8:	ror	r0, r0, #13
   33acc:	eor	r9, r9, r7
   33ad0:	ldr	r7, [sp, #4]
   33ad4:	eor	r3, r1, r0
   33ad8:	and	r3, r3, r2
   33adc:	eor	r9, r9, r7, ror #17
   33ae0:	ldr	r7, [sp, #20]
   33ae4:	eor	r3, r3, r0
   33ae8:	add	ip, ip, r8
   33aec:	ldr	sl, [sp, #48]	; 0x30
   33af0:	add	ip, r3, ip
   33af4:	eor	sl, sl, r7, ror #25
   33af8:	ror	r3, ip, #15
   33afc:	eor	sl, sl, r9
   33b00:	ldr	r8, [pc, #524]	; 33d14 <__assert_fail@plt+0x22a28>
   33b04:	ror	r7, lr, #20
   33b08:	eor	sl, sl, r9, ror #17
   33b0c:	eor	r3, r3, ip, ror #23
   33b10:	eor	ip, ip, r3
   33b14:	ror	r5, r5, #23
   33b18:	eor	r3, sl, r9, ror #9
   33b1c:	add	r8, r7, r8
   33b20:	ldr	r9, [sp, #56]	; 0x38
   33b24:	ror	r1, r1, #13
   33b28:	mov	sl, r3
   33b2c:	orr	fp, r4, r5
   33b30:	add	r8, r8, ip
   33b34:	eor	r3, r2, r1
   33b38:	and	fp, fp, lr
   33b3c:	add	r0, r9, r0
   33b40:	str	sl, [sp, #8]
   33b44:	eor	sl, r9, sl
   33b48:	and	r9, r4, r5
   33b4c:	ror	r8, r8, #25
   33b50:	orr	r9, fp, r9
   33b54:	and	r3, r3, ip
   33b58:	add	r6, sl, r6
   33b5c:	eor	r3, r3, r1
   33b60:	add	r6, r9, r6
   33b64:	add	r0, r0, r8
   33b68:	eor	r7, r7, r8
   33b6c:	add	r7, r7, r6
   33b70:	add	r0, r3, r0
   33b74:	ldr	r9, [sp, #40]	; 0x28
   33b78:	ldr	r3, [sp, #12]
   33b7c:	ldr	r6, [sp, #60]	; 0x3c
   33b80:	eor	r8, r3, r9
   33b84:	ldr	fp, [sp, #24]
   33b88:	eor	r8, r8, r6, ror #17
   33b8c:	ldr	r6, [sp, #52]	; 0x34
   33b90:	ror	r3, r0, #15
   33b94:	eor	sl, r6, fp, ror #25
   33b98:	eor	sl, sl, r8
   33b9c:	ldr	r9, [pc, #372]	; 33d18 <__assert_fail@plt+0x22a2c>
   33ba0:	ror	r6, r7, #20
   33ba4:	eor	sl, sl, r8, ror #17
   33ba8:	eor	r3, r3, r0, ror #23
   33bac:	eor	r0, r0, r3
   33bb0:	ldr	fp, [sp, #4]
   33bb4:	ror	r4, r4, #23
   33bb8:	eor	r3, sl, r8, ror #9
   33bbc:	add	r9, r6, r9
   33bc0:	ror	r2, r2, #13
   33bc4:	mov	r8, r3
   33bc8:	orr	sl, lr, r4
   33bcc:	add	r9, r9, r0
   33bd0:	eor	r3, ip, r2
   33bd4:	add	r1, fp, r1
   33bd8:	str	r8, [sp, #12]
   33bdc:	and	sl, sl, r7
   33be0:	eor	r8, fp, r8
   33be4:	and	fp, lr, r4
   33be8:	ror	r9, r9, #25
   33bec:	orr	sl, sl, fp
   33bf0:	and	r3, r3, r0
   33bf4:	add	r5, r8, r5
   33bf8:	add	r1, r1, r9
   33bfc:	add	r5, sl, r5
   33c00:	eor	r3, r3, r2
   33c04:	eor	r6, r6, r9
   33c08:	add	r6, r6, r5
   33c0c:	add	r3, r3, r1
   33c10:	ldr	sl, [sp, #16]
   33c14:	ldr	r5, [sp, #44]	; 0x2c
   33c18:	ldr	r1, [sp, #64]	; 0x40
   33c1c:	ldr	r8, [sp, #28]
   33c20:	eor	sl, sl, r5
   33c24:	eor	sl, sl, r1, ror #17
   33c28:	ldr	r1, [sp, #56]	; 0x38
   33c2c:	ror	r5, r3, #15
   33c30:	eor	r9, r1, r8, ror #25
   33c34:	eor	r5, r5, r3, ror #23
   33c38:	eor	r3, r3, r5
   33c3c:	eor	r9, r9, sl
   33c40:	ldr	r5, [pc, #212]	; 33d1c <__assert_fail@plt+0x22a30>
   33c44:	ror	r1, r6, #20
   33c48:	eor	r9, r9, sl, ror #17
   33c4c:	add	r5, r1, r5
   33c50:	ror	lr, lr, #23
   33c54:	eor	r9, r9, sl, ror #9
   33c58:	ldr	sl, [sp, #60]	; 0x3c
   33c5c:	mov	fp, r9
   33c60:	add	r8, r5, r3
   33c64:	orr	r9, r7, lr
   33c68:	add	r2, sl, r2
   33c6c:	str	fp, [sp, #16]
   33c70:	eor	sl, sl, fp
   33c74:	and	r9, r9, r6
   33c78:	and	fp, r7, lr
   33c7c:	orr	r9, r9, fp
   33c80:	ror	r8, r8, #25
   33c84:	add	r4, sl, r4
   33c88:	add	r4, r9, r4
   33c8c:	add	r2, r2, r8
   33c90:	eor	r8, r8, r1
   33c94:	add	r8, r8, r4
   33c98:	ldr	r1, [sp, #20]
   33c9c:	ror	ip, ip, #13
   33ca0:	ldr	r4, [sp, #8]
   33ca4:	ldr	sl, [sp, #48]	; 0x30
   33ca8:	eor	r5, r0, ip
   33cac:	and	r5, r5, r3
   33cb0:	eor	sl, r1, sl
   33cb4:	ldr	r1, [sp, #32]
   33cb8:	eor	sl, sl, r4, ror #17
   33cbc:	eor	r5, r5, ip
   33cc0:	ldr	r4, [sp, #4]
   33cc4:	add	r2, r5, r2
   33cc8:	b	33d8c <__assert_fail@plt+0x22aa0>
   33ccc:	stmibvc	ip, {r0, r3, r4, r8, sl, lr}^
   33cd0:	vshll.u16	q4, d18, #8
   33cd4:	ldr	r1, [r1, -r5, ror #8]!
   33cd8:	cdpgt	8, 6, cr2, cr2, cr11, {6}
   33cdc:	stflse	f5, [r4], {151}	; 0x97
   33ce0:	stmibcc	r8, {r0, r1, r2, r3, r5, r8, r9, sp, pc}
   33ce4:	tstvc	r1, #98566144	; 0x5e00000
   33ce8:			; <UNDEFINED> instruction: 0xe6228cbc
   33cec:	mcrrgt	9, 7, r1, r5, cr9	; <UNPREDICTABLE>
   33cf0:	stmls	sl, {r0, r1, r4, r5, r6, r7, r9, ip, sp}
   33cf4:	tstcc	r4, r7, ror #11
   33cf8:	eorvs	ip, r8, #210944	; 0x33800
   33cfc:	ldrbgt	r9, [r1], #-1948	; 0xfffff864
   33d00:	stmiahi	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, sp}
   33d04:	hvcne	26083	; 0x65e3
   33d08:	addcs	fp, ip, #58880	; 0xe600
   33d0c:	stmibcs	sl!, {r1, r2, r4, r5, r6, r9, sl, fp, ip}^
   33d10:	bicspl	r3, r4, #236, 24	; 0xec00
   33d14:	sbfxge	r7, r8, #19, #9
   33d18:	svcmi	0x0050f3b1
   33d1c:	cdpls	7, 10, cr14, cr1, cr2, {3}
   33d20:	stclcc	14, cr12, [r3, #-788]	; 0xfffffcec
   33d24:	bvc	fe21b354 <optarg@@GLIBC_2.4+0xfe1cd1ac>
   33d28:			; <UNDEFINED> instruction: 0xf50f3b14
   33d2c:	b	7d15d8 <optarg@@GLIBC_2.4+0x783430>
   33d30:	ldrtle	lr, [ip], #-3155	; 0xfffff3ad
   33d34:	ldmdage	r9!, {r0, r1, r2, r5, r7, fp, ip, lr, pc}^
   33d38:	rscspl	fp, r3, pc, asr #2
   33d3c:			; <UNDEFINED> instruction: 0xa1e7629e
   33d40:	bicmi	ip, lr, #255852544	; 0xf400000
   33d44:			; <UNDEFINED> instruction: 0x879d8a7a
   33d48:	svceq	0x003b14f5
   33d4c:	vsubne.f16	s5, s13, s21	; <UNPREDICTABLE>
   33d50:	stclcc	3, cr5, [ip], #848	; 0x350
   33d54:	ldmibvc	r8, {r3, r5, r7, r8, r9, sl, sp, pc}^
   33d58:	vcvt.u32.f32	q2, q0, #15
   33d5c:	strb	r9, [r2, -r1, lsr #29]!
   33d60:	cdpgt	13, 12, cr3, cr5, cr3, {2}
   33d64:	vstrls	s14, [sl, #540]	; 0x21c
   33d68:	blcc	5711ac <optarg@@GLIBC_2.4+0x523004>
   33d6c:			; <UNDEFINED> instruction: 0x7629ea1e
   33d70:	cfldrd	mvd13, [r3], {60}	; 0x3c
   33d74:	stmiale	r7!, {r0, r3, r4, r5, r6, fp, sp, pc}
   33d78:	strdlt	r5, [pc, #-3]	; 33d7d <__assert_fail@plt+0x22a91>
   33d7c:	addsvs	sl, lr, #-1073741767	; 0xc0000039
   33d80:	ldrgt	r4, [sp, #-974]!	; 0xfffffc32
   33d84:	bhi	1ed5c00 <optarg@@GLIBC_2.4+0x1e87a58>
   33d88:	ldrbtne	r0, [r5], #3899	; 0xf3b
   33d8c:	eor	r1, r4, r1, ror #25
   33d90:	ror	r5, r2, #15
   33d94:	eor	r1, r1, sl
   33d98:	eor	r1, r1, sl, ror #17
   33d9c:	eor	r5, r5, r2, ror #23
   33da0:	eor	r2, r2, r5
   33da4:	ror	fp, r7, #23
   33da8:	ldr	r5, [pc, #-144]	; 33d20 <__assert_fail@plt+0x22a34>
   33dac:	eor	r7, r1, sl, ror #9
   33db0:	ror	r4, r8, #20
   33db4:	mov	r9, r7
   33db8:	ldr	r7, [sp, #64]	; 0x40
   33dbc:	add	r5, r4, r5
   33dc0:	orr	r1, r6, fp
   33dc4:	add	r5, r5, r2
   33dc8:	add	ip, r7, ip
   33dcc:	eor	r7, r7, r9
   33dd0:	and	r1, r1, r8
   33dd4:	add	lr, r7, lr
   33dd8:	and	r7, r6, fp
   33ddc:	orr	r1, r1, r7
   33de0:	ror	r5, r5, #25
   33de4:	add	ip, ip, r5
   33de8:	add	lr, r1, lr
   33dec:	eor	r5, r5, r4
   33df0:	ldr	r1, [sp, #52]	; 0x34
   33df4:	ldr	r4, [sp, #24]
   33df8:	ror	r0, r0, #13
   33dfc:	eor	r7, r4, r1
   33e00:	ldr	r4, [sp, #12]
   33e04:	str	r9, [sp, #20]
   33e08:	eor	r9, r3, r0
   33e0c:	eor	r7, r7, r4, ror #17
   33e10:	and	r9, r9, r2
   33e14:	ldr	r4, [sp, #36]	; 0x24
   33e18:	eor	r9, r9, r0
   33e1c:	ldr	sl, [sp, #60]	; 0x3c
   33e20:	add	ip, r9, ip
   33e24:	add	lr, r5, lr
   33e28:	eor	r4, sl, r4, ror #25
   33e2c:	ror	r9, ip, #15
   33e30:	eor	r4, r4, r7
   33e34:	ldr	r1, [pc, #-280]	; 33d24 <__assert_fail@plt+0x22a38>
   33e38:	ror	sl, lr, #20
   33e3c:	ror	r6, r6, #23
   33e40:	eor	r9, r9, ip, ror #23
   33e44:	eor	r4, r4, r7, ror #17
   33e48:	eor	ip, ip, r9
   33e4c:	eor	r7, r4, r7, ror #9
   33e50:	add	r1, sl, r1
   33e54:	orr	r4, r8, r6
   33e58:	ldr	r9, [sp, #8]
   33e5c:	and	r5, r8, r6
   33e60:	ror	r3, r3, #13
   33e64:	add	r1, r1, ip
   33e68:	and	r4, r4, lr
   33e6c:	orr	r4, r4, r5
   33e70:	eor	r5, r2, r3
   33e74:	str	r7, [sp, #24]
   33e78:	add	r0, r9, r0
   33e7c:	eor	r7, r9, r7
   33e80:	ror	r1, r1, #25
   33e84:	and	r5, r5, ip
   33e88:	add	r7, r7, fp
   33e8c:	eor	r5, r5, r3
   33e90:	add	r0, r0, r1
   33e94:	add	r0, r5, r0
   33e98:	add	r4, r4, r7
   33e9c:	ldr	r5, [sp, #28]
   33ea0:	eor	r1, r1, sl
   33ea4:	ldr	r7, [sp, #56]	; 0x38
   33ea8:	add	fp, r1, r4
   33eac:	ldr	r9, [sp, #40]	; 0x28
   33eb0:	ldr	r1, [sp, #16]
   33eb4:	eor	sl, r5, r7
   33eb8:	ldr	r5, [sp, #64]	; 0x40
   33ebc:	eor	sl, sl, r1, ror #17
   33ec0:	eor	r1, r5, r9, ror #25
   33ec4:	ror	r7, r0, #15
   33ec8:	eor	r1, r1, sl
   33ecc:	eor	r7, r7, r0, ror #23
   33ed0:	eor	r1, r1, sl, ror #17
   33ed4:	ldr	r4, [pc, #-436]	; 33d28 <__assert_fail@plt+0x22a3c>
   33ed8:	eor	r7, r7, r0
   33edc:	ldr	r5, [sp, #12]
   33ee0:	ror	r0, fp, #20
   33ee4:	eor	r1, r1, sl, ror #9
   33ee8:	mov	sl, r1
   33eec:	ror	r8, r8, #23
   33ef0:	add	r4, r0, r4
   33ef4:	orr	r1, lr, r8
   33ef8:	add	r4, r4, r7
   33efc:	add	r3, r5, r3
   33f00:	eor	r5, r5, sl
   33f04:	ror	r2, r2, #13
   33f08:	add	r6, r5, r6
   33f0c:	and	r1, r1, fp
   33f10:	and	r5, lr, r8
   33f14:	eor	r9, ip, r2
   33f18:	ror	r4, r4, #25
   33f1c:	orr	r1, r1, r5
   33f20:	and	r9, r9, r7
   33f24:	add	r3, r3, r4
   33f28:	add	r1, r1, r6
   33f2c:	eor	r4, r4, r0
   33f30:	ldr	r6, [sp, #4]
   33f34:	ldr	r0, [sp, #32]
   33f38:	eor	r9, r9, r2
   33f3c:	add	r3, r9, r3
   33f40:	eor	r9, r0, r6
   33f44:	ldr	r0, [sp, #20]
   33f48:	ldr	r5, [sp, #44]	; 0x2c
   33f4c:	add	r1, r4, r1
   33f50:	eor	r0, r9, r0, ror #17
   33f54:	ldr	r9, [sp, #8]
   33f58:	ror	r6, r3, #15
   33f5c:	eor	r4, r9, r5, ror #25
   33f60:	eor	r4, r4, r0
   33f64:	eor	r4, r4, r0, ror #17
   33f68:	eor	r0, r4, r0, ror #9
   33f6c:	str	sl, [sp, #28]
   33f70:	ldr	r4, [sp, #16]
   33f74:	eor	r6, r6, r3, ror #23
   33f78:	ldr	sl, [pc, #-596]	; 33d2c <__assert_fail@plt+0x22a40>
   33f7c:	eor	r6, r6, r3
   33f80:	mov	r9, r0
   33f84:	ror	r3, r1, #20
   33f88:	ror	lr, lr, #23
   33f8c:	orr	r0, fp, lr
   33f90:	add	sl, r3, sl
   33f94:	add	r2, r4, r2
   33f98:	eor	r4, r4, r9
   33f9c:	add	sl, sl, r6
   33fa0:	and	r0, r0, r1
   33fa4:	add	r8, r4, r8
   33fa8:	and	r4, fp, lr
   33fac:	orr	r0, r0, r4
   33fb0:	ror	sl, sl, #25
   33fb4:	ldr	r4, [sp, #36]	; 0x24
   33fb8:	add	r8, r0, r8
   33fbc:	ldr	r0, [sp, #60]	; 0x3c
   33fc0:	ror	ip, ip, #13
   33fc4:	add	r2, r2, sl
   33fc8:	eor	sl, sl, r3
   33fcc:	add	r8, sl, r8
   33fd0:	eor	r5, r7, ip
   33fd4:	str	r9, [sp, #32]
   33fd8:	eor	r9, r4, r0
   33fdc:	ldr	r0, [sp, #24]
   33fe0:	ldr	r4, [sp, #12]
   33fe4:	ldr	sl, [sp, #48]	; 0x30
   33fe8:	and	r5, r5, r6
   33fec:	eor	r5, r5, ip
   33ff0:	eor	r9, r9, r0, ror #17
   33ff4:	add	r2, r5, r2
   33ff8:	eor	r0, r4, sl, ror #25
   33ffc:	eor	r0, r0, r9
   34000:	ror	r5, r2, #15
   34004:	eor	r0, r0, r9, ror #17
   34008:	ldr	r3, [pc, #-736]	; 33d30 <__assert_fail@plt+0x22a44>
   3400c:	ror	r4, r8, #20
   34010:	ldr	sl, [sp, #20]
   34014:	eor	r0, r0, r9, ror #9
   34018:	eor	r5, r5, r2, ror #23
   3401c:	eor	r2, r2, r5
   34020:	ror	fp, fp, #23
   34024:	mov	r5, r0
   34028:	add	r3, r4, r3
   3402c:	str	r5, [sp, #36]	; 0x24
   34030:	ror	r7, r7, #13
   34034:	orr	r0, r1, fp
   34038:	eor	r5, sl, r5
   3403c:	add	r3, r3, r2
   34040:	add	lr, r5, lr
   34044:	eor	r9, r6, r7
   34048:	and	r5, r1, fp
   3404c:	and	r0, r0, r8
   34050:	add	ip, sl, ip
   34054:	ror	r3, r3, #25
   34058:	orr	r0, r0, r5
   3405c:	and	r9, r9, r2
   34060:	eor	r9, r9, r7
   34064:	add	ip, ip, r3
   34068:	add	r0, r0, lr
   3406c:	eor	r3, r3, r4
   34070:	add	r0, r3, r0
   34074:	add	ip, r9, ip
   34078:	ldr	lr, [sp, #64]	; 0x40
   3407c:	ldr	r9, [sp, #40]	; 0x28
   34080:	ldr	r3, [sp, #28]
   34084:	eor	r4, r9, lr
   34088:	ldr	r9, [sp, #52]	; 0x34
   3408c:	eor	r4, r4, r3, ror #17
   34090:	ldr	r3, [sp, #16]
   34094:	ror	lr, ip, #15
   34098:	eor	sl, r3, r9, ror #25
   3409c:	eor	sl, sl, r4
   340a0:	eor	sl, sl, r4, ror #17
   340a4:	eor	lr, lr, ip, ror #23
   340a8:	ldr	r5, [pc, #-892]	; 33d34 <__assert_fail@plt+0x22a48>
   340ac:	eor	lr, lr, ip
   340b0:	eor	r3, sl, r4, ror #9
   340b4:	ror	ip, r0, #20
   340b8:	ldr	r4, [sp, #24]
   340bc:	mov	sl, r3
   340c0:	ror	r1, r1, #23
   340c4:	add	r5, ip, r5
   340c8:	orr	r3, r8, r1
   340cc:	add	r5, r5, lr
   340d0:	add	r7, r4, r7
   340d4:	eor	r4, r4, sl
   340d8:	add	fp, r4, fp
   340dc:	and	r3, r3, r0
   340e0:	and	r4, r8, r1
   340e4:	ror	r5, r5, #25
   340e8:	orr	r3, r3, r4
   340ec:	add	r3, r3, fp
   340f0:	add	r7, r7, r5
   340f4:	eor	r5, r5, ip
   340f8:	add	r4, r5, r3
   340fc:	ldr	ip, [sp, #8]
   34100:	ldr	r5, [sp, #44]	; 0x2c
   34104:	ror	r6, r6, #13
   34108:	eor	r5, r5, ip
   3410c:	ldr	ip, [sp, #32]
   34110:	eor	r9, r2, r6
   34114:	and	r9, r9, lr
   34118:	eor	ip, r5, ip, ror #17
   3411c:	ldr	r5, [sp, #56]	; 0x38
   34120:	ldr	r3, [sp, #20]
   34124:	eor	r9, r9, r6
   34128:	add	r7, r9, r7
   3412c:	eor	r3, r3, r5, ror #25
   34130:	eor	r3, r3, ip
   34134:	ror	fp, r7, #15
   34138:	eor	r3, r3, ip, ror #17
   3413c:	str	sl, [sp, #40]	; 0x28
   34140:	eor	ip, r3, ip, ror #9
   34144:	eor	fp, fp, r7, ror #23
   34148:	ldr	sl, [pc, #-1048]	; 33d38 <__assert_fail@plt+0x22a4c>
   3414c:	eor	fp, fp, r7
   34150:	mov	r9, ip
   34154:	ror	r7, r4, #20
   34158:	ldr	ip, [sp, #28]
   3415c:	ror	r8, r8, #23
   34160:	add	sl, r7, sl
   34164:	orr	r3, r0, r8
   34168:	add	sl, sl, fp
   3416c:	add	r6, ip, r6
   34170:	eor	ip, ip, r9
   34174:	ror	r2, r2, #13
   34178:	add	r1, ip, r1
   3417c:	and	r3, r3, r4
   34180:	and	ip, r0, r8
   34184:	eor	r5, lr, r2
   34188:	ror	sl, sl, #25
   3418c:	orr	r3, r3, ip
   34190:	add	r3, r3, r1
   34194:	and	r5, r5, fp
   34198:	add	r6, r6, sl
   3419c:	eor	sl, sl, r7
   341a0:	add	sl, sl, r3
   341a4:	eor	r5, r5, r2
   341a8:	ldr	r3, [sp, #48]	; 0x30
   341ac:	ldr	r1, [sp, #12]
   341b0:	ldr	r7, [sp, #36]	; 0x24
   341b4:	ldr	ip, [sp, #4]
   341b8:	add	r6, r5, r6
   341bc:	ldr	r5, [sp, #24]
   341c0:	str	r9, [sp, #44]	; 0x2c
   341c4:	eor	r9, r3, r1
   341c8:	eor	r7, r9, r7, ror #17
   341cc:	eor	ip, r5, ip, ror #25
   341d0:	ror	r1, r6, #15
   341d4:	eor	ip, ip, r7
   341d8:	eor	ip, ip, r7, ror #17
   341dc:	eor	r1, r1, r6, ror #23
   341e0:	eor	r1, r1, r6
   341e4:	ldr	r3, [pc, #-1200]	; 33d3c <__assert_fail@plt+0x22a50>
   341e8:	eor	r6, ip, r7, ror #9
   341ec:	ror	r5, sl, #20
   341f0:	mov	r7, r6
   341f4:	ldr	r6, [sp, #32]
   341f8:	ror	r0, r0, #23
   341fc:	add	r3, r5, r3
   34200:	ror	lr, lr, #13
   34204:	orr	ip, r4, r0
   34208:	add	r3, r3, r1
   3420c:	add	r2, r6, r2
   34210:	eor	r6, r6, r7
   34214:	str	r7, [sp, #48]	; 0x30
   34218:	and	ip, ip, sl
   3421c:	eor	r7, fp, lr
   34220:	add	r8, r6, r8
   34224:	and	r6, r4, r0
   34228:	ldr	r9, [sp, #52]	; 0x34
   3422c:	orr	ip, ip, r6
   34230:	ror	r3, r3, #25
   34234:	ldr	r6, [sp, #16]
   34238:	and	r7, r7, r1
   3423c:	eor	r7, r7, lr
   34240:	add	r2, r2, r3
   34244:	add	r2, r7, r2
   34248:	eor	r7, r9, r6
   3424c:	ldr	r9, [sp, #40]	; 0x28
   34250:	eor	r3, r3, r5
   34254:	add	r8, ip, r8
   34258:	eor	r6, r7, r9, ror #17
   3425c:	ldr	r9, [sp, #60]	; 0x3c
   34260:	ldr	r7, [sp, #28]
   34264:	add	r8, r3, r8
   34268:	eor	ip, r7, r9, ror #25
   3426c:	ror	r5, r2, #15
   34270:	eor	ip, ip, r6
   34274:	ldr	r3, [pc, #-1340]	; 33d40 <__assert_fail@plt+0x22a54>
   34278:	eor	r7, r5, r2, ror #23
   3427c:	eor	ip, ip, r6, ror #17
   34280:	ror	r5, r8, #20
   34284:	eor	r2, r2, r7
   34288:	add	r3, r5, r3
   3428c:	ldr	r7, [sp, #36]	; 0x24
   34290:	eor	ip, ip, r6, ror #9
   34294:	ror	fp, fp, #13
   34298:	mov	r6, ip
   3429c:	add	r3, r3, r2
   342a0:	ror	r4, r4, #23
   342a4:	add	lr, r7, lr
   342a8:	str	r6, [sp, #52]	; 0x34
   342ac:	eor	r6, r7, r6
   342b0:	eor	r7, r1, fp
   342b4:	orr	ip, sl, r4
   342b8:	ror	r3, r3, #25
   342bc:	and	r7, r7, r2
   342c0:	eor	r7, r7, fp
   342c4:	and	ip, ip, r8
   342c8:	add	r0, r6, r0
   342cc:	add	lr, lr, r3
   342d0:	and	r6, sl, r4
   342d4:	add	lr, r7, lr
   342d8:	orr	ip, ip, r6
   342dc:	eor	r3, r3, r5
   342e0:	ldr	r5, [sp, #56]	; 0x38
   342e4:	ldr	r7, [sp, #20]
   342e8:	add	r0, ip, r0
   342ec:	add	ip, r3, r0
   342f0:	eor	r0, r5, r7
   342f4:	ldr	r5, [sp, #44]	; 0x2c
   342f8:	ldr	r6, [sp, #32]
   342fc:	ror	r7, lr, #15
   34300:	eor	r0, r0, r5, ror #17
   34304:	ldr	r5, [sp, #64]	; 0x40
   34308:	ldr	r9, [pc, #-1484]	; 33d44 <__assert_fail@plt+0x22a58>
   3430c:	eor	r7, r7, lr, ror #23
   34310:	eor	r3, r6, r5, ror #25
   34314:	eor	r3, r3, r0
   34318:	eor	r3, r3, r0, ror #17
   3431c:	ror	r6, r1, #13
   34320:	ror	r5, ip, #20
   34324:	eor	r1, r3, r0, ror #9
   34328:	ldr	r0, [sp, #40]	; 0x28
   3432c:	eor	lr, lr, r7
   34330:	ror	sl, sl, #23
   34334:	add	r9, r5, r9
   34338:	orr	r3, r8, sl
   3433c:	str	r1, [sp, #56]	; 0x38
   34340:	add	r9, r9, lr
   34344:	eor	r1, r0, r1
   34348:	and	r3, r3, ip
   3434c:	add	r4, r1, r4
   34350:	and	r1, r8, sl
   34354:	orr	r3, r3, r1
   34358:	add	fp, r0, fp
   3435c:	ror	r9, r9, #25
   34360:	add	r4, r3, r4
   34364:	add	fp, fp, r9
   34368:	eor	r9, r9, r5
   3436c:	add	r5, r9, r4
   34370:	ldr	r3, [sp, #4]
   34374:	ldr	r4, [sp, #24]
   34378:	eor	r0, r2, r6
   3437c:	eor	r1, r3, r4
   34380:	ldr	r3, [sp, #48]	; 0x30
   34384:	ldr	r7, [sp, #8]
   34388:	and	r0, r0, lr
   3438c:	eor	r1, r1, r3, ror #17
   34390:	eor	r0, r0, r6
   34394:	ldr	r3, [sp, #36]	; 0x24
   34398:	add	fp, r0, fp
   3439c:	eor	r9, r3, r7, ror #25
   343a0:	ror	r0, fp, #15
   343a4:	eor	r9, r9, r1
   343a8:	eor	r0, r0, fp, ror #23
   343ac:	eor	r9, r9, r1, ror #17
   343b0:	ldr	r4, [pc, #-1648]	; 33d48 <__assert_fail@plt+0x22a5c>
   343b4:	eor	fp, fp, r0
   343b8:	eor	r1, r9, r1, ror #9
   343bc:	ror	r0, r5, #20
   343c0:	ldr	r9, [sp, #44]	; 0x2c
   343c4:	mov	r7, r1
   343c8:	ror	r8, r8, #23
   343cc:	add	r4, r0, r4
   343d0:	orr	r3, ip, r8
   343d4:	add	r1, r9, r6
   343d8:	add	r4, r4, fp
   343dc:	eor	r6, r9, r7
   343e0:	and	r3, r3, r5
   343e4:	add	sl, r6, sl
   343e8:	and	r6, ip, r8
   343ec:	orr	r3, r3, r6
   343f0:	ror	r4, r4, #25
   343f4:	add	sl, r3, sl
   343f8:	add	r1, r1, r4
   343fc:	eor	r4, r4, r0
   34400:	add	r6, r4, sl
   34404:	ldr	r9, [sp, #60]	; 0x3c
   34408:	ldr	r0, [sp, #28]
   3440c:	ldr	sl, [sp, #52]	; 0x34
   34410:	ror	r2, r2, #13
   34414:	eor	r4, r9, r0
   34418:	ldr	r0, [sp, #12]
   3441c:	eor	r4, r4, sl, ror #17
   34420:	str	r7, [sp, #4]
   34424:	ldr	sl, [sp, #40]	; 0x28
   34428:	eor	r7, lr, r2
   3442c:	and	r7, r7, fp
   34430:	eor	r7, r7, r2
   34434:	eor	sl, sl, r0, ror #25
   34438:	add	r1, r7, r1
   3443c:	eor	sl, sl, r4
   34440:	eor	sl, sl, r4, ror #17
   34444:	ror	r7, r1, #15
   34448:	eor	r4, sl, r4, ror #9
   3444c:	ldr	r9, [pc, #-1800]	; 33d4c <__assert_fail@plt+0x22a60>
   34450:	ror	r3, r6, #20
   34454:	mov	sl, r4
   34458:	eor	r7, r7, r1, ror #23
   3445c:	ldr	r4, [sp, #48]	; 0x30
   34460:	eor	r1, r1, r7
   34464:	ror	ip, ip, #23
   34468:	add	r9, r3, r9
   3446c:	orr	r0, r5, ip
   34470:	add	r9, r9, r1
   34474:	add	r2, r4, r2
   34478:	eor	r4, r4, sl
   3447c:	and	r0, r0, r6
   34480:	add	r8, r4, r8
   34484:	and	r4, r5, ip
   34488:	orr	r0, r0, r4
   3448c:	ror	r9, r9, #25
   34490:	add	r2, r2, r9
   34494:	add	r8, r0, r8
   34498:	eor	r9, r9, r3
   3449c:	add	r0, r9, r8
   344a0:	ldr	r3, [sp, #64]	; 0x40
   344a4:	ror	lr, lr, #13
   344a8:	ldr	r8, [sp, #32]
   344ac:	eor	r7, fp, lr
   344b0:	eor	r9, r3, r8
   344b4:	and	r7, r7, r1
   344b8:	ldr	r8, [sp, #56]	; 0x38
   344bc:	eor	r7, r7, lr
   344c0:	add	r2, r7, r2
   344c4:	ldr	r4, [sp, #16]
   344c8:	eor	r8, r9, r8, ror #17
   344cc:	ldr	r9, [sp, #44]	; 0x2c
   344d0:	ror	r7, r2, #15
   344d4:	eor	r3, r9, r4, ror #25
   344d8:	str	sl, [sp, #60]	; 0x3c
   344dc:	eor	r7, r7, r2, ror #23
   344e0:	ldr	sl, [pc, #-1944]	; 33d50 <__assert_fail@plt+0x22a64>
   344e4:	eor	r2, r2, r7
   344e8:	eor	r3, r3, r8
   344ec:	ror	r7, r0, #20
   344f0:	eor	r3, r3, r8, ror #17
   344f4:	add	sl, r7, sl
   344f8:	eor	r9, r3, r8, ror #9
   344fc:	add	sl, sl, r2
   34500:	ldr	r8, [sp, #52]	; 0x34
   34504:	ror	sl, sl, #25
   34508:	add	lr, r8, lr
   3450c:	eor	r4, r8, r9
   34510:	str	r9, [sp, #64]	; 0x40
   34514:	add	lr, lr, sl
   34518:	ldr	r9, [sp, #36]	; 0x24
   3451c:	eor	sl, sl, r7
   34520:	ldr	r7, [sp, #8]
   34524:	ror	r5, r5, #23
   34528:	orr	r3, r6, r5
   3452c:	eor	r9, r7, r9
   34530:	ldr	r7, [sp, #4]
   34534:	ror	fp, fp, #13
   34538:	and	r3, r3, r0
   3453c:	add	ip, r4, ip
   34540:	and	r4, r6, r5
   34544:	orr	r3, r3, r4
   34548:	eor	r8, r1, fp
   3454c:	eor	r9, r9, r7, ror #17
   34550:	and	r8, r8, r2
   34554:	ldr	r7, [sp, #20]
   34558:	add	ip, r3, ip
   3455c:	add	ip, sl, ip
   34560:	eor	r8, r8, fp
   34564:	ldr	sl, [sp, #48]	; 0x30
   34568:	add	lr, r8, lr
   3456c:	eor	r4, sl, r7, ror #25
   34570:	ror	r8, lr, #15
   34574:	eor	r4, r4, r9
   34578:	eor	r8, r8, lr, ror #23
   3457c:	eor	r4, r4, r9, ror #17
   34580:	ldr	r3, [pc, #-2100]	; 33d54 <__assert_fail@plt+0x22a68>
   34584:	ldr	sl, [sp, #56]	; 0x38
   34588:	eor	lr, lr, r8
   3458c:	eor	r4, r4, r9, ror #9
   34590:	ror	r8, ip, #20
   34594:	ror	r6, r6, #23
   34598:	mov	r7, r4
   3459c:	add	r3, r8, r3
   345a0:	str	r7, [sp, #8]
   345a4:	orr	r4, r0, r6
   345a8:	eor	r7, sl, r7
   345ac:	add	r3, r3, lr
   345b0:	and	r4, r4, ip
   345b4:	add	r5, r7, r5
   345b8:	and	r7, r0, r6
   345bc:	ror	r1, r1, #13
   345c0:	orr	r4, r4, r7
   345c4:	add	fp, sl, fp
   345c8:	ror	r3, r3, #25
   345cc:	eor	r9, r2, r1
   345d0:	add	fp, fp, r3
   345d4:	add	r5, r4, r5
   345d8:	eor	r3, r3, r8
   345dc:	add	r4, r3, r5
   345e0:	ldr	r8, [sp, #24]
   345e4:	ldr	r3, [sp, #12]
   345e8:	and	r9, r9, lr
   345ec:	ldr	sl, [sp, #40]	; 0x28
   345f0:	ldr	r5, [sp, #60]	; 0x3c
   345f4:	eor	r9, r9, r1
   345f8:	ldr	r7, [sp, #52]	; 0x34
   345fc:	add	fp, r9, fp
   34600:	eor	sl, r3, sl
   34604:	eor	r5, sl, r5, ror #17
   34608:	eor	sl, r7, r8, ror #25
   3460c:	ror	r9, fp, #15
   34610:	eor	sl, sl, r5
   34614:	eor	r9, r9, fp, ror #23
   34618:	eor	sl, sl, r5, ror #17
   3461c:	ldr	r3, [pc, #-2252]	; 33d58 <__assert_fail@plt+0x22a6c>
   34620:	eor	fp, fp, r9
   34624:	ror	r7, r4, #20
   34628:	ldr	r9, [sp, #4]
   3462c:	eor	r5, sl, r5, ror #9
   34630:	ror	r0, r0, #23
   34634:	mov	r8, r5
   34638:	add	r3, r7, r3
   3463c:	ror	r2, r2, #13
   34640:	orr	r5, ip, r0
   34644:	str	r8, [sp, #12]
   34648:	add	r3, r3, fp
   3464c:	eor	r8, r9, r8
   34650:	and	r5, r5, r4
   34654:	add	r1, r9, r1
   34658:	add	r6, r8, r6
   3465c:	eor	r9, lr, r2
   34660:	and	r8, ip, r0
   34664:	orr	r8, r5, r8
   34668:	ror	r3, r3, #25
   3466c:	and	r9, r9, fp
   34670:	add	r1, r1, r3
   34674:	eor	r9, r9, r2
   34678:	eor	r3, r3, r7
   3467c:	add	r6, r8, r6
   34680:	add	r6, r3, r6
   34684:	add	r5, r9, r1
   34688:	ldr	r3, [sp, #16]
   3468c:	ldr	r1, [sp, #44]	; 0x2c
   34690:	ldr	r7, [sp, #64]	; 0x40
   34694:	eor	r9, r3, r1
   34698:	ldr	sl, [sp, #28]
   3469c:	eor	r9, r9, r7, ror #17
   346a0:	ldr	r7, [sp, #56]	; 0x38
   346a4:	ror	r1, r5, #15
   346a8:	eor	r7, r7, sl, ror #25
   346ac:	eor	r1, r1, r5, ror #23
   346b0:	eor	r7, r7, r9
   346b4:	ldr	r3, [pc, #-2400]	; 33d5c <__assert_fail@plt+0x22a70>
   346b8:	eor	r5, r5, r1
   346bc:	eor	r7, r7, r9, ror #17
   346c0:	ror	r1, r6, #20
   346c4:	ldr	r8, [sp, #60]	; 0x3c
   346c8:	eor	sl, r7, r9, ror #9
   346cc:	ror	ip, ip, #23
   346d0:	add	r3, r1, r3
   346d4:	orr	r7, r4, ip
   346d8:	add	r3, r3, r5
   346dc:	add	r2, r8, r2
   346e0:	eor	r8, r8, sl
   346e4:	and	r7, r7, r6
   346e8:	add	r0, r8, r0
   346ec:	and	r8, r4, ip
   346f0:	orr	r7, r7, r8
   346f4:	ror	r3, r3, #25
   346f8:	add	r2, r2, r3
   346fc:	add	r0, r7, r0
   34700:	eor	r3, r3, r1
   34704:	add	r0, r3, r0
   34708:	ldr	r7, [sp, #20]
   3470c:	ror	lr, lr, #13
   34710:	ldr	r3, [sp, #48]	; 0x30
   34714:	ldr	r1, [sp, #8]
   34718:	eor	r9, fp, lr
   3471c:	str	sl, [sp, #16]
   34720:	and	r9, r9, r5
   34724:	eor	sl, r7, r3
   34728:	eor	sl, sl, r1, ror #17
   3472c:	eor	r9, r9, lr
   34730:	ldr	r1, [sp, #32]
   34734:	add	r2, r9, r2
   34738:	ldr	r9, [sp, #4]
   3473c:	ror	r3, r2, #15
   34740:	eor	r9, r9, r1, ror #25
   34744:	eor	r9, r9, sl
   34748:	eor	r1, r3, r2, ror #23
   3474c:	ldr	r7, [pc, #-2548]	; 33d60 <__assert_fail@plt+0x22a74>
   34750:	eor	r2, r2, r1
   34754:	eor	r9, r9, sl, ror #17
   34758:	ror	r1, r0, #20
   3475c:	ror	r4, r4, #23
   34760:	eor	r3, r9, sl, ror #9
   34764:	add	r7, r1, r7
   34768:	ldr	r9, [sp, #64]	; 0x40
   3476c:	mov	sl, r3
   34770:	add	r7, r7, r2
   34774:	orr	r3, r6, r4
   34778:	eor	r8, r9, sl
   3477c:	ror	fp, fp, #13
   34780:	and	r3, r3, r0
   34784:	add	lr, r9, lr
   34788:	and	r9, r6, r4
   3478c:	orr	r9, r3, r9
   34790:	ror	r7, r7, #25
   34794:	add	ip, r8, ip
   34798:	eor	r8, r5, fp
   3479c:	and	r8, r8, r2
   347a0:	add	lr, lr, r7
   347a4:	add	ip, r9, ip
   347a8:	eor	r7, r7, r1
   347ac:	add	ip, r7, ip
   347b0:	eor	r3, r8, fp
   347b4:	ldr	r7, [sp, #52]	; 0x34
   347b8:	ldr	r8, [sp, #24]
   347bc:	ldr	r9, [sp, #36]	; 0x24
   347c0:	ldr	r1, [sp, #12]
   347c4:	eor	r7, r8, r7
   347c8:	ldr	r8, [sp, #60]	; 0x3c
   347cc:	add	r3, r3, lr
   347d0:	eor	r1, r7, r1, ror #17
   347d4:	eor	r8, r8, r9, ror #25
   347d8:	ror	lr, r3, #15
   347dc:	eor	r8, r8, r1
   347e0:	eor	r7, lr, r3, ror #23
   347e4:	eor	r8, r8, r1, ror #17
   347e8:	eor	r3, r3, r7
   347ec:	ldr	lr, [pc, #-2704]	; 33d64 <__assert_fail@plt+0x22a78>
   347f0:	ror	r7, r6, #23
   347f4:	eor	r6, r8, r1, ror #9
   347f8:	ror	r9, ip, #20
   347fc:	str	r6, [sp, #128]	; 0x80
   34800:	ldr	r8, [sp, #8]
   34804:	str	sl, [sp, #20]
   34808:	add	lr, r9, lr
   3480c:	ldr	sl, [sp, #128]	; 0x80
   34810:	orr	r6, r0, r7
   34814:	add	lr, lr, r3
   34818:	add	fp, r8, fp
   3481c:	and	r6, r6, ip
   34820:	eor	r8, r8, sl
   34824:	and	sl, r0, r7
   34828:	ror	r5, r5, #13
   3482c:	add	r4, r8, r4
   34830:	ror	lr, lr, #25
   34834:	orr	r6, r6, sl
   34838:	eor	r1, r2, r5
   3483c:	add	fp, fp, lr
   34840:	add	r6, r6, r4
   34844:	eor	lr, lr, r9
   34848:	add	r6, lr, r6
   3484c:	ldr	sl, [sp, #28]
   34850:	and	r1, r1, r3
   34854:	ldr	lr, [sp, #56]	; 0x38
   34858:	eor	r1, r1, r5
   3485c:	add	r4, r1, fp
   34860:	eor	r1, sl, lr
   34864:	ldr	sl, [sp, #16]
   34868:	ldr	fp, [sp, #64]	; 0x40
   3486c:	ror	lr, r4, #15
   34870:	eor	r8, r1, sl, ror #17
   34874:	ldr	sl, [sp, #40]	; 0x28
   34878:	eor	r1, lr, r4, ror #23
   3487c:	eor	r4, r4, r1
   34880:	eor	sl, fp, sl, ror #25
   34884:	eor	sl, sl, r8
   34888:	eor	sl, sl, r8, ror #17
   3488c:	ldr	fp, [pc, #-2860]	; 33d68 <__assert_fail@plt+0x22a7c>
   34890:	ror	r9, r6, #20
   34894:	ror	r1, r2, #13
   34898:	eor	r2, sl, r8, ror #9
   3489c:	str	r2, [sp, #132]	; 0x84
   348a0:	add	fp, r9, fp
   348a4:	ror	lr, r0, #23
   348a8:	ldr	r8, [sp, #132]	; 0x84
   348ac:	add	r0, fp, r4
   348b0:	ldr	fp, [sp, #12]
   348b4:	orr	sl, ip, lr
   348b8:	eor	r2, r3, r1
   348bc:	eor	r8, fp, r8
   348c0:	add	r5, fp, r5
   348c4:	and	sl, sl, r6
   348c8:	and	fp, ip, lr
   348cc:	orr	sl, sl, fp
   348d0:	ror	r0, r0, #25
   348d4:	and	r2, r2, r4
   348d8:	add	r7, r8, r7
   348dc:	add	r5, r5, r0
   348e0:	add	r7, sl, r7
   348e4:	eor	r0, r0, r9
   348e8:	eor	r2, r2, r1
   348ec:	add	r2, r2, r5
   348f0:	ldr	r8, [sp, #32]
   348f4:	add	r5, r0, r7
   348f8:	ldr	fp, [sp, #4]
   348fc:	ldr	r7, [sp, #20]
   34900:	eor	r0, r8, fp
   34904:	ldr	r8, [sp, #8]
   34908:	eor	r0, r0, r7, ror #17
   3490c:	ldr	r7, [sp, #44]	; 0x2c
   34910:	ror	r9, r2, #15
   34914:	ror	sl, r5, #20
   34918:	eor	r7, r8, r7, ror #25
   3491c:	eor	r7, r7, r0
   34920:	eor	r7, r7, r0, ror #17
   34924:	eor	r0, r7, r0, ror #9
   34928:	ldr	r8, [pc, #-3012]	; 33d6c <__assert_fail@plt+0x22a80>
   3492c:	str	r0, [sp, #136]	; 0x88
   34930:	eor	r9, r9, r2, ror #23
   34934:	eor	r2, r2, r9
   34938:	ror	ip, ip, #23
   3493c:	ldr	r9, [sp, #16]
   34940:	add	r8, sl, r8
   34944:	ldr	fp, [sp, #136]	; 0x88
   34948:	ror	r3, r3, #13
   3494c:	orr	r0, r6, ip
   34950:	add	r8, r8, r2
   34954:	eor	r7, r4, r3
   34958:	eor	fp, r9, fp
   3495c:	add	r1, r9, r1
   34960:	and	r0, r0, r5
   34964:	and	r9, r6, ip
   34968:	add	lr, fp, lr
   3496c:	ror	r8, r8, #25
   34970:	and	r7, r7, r2
   34974:	orr	r0, r0, r9
   34978:	eor	r7, r7, r3
   3497c:	add	r1, r1, r8
   34980:	add	r0, r0, lr
   34984:	eor	r8, r8, sl
   34988:	add	r0, r8, r0
   3498c:	add	r1, r7, r1
   34990:	ldr	r9, [sp, #36]	; 0x24
   34994:	ldr	r8, [sp, #60]	; 0x3c
   34998:	ldr	r7, [sp, #128]	; 0x80
   3499c:	eor	lr, r9, r8
   349a0:	ldr	r8, [sp, #48]	; 0x30
   349a4:	eor	lr, lr, r7, ror #17
   349a8:	ldr	r7, [sp, #12]
   349ac:	ror	sl, r1, #15
   349b0:	eor	r9, r7, r8, ror #25
   349b4:	eor	r9, r9, lr
   349b8:	ldr	r7, [pc, #-3152]	; 33d70 <__assert_fail@plt+0x22a84>
   349bc:	ror	r8, r0, #20
   349c0:	eor	sl, sl, r1, ror #23
   349c4:	eor	r9, r9, lr, ror #17
   349c8:	eor	r1, r1, sl
   349cc:	eor	lr, r9, lr, ror #9
   349d0:	add	r7, r8, r7
   349d4:	ror	r4, r4, #13
   349d8:	str	lr, [sp, #140]	; 0x8c
   349dc:	ldr	sl, [sp, #20]
   349e0:	add	r7, r7, r1
   349e4:	ror	r6, r6, #23
   349e8:	eor	lr, r2, r4
   349ec:	ldr	r9, [sp, #140]	; 0x8c
   349f0:	orr	fp, r5, r6
   349f4:	add	r3, sl, r3
   349f8:	ror	r7, r7, #25
   349fc:	and	lr, lr, r1
   34a00:	eor	sl, sl, r9
   34a04:	and	fp, fp, r0
   34a08:	and	r9, r5, r6
   34a0c:	eor	lr, lr, r4
   34a10:	add	r3, r3, r7
   34a14:	add	r3, lr, r3
   34a18:	orr	r9, fp, r9
   34a1c:	add	ip, sl, ip
   34a20:	ldr	fp, [sp, #64]	; 0x40
   34a24:	ldr	sl, [sp, #40]	; 0x28
   34a28:	ldr	lr, [sp, #132]	; 0x84
   34a2c:	eor	sl, sl, fp
   34a30:	add	ip, r9, ip
   34a34:	ldr	r9, [sp, #52]	; 0x34
   34a38:	eor	lr, sl, lr, ror #17
   34a3c:	ldr	sl, [sp, #16]
   34a40:	eor	r7, r7, r8
   34a44:	eor	sl, sl, r9, ror #25
   34a48:	add	ip, r7, ip
   34a4c:	eor	sl, sl, lr
   34a50:	ror	r7, r3, #15
   34a54:	eor	sl, sl, lr, ror #17
   34a58:	eor	r7, r7, r3, ror #23
   34a5c:	ldr	r8, [pc, #-3312]	; 33d74 <__assert_fail@plt+0x22a88>
   34a60:	eor	r3, r3, r7
   34a64:	ror	r9, ip, #20
   34a68:	ror	r7, r2, #13
   34a6c:	eor	r2, sl, lr, ror #9
   34a70:	str	r2, [sp, #144]	; 0x90
   34a74:	add	r8, r9, r8
   34a78:	ldr	lr, [sp, #128]	; 0x80
   34a7c:	ror	r5, r5, #23
   34a80:	add	r8, r8, r3
   34a84:	ldr	sl, [sp, #144]	; 0x90
   34a88:	orr	fp, r0, r5
   34a8c:	eor	r2, r1, r7
   34a90:	eor	sl, lr, sl
   34a94:	and	fp, fp, ip
   34a98:	add	r4, lr, r4
   34a9c:	ror	r8, r8, #25
   34aa0:	and	lr, r0, r5
   34aa4:	and	r2, r2, r3
   34aa8:	orr	lr, fp, lr
   34aac:	add	r4, r4, r8
   34ab0:	add	r6, sl, r6
   34ab4:	eor	r2, r2, r7
   34ab8:	add	r2, r2, r4
   34abc:	add	r6, lr, r6
   34ac0:	ldr	lr, [sp, #44]	; 0x2c
   34ac4:	ldr	r4, [sp, #8]
   34ac8:	eor	r8, r8, r9
   34acc:	eor	lr, lr, r4
   34ad0:	ldr	r4, [sp, #136]	; 0x88
   34ad4:	ldr	r9, [sp, #20]
   34ad8:	add	r6, r8, r6
   34adc:	eor	lr, lr, r4, ror #17
   34ae0:	ldr	r4, [sp, #56]	; 0x38
   34ae4:	ror	sl, r2, #15
   34ae8:	ldr	r8, [pc, #-3448]	; 33d78 <__assert_fail@plt+0x22a8c>
   34aec:	eor	r4, r9, r4, ror #25
   34af0:	eor	r4, r4, lr
   34af4:	eor	r4, r4, lr, ror #17
   34af8:	eor	lr, r4, lr, ror #9
   34afc:	ror	r9, r6, #20
   34b00:	str	lr, [sp, #148]	; 0x94
   34b04:	eor	sl, sl, r2, ror #23
   34b08:	eor	r2, r2, sl
   34b0c:	ror	r0, r0, #23
   34b10:	ldr	r4, [sp, #132]	; 0x84
   34b14:	add	r8, r9, r8
   34b18:	ldr	sl, [sp, #148]	; 0x94
   34b1c:	ror	r1, r1, #13
   34b20:	orr	fp, ip, r0
   34b24:	add	r8, r8, r2
   34b28:	eor	lr, r3, r1
   34b2c:	eor	sl, r4, sl
   34b30:	and	fp, fp, r6
   34b34:	add	r7, r4, r7
   34b38:	and	r4, ip, r0
   34b3c:	ror	r8, r8, #25
   34b40:	orr	r4, fp, r4
   34b44:	and	lr, lr, r2
   34b48:	add	r5, sl, r5
   34b4c:	add	r7, r7, r8
   34b50:	add	r5, r4, r5
   34b54:	eor	lr, lr, r1
   34b58:	eor	r4, r9, r8
   34b5c:	add	r4, r4, r5
   34b60:	add	lr, lr, r7
   34b64:	ldr	r8, [sp, #48]	; 0x30
   34b68:	ldr	r7, [sp, #140]	; 0x8c
   34b6c:	ldr	r5, [sp, #12]
   34b70:	ldr	fp, [sp, #4]
   34b74:	eor	r5, r8, r5
   34b78:	eor	r5, r5, r7, ror #17
   34b7c:	ldr	r7, [sp, #128]	; 0x80
   34b80:	ror	r9, lr, #15
   34b84:	eor	r7, r7, fp, ror #25
   34b88:	eor	r7, r7, r5
   34b8c:	eor	r7, r7, r5, ror #17
   34b90:	ldr	r8, [pc, #-3612]	; 33d7c <__assert_fail@plt+0x22a90>
   34b94:	ror	sl, r4, #20
   34b98:	eor	r5, r7, r5, ror #9
   34b9c:	eor	r9, r9, lr, ror #23
   34ba0:	eor	lr, lr, r9
   34ba4:	str	r5, [sp, #152]	; 0x98
   34ba8:	add	r8, sl, r8
   34bac:	ror	r3, r3, #13
   34bb0:	ldr	fp, [sp, #136]	; 0x88
   34bb4:	ldr	r9, [sp, #152]	; 0x98
   34bb8:	add	r8, r8, lr
   34bbc:	ror	ip, ip, #23
   34bc0:	eor	r7, r2, r3
   34bc4:	orr	r5, r6, ip
   34bc8:	and	r7, r7, lr
   34bcc:	add	r1, fp, r1
   34bd0:	ror	r8, r8, #25
   34bd4:	eor	fp, fp, r9
   34bd8:	add	fp, fp, r0
   34bdc:	and	r9, r6, ip
   34be0:	add	r1, r1, r8
   34be4:	eor	r0, r7, r3
   34be8:	and	r5, r5, r4
   34bec:	add	r0, r0, r1
   34bf0:	orr	r5, r5, r9
   34bf4:	ldr	r1, [sp, #16]
   34bf8:	ldr	r9, [sp, #52]	; 0x34
   34bfc:	eor	r8, r8, sl
   34c00:	eor	r7, r9, r1
   34c04:	ldr	r1, [sp, #144]	; 0x90
   34c08:	add	r5, r5, fp
   34c0c:	add	r5, r8, r5
   34c10:	ldr	r8, [sp, #60]	; 0x3c
   34c14:	eor	r7, r7, r1, ror #17
   34c18:	ldr	r1, [sp, #132]	; 0x84
   34c1c:	ror	sl, r0, #15
   34c20:	eor	r1, r1, r8, ror #25
   34c24:	eor	r1, r1, r7
   34c28:	eor	r1, r1, r7, ror #17
   34c2c:	eor	r7, r1, r7, ror #9
   34c30:	ldr	r8, [pc, #-3768]	; 33d80 <__assert_fail@plt+0x22a94>
   34c34:	ror	r9, r5, #20
   34c38:	str	r7, [sp, #156]	; 0x9c
   34c3c:	eor	sl, sl, r0, ror #23
   34c40:	eor	r0, r0, sl
   34c44:	ldr	r1, [sp, #140]	; 0x8c
   34c48:	ror	r6, r6, #23
   34c4c:	add	r8, r9, r8
   34c50:	ldr	sl, [sp, #156]	; 0x9c
   34c54:	orr	fp, r4, r6
   34c58:	add	r8, r8, r0
   34c5c:	eor	sl, r1, sl
   34c60:	and	fp, fp, r5
   34c64:	add	r3, r1, r3
   34c68:	and	r1, r4, r6
   34c6c:	add	ip, sl, ip
   34c70:	ror	r8, r8, #25
   34c74:	orr	r1, fp, r1
   34c78:	add	r3, r3, r8
   34c7c:	add	r1, r1, ip
   34c80:	eor	r8, r8, r9
   34c84:	ldr	ip, [sp, #56]	; 0x38
   34c88:	ldr	r9, [sp, #20]
   34c8c:	ldr	sl, [sp, #64]	; 0x40
   34c90:	eor	ip, ip, r9
   34c94:	ldr	r9, [sp, #148]	; 0x94
   34c98:	ror	r2, r2, #13
   34c9c:	eor	r7, lr, r2
   34ca0:	eor	ip, ip, r9, ror #17
   34ca4:	ldr	r9, [sp, #136]	; 0x88
   34ca8:	ror	r4, r4, #23
   34cac:	eor	r9, r9, sl, ror #25
   34cb0:	eor	r9, r9, ip
   34cb4:	eor	r9, r9, ip, ror #17
   34cb8:	eor	ip, r9, ip, ror #9
   34cbc:	str	ip, [sp, #160]	; 0xa0
   34cc0:	ldr	r9, [sp, #144]	; 0x90
   34cc4:	and	r7, r7, r0
   34cc8:	ldr	fp, [sp, #160]	; 0xa0
   34ccc:	add	r1, r8, r1
   34cd0:	eor	r7, r7, r2
   34cd4:	orr	ip, r5, r4
   34cd8:	add	r3, r7, r3
   34cdc:	eor	fp, r9, fp
   34ce0:	add	r2, r9, r2
   34ce4:	and	ip, ip, r1
   34ce8:	and	r9, r5, r4
   34cec:	add	r6, fp, r6
   34cf0:	orr	ip, ip, r9
   34cf4:	ldr	fp, [sp, #4]
   34cf8:	ror	r7, r3, #15
   34cfc:	add	ip, ip, r6
   34d00:	ldr	r8, [pc, #-3972]	; 33d84 <__assert_fail@plt+0x22a98>
   34d04:	ldr	r6, [sp, #128]	; 0x80
   34d08:	ror	sl, r1, #20
   34d0c:	eor	r7, r7, r3, ror #23
   34d10:	eor	r3, r3, r7
   34d14:	add	r8, sl, r8
   34d18:	eor	r6, fp, r6
   34d1c:	ldr	fp, [sp, #152]	; 0x98
   34d20:	ror	lr, lr, #13
   34d24:	add	r8, r8, r3
   34d28:	eor	r7, r0, lr
   34d2c:	ldr	r9, [sp, #8]
   34d30:	eor	r6, r6, fp, ror #17
   34d34:	ror	r8, r8, #25
   34d38:	ldr	fp, [sp, #140]	; 0x8c
   34d3c:	and	r7, r7, r3
   34d40:	eor	r7, r7, lr
   34d44:	add	r2, r2, r8
   34d48:	add	r2, r7, r2
   34d4c:	eor	r8, r8, sl
   34d50:	eor	r9, fp, r9, ror #25
   34d54:	add	ip, r8, ip
   34d58:	eor	r9, r9, r6
   34d5c:	ror	r7, r2, #15
   34d60:	eor	r9, r9, r6, ror #17
   34d64:	ldr	r8, [pc, #-4068]	; 33d88 <__assert_fail@plt+0x22a9c>
   34d68:	ror	sl, ip, #20
   34d6c:	eor	r6, r9, r6, ror #9
   34d70:	eor	r7, r7, r2, ror #23
   34d74:	eor	r2, r2, r7
   34d78:	str	r6, [sp, #164]	; 0xa4
   34d7c:	add	r8, sl, r8
   34d80:	ror	r5, r5, #23
   34d84:	ror	r0, r0, #13
   34d88:	ldr	fp, [sp, #148]	; 0x94
   34d8c:	ldr	r9, [sp, #164]	; 0xa4
   34d90:	add	r8, r8, r2
   34d94:	orr	r7, r1, r5
   34d98:	eor	r6, r3, r0
   34d9c:	ror	r8, r8, #25
   34da0:	add	lr, fp, lr
   34da4:	and	r7, r7, ip
   34da8:	eor	fp, fp, r9
   34dac:	and	r6, r6, r2
   34db0:	and	r9, r1, r5
   34db4:	orr	r7, r7, r9
   34db8:	add	lr, lr, r8
   34dbc:	add	r4, fp, r4
   34dc0:	eor	r6, r6, r0
   34dc4:	add	r6, r6, lr
   34dc8:	add	r4, r7, r4
   34dcc:	ldr	lr, [sp, #132]	; 0x84
   34dd0:	eor	r7, sl, r8
   34dd4:	ldr	r8, [sp, #60]	; 0x3c
   34dd8:	add	r7, r7, r4
   34ddc:	eor	lr, r8, lr
   34de0:	ldr	r8, [sp, #156]	; 0x9c
   34de4:	ldr	r4, [sp, #144]	; 0x90
   34de8:	ror	sl, r6, #15
   34dec:	eor	lr, lr, r8, ror #17
   34df0:	ldr	r8, [sp, #12]
   34df4:	ror	r9, r7, #20
   34df8:	eor	sl, sl, r6, ror #23
   34dfc:	eor	r4, r4, r8, ror #25
   34e00:	eor	r4, r4, lr
   34e04:	ldr	r8, [pc, #1116]	; 35268 <__assert_fail@plt+0x23f7c>
   34e08:	eor	r4, r4, lr, ror #17
   34e0c:	eor	r6, r6, sl
   34e10:	eor	lr, r4, lr, ror #9
   34e14:	add	r8, r9, r8
   34e18:	ldr	r4, [sp, #152]	; 0x98
   34e1c:	ror	r3, r3, #13
   34e20:	str	lr, [sp, #168]	; 0xa8
   34e24:	add	r8, r8, r6
   34e28:	ror	r1, r1, #23
   34e2c:	eor	lr, r2, r3
   34e30:	ldr	sl, [sp, #168]	; 0xa8
   34e34:	orr	fp, ip, r1
   34e38:	add	r0, r4, r0
   34e3c:	ror	r8, r8, #25
   34e40:	and	lr, lr, r6
   34e44:	eor	sl, r4, sl
   34e48:	and	fp, fp, r7
   34e4c:	and	r4, ip, r1
   34e50:	add	r0, r0, r8
   34e54:	eor	lr, lr, r3
   34e58:	add	lr, lr, r0
   34e5c:	add	r5, sl, r5
   34e60:	orr	r4, fp, r4
   34e64:	ldr	sl, [sp, #64]	; 0x40
   34e68:	ldr	fp, [sp, #160]	; 0xa0
   34e6c:	ldr	r0, [sp, #136]	; 0x88
   34e70:	add	r4, r4, r5
   34e74:	eor	r0, sl, r0
   34e78:	ldr	sl, [sp, #16]
   34e7c:	eor	r0, r0, fp, ror #17
   34e80:	ldr	fp, [sp, #148]	; 0x94
   34e84:	eor	r8, r8, r9
   34e88:	eor	r5, fp, sl, ror #25
   34e8c:	eor	r5, r5, r0
   34e90:	add	r4, r8, r4
   34e94:	eor	r5, r5, r0, ror #17
   34e98:	eor	r0, r5, r0, ror #9
   34e9c:	ror	r9, lr, #15
   34ea0:	ldr	r8, [pc, #964]	; 3526c <__assert_fail@plt+0x23f80>
   34ea4:	ror	sl, r4, #20
   34ea8:	str	r0, [sp, #172]	; 0xac
   34eac:	eor	r9, r9, lr, ror #23
   34eb0:	eor	lr, lr, r9
   34eb4:	ror	ip, ip, #23
   34eb8:	ldr	fp, [sp, #156]	; 0x9c
   34ebc:	ldr	r9, [sp, #172]	; 0xac
   34ec0:	add	r8, sl, r8
   34ec4:	ror	r2, r2, #13
   34ec8:	orr	r0, r7, ip
   34ecc:	add	r8, r8, lr
   34ed0:	eor	r5, r6, r2
   34ed4:	add	r3, fp, r3
   34ed8:	and	r0, r0, r4
   34edc:	eor	fp, fp, r9
   34ee0:	and	r9, r7, ip
   34ee4:	ror	r8, r8, #25
   34ee8:	orr	r0, r0, r9
   34eec:	and	r5, r5, lr
   34ef0:	ldr	r9, [sp, #8]
   34ef4:	add	r1, fp, r1
   34ef8:	ldr	fp, [sp, #140]	; 0x8c
   34efc:	eor	r5, r5, r2
   34f00:	add	r3, r3, r8
   34f04:	add	r3, r5, r3
   34f08:	eor	r5, r9, fp
   34f0c:	ldr	fp, [sp, #164]	; 0xa4
   34f10:	ldr	r9, [sp, #20]
   34f14:	add	r1, r0, r1
   34f18:	eor	r5, r5, fp, ror #17
   34f1c:	ldr	fp, [sp, #152]	; 0x98
   34f20:	eor	r0, sl, r8
   34f24:	add	r0, r0, r1
   34f28:	eor	r1, fp, r9, ror #25
   34f2c:	eor	r1, r1, r5
   34f30:	eor	r1, r1, r5, ror #17
   34f34:	eor	fp, r1, r5, ror #9
   34f38:	ror	sl, r3, #15
   34f3c:	ldr	r8, [pc, #812]	; 35270 <__assert_fail@plt+0x23f84>
   34f40:	ror	r9, r0, #20
   34f44:	str	fp, [sp, #112]	; 0x70
   34f48:	eor	sl, sl, r3, ror #23
   34f4c:	eor	r3, r3, sl
   34f50:	ldr	r1, [sp, #160]	; 0xa0
   34f54:	ror	r7, r7, #23
   34f58:	add	r8, r9, r8
   34f5c:	ldr	sl, [sp, #112]	; 0x70
   34f60:	orr	fp, r4, r7
   34f64:	add	r8, r8, r3
   34f68:	eor	sl, r1, sl
   34f6c:	and	fp, fp, r0
   34f70:	add	r2, r1, r2
   34f74:	and	r1, r4, r7
   34f78:	ror	r6, r6, #13
   34f7c:	add	ip, sl, ip
   34f80:	ror	r8, r8, #25
   34f84:	orr	r1, fp, r1
   34f88:	eor	r5, lr, r6
   34f8c:	add	r2, r2, r8
   34f90:	add	r1, r1, ip
   34f94:	eor	r8, r8, r9
   34f98:	add	r1, r8, r1
   34f9c:	and	r5, r5, r3
   34fa0:	ldr	r8, [sp, #12]
   34fa4:	ldr	ip, [sp, #144]	; 0x90
   34fa8:	eor	r5, r5, r6
   34fac:	add	r2, r5, r2
   34fb0:	eor	r5, r8, ip
   34fb4:	ldr	r8, [sp, #128]	; 0x80
   34fb8:	ldr	ip, [sp, #156]	; 0x9c
   34fbc:	ror	sl, r2, #15
   34fc0:	eor	ip, ip, r8, ror #25
   34fc4:	ldr	r8, [sp, #168]	; 0xa8
   34fc8:	ror	r9, r1, #20
   34fcc:	eor	sl, sl, r2, ror #23
   34fd0:	eor	r5, r5, r8, ror #17
   34fd4:	eor	ip, ip, r5
   34fd8:	eor	ip, ip, r5, ror #17
   34fdc:	eor	ip, ip, r5, ror #9
   34fe0:	ldr	r8, [pc, #652]	; 35274 <__assert_fail@plt+0x23f88>
   34fe4:	str	ip, [sp, #116]	; 0x74
   34fe8:	eor	r2, r2, sl
   34fec:	ldr	ip, [sp, #164]	; 0xa4
   34ff0:	ror	r4, r4, #23
   34ff4:	add	r8, r9, r8
   34ff8:	ldr	sl, [sp, #116]	; 0x74
   34ffc:	orr	fp, r0, r4
   35000:	add	r8, r8, r2
   35004:	eor	sl, ip, sl
   35008:	and	fp, fp, r1
   3500c:	add	r6, ip, r6
   35010:	and	ip, r0, r4
   35014:	add	r7, sl, r7
   35018:	ror	r8, r8, #25
   3501c:	orr	ip, fp, ip
   35020:	ror	lr, lr, #13
   35024:	add	r6, r6, r8
   35028:	add	ip, ip, r7
   3502c:	eor	r8, r8, r9
   35030:	add	ip, r8, ip
   35034:	eor	r5, r3, lr
   35038:	ldr	r8, [sp, #132]	; 0x84
   3503c:	and	r5, r5, r2
   35040:	ldr	r7, [sp, #160]	; 0xa0
   35044:	eor	r5, r5, lr
   35048:	add	r5, r5, r6
   3504c:	ldr	sl, [sp, #16]
   35050:	ldr	r6, [sp, #148]	; 0x94
   35054:	eor	r7, r7, r8, ror #25
   35058:	ldr	r8, [sp, #172]	; 0xac
   3505c:	eor	r6, sl, r6
   35060:	ror	r9, r5, #15
   35064:	eor	r6, r6, r8, ror #17
   35068:	eor	r7, r7, r6
   3506c:	eor	r7, r7, r6, ror #17
   35070:	eor	r6, r7, r6, ror #9
   35074:	str	r6, [sp, #120]	; 0x78
   35078:	eor	r9, r9, r5, ror #23
   3507c:	ldr	r8, [pc, #500]	; 35278 <__assert_fail@plt+0x23f8c>
   35080:	eor	r5, r5, r9
   35084:	ror	sl, ip, #20
   35088:	ldr	r9, [sp, #120]	; 0x78
   3508c:	ldr	fp, [sp, #168]	; 0xa8
   35090:	add	r8, sl, r8
   35094:	ror	r3, r3, #13
   35098:	eor	fp, fp, r9
   3509c:	add	r8, r8, r5
   350a0:	ldr	r9, [sp, #168]	; 0xa8
   350a4:	eor	r7, r2, r3
   350a8:	ror	r8, r8, #25
   350ac:	add	lr, r9, lr
   350b0:	and	r7, r7, r5
   350b4:	ror	r0, r0, #23
   350b8:	eor	r7, r7, r3
   350bc:	add	lr, lr, r8
   350c0:	add	lr, r7, lr
   350c4:	orr	r6, r1, r0
   350c8:	and	r9, r1, r0
   350cc:	and	r6, r6, ip
   350d0:	orr	r6, r6, r9
   350d4:	add	r4, fp, r4
   350d8:	ror	r7, lr, #15
   350dc:	add	r4, r6, r4
   350e0:	eor	r7, r7, lr, ror #23
   350e4:	eor	r6, sl, r8
   350e8:	ldr	r8, [sp, #136]	; 0x88
   350ec:	eor	r7, r7, lr
   350f0:	ldr	lr, [sp, #164]	; 0xa4
   350f4:	add	r6, r6, r4
   350f8:	ldr	sl, [sp, #20]
   350fc:	ldr	r4, [sp, #152]	; 0x98
   35100:	eor	r8, lr, r8, ror #25
   35104:	ldr	lr, [sp, #112]	; 0x70
   35108:	eor	sl, sl, r4
   3510c:	ldr	r4, [pc, #360]	; 3527c <__assert_fail@plt+0x23f90>
   35110:	ror	r9, r6, #20
   35114:	eor	sl, sl, lr, ror #17
   35118:	add	r4, r9, r4
   3511c:	eor	r8, r8, sl
   35120:	ror	r2, r2, #13
   35124:	ldr	fp, [sp, #172]	; 0xac
   35128:	eor	r8, r8, sl, ror #17
   3512c:	add	r4, r4, r7
   35130:	eor	sl, r8, sl, ror #9
   35134:	eor	lr, r5, r2
   35138:	add	r3, fp, r3
   3513c:	ror	r4, r4, #25
   35140:	eor	fp, fp, sl
   35144:	and	lr, lr, r7
   35148:	ror	r1, r1, #23
   3514c:	eor	lr, lr, r2
   35150:	str	fp, [sp, #4]
   35154:	add	r3, r3, r4
   35158:	orr	r8, ip, r1
   3515c:	add	r3, lr, r3
   35160:	ldr	lr, [sp, #4]
   35164:	and	fp, ip, r1
   35168:	and	r8, r8, r6
   3516c:	add	r0, lr, r0
   35170:	orr	r8, r8, fp
   35174:	eor	r4, r4, r9
   35178:	add	r0, r8, r0
   3517c:	add	r0, r4, r0
   35180:	ldr	r4, [sp, #88]	; 0x58
   35184:	ldr	r8, [sp, #68]	; 0x44
   35188:	eor	lr, r3, r3, ror #23
   3518c:	eor	lr, lr, r4
   35190:	ldr	r4, [sp, #104]	; 0x68
   35194:	add	r8, r8, #64	; 0x40
   35198:	cmp	r4, r8
   3519c:	ldr	r4, [sp, #80]	; 0x50
   351a0:	str	r8, [sp, #68]	; 0x44
   351a4:	eor	ip, r4, ip, ror #23
   351a8:	mov	r8, ip
   351ac:	str	ip, [sp, #80]	; 0x50
   351b0:	ldr	ip, [sp, #84]	; 0x54
   351b4:	eor	r3, lr, r3, ror #15
   351b8:	eor	ip, ip, r1
   351bc:	str	ip, [sp, #84]	; 0x54
   351c0:	ldr	r1, [sp, #76]	; 0x4c
   351c4:	ldr	r4, [sp, #96]	; 0x60
   351c8:	eor	r1, r1, r6
   351cc:	eor	r4, r4, r5, ror #13
   351d0:	mov	r9, r4
   351d4:	str	r4, [sp, #96]	; 0x60
   351d8:	ldr	r4, [sp, #100]	; 0x64
   351dc:	mov	lr, r3
   351e0:	eor	r4, r4, r2
   351e4:	mov	r2, r4
   351e8:	str	r4, [sp, #100]	; 0x64
   351ec:	ldr	r4, [sp, #72]	; 0x48
   351f0:	str	r3, [sp, #88]	; 0x58
   351f4:	eor	r4, r4, r0
   351f8:	mov	r0, r4
   351fc:	str	r4, [sp, #72]	; 0x48
   35200:	ldr	r4, [sp, #92]	; 0x5c
   35204:	str	r1, [sp, #76]	; 0x4c
   35208:	eor	r4, r4, r7
   3520c:	mov	r6, r4
   35210:	str	r4, [sp, #92]	; 0x5c
   35214:	mov	r4, r3
   35218:	ldr	r3, [sp, #108]	; 0x6c
   3521c:	str	sl, [sp, #124]	; 0x7c
   35220:	mov	r5, r0
   35224:	str	r0, [r3]
   35228:	str	r6, [r3, #20]
   3522c:	mov	r0, r6
   35230:	mov	sl, r1
   35234:	str	r1, [r3, #4]
   35238:	str	r9, [r3, #24]
   3523c:	mov	r1, r8
   35240:	str	r8, [r3, #8]
   35244:	mov	r6, r9
   35248:	str	r2, [r3, #28]
   3524c:	str	ip, [r3, #12]
   35250:	str	lr, [r3, #16]
   35254:	mov	r9, r2
   35258:	mov	r8, ip
   3525c:	bhi	32ca8 <__assert_fail@plt+0x219bc>
   35260:	add	sp, sp, #180	; 0xb4
   35264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35268:	stmibcs	sl!, {r1, r2, r4, r5, r6, r9, sl, fp, ip}^
   3526c:	bicspl	r3, r4, #236, 24	; 0xec00
   35270:	sbfxge	r7, r8, #19, #9
   35274:	svcmi	0x0050f3b1
   35278:	cdpls	7, 10, cr14, cr1, cr2, {3}
   3527c:	stclcc	14, cr12, [r3, #-788]	; 0xfffffcec
   35280:	push	{r4, r5, r6, lr}
   35284:	mov	r4, r0
   35288:	ldr	r0, [r0, #40]	; 0x28
   3528c:	ldr	r3, [r4, #32]
   35290:	cmp	r0, #55	; 0x37
   35294:	add	r3, r0, r3
   35298:	movhi	r5, #128	; 0x80
   3529c:	movls	r5, #64	; 0x40
   352a0:	movhi	r2, #120	; 0x78
   352a4:	movls	r2, #56	; 0x38
   352a8:	movhi	ip, #31
   352ac:	movls	ip, #15
   352b0:	movhi	lr, #30
   352b4:	movls	lr, #14
   352b8:	cmp	r0, r3
   352bc:	str	r3, [r4, #32]
   352c0:	ldrhi	r1, [r4, #36]	; 0x24
   352c4:	ldrls	r6, [r4, #36]	; 0x24
   352c8:	addhi	r6, r1, #1
   352cc:	lsr	r1, r3, #29
   352d0:	add	lr, r4, lr, lsl #2
   352d4:	add	ip, r4, ip, lsl #2
   352d8:	orr	r1, r1, r6, lsl #3
   352dc:	lsl	r3, r3, #3
   352e0:	strhi	r6, [r4, #36]	; 0x24
   352e4:	rev	r1, r1
   352e8:	add	r6, r4, #44	; 0x2c
   352ec:	rev	r3, r3
   352f0:	str	r1, [lr, #44]	; 0x2c
   352f4:	sub	r2, r2, r0
   352f8:	ldr	r1, [pc, #28]	; 3531c <__assert_fail@plt+0x24030>
   352fc:	add	r0, r6, r0
   35300:	str	r3, [ip, #44]	; 0x2c
   35304:	bl	11058 <memcpy@plt>
   35308:	mov	r2, r4
   3530c:	mov	r1, r5
   35310:	mov	r0, r6
   35314:	pop	{r4, r5, r6, lr}
   35318:	b	32c0c <__assert_fail@plt+0x21920>
   3531c:	andeq	sp, r3, ip, asr #17
   35320:	push	{r4, r5, r6, lr}
   35324:	mov	r5, r1
   35328:	mov	r4, r0
   3532c:	bl	35280 <__assert_fail@plt+0x23f94>
   35330:	mov	r1, r5
   35334:	mov	r0, r4
   35338:	pop	{r4, r5, r6, lr}
   3533c:	b	32be0 <__assert_fail@plt+0x218f4>
   35340:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35344:	mov	r6, r2
   35348:	ldr	r4, [r2, #40]	; 0x28
   3534c:	mov	r8, r0
   35350:	cmp	r4, #0
   35354:	mov	r5, r1
   35358:	bne	35448 <__assert_fail@plt+0x2415c>
   3535c:	cmp	r5, #63	; 0x3f
   35360:	bls	35438 <__assert_fail@plt+0x2414c>
   35364:	tst	r8, #3
   35368:	beq	3541c <__assert_fail@plt+0x24130>
   3536c:	cmp	r5, #64	; 0x40
   35370:	add	r7, r6, #44	; 0x2c
   35374:	beq	353f4 <__assert_fail@plt+0x24108>
   35378:	mov	sl, r5
   3537c:	mov	r4, r8
   35380:	mov	r9, #64	; 0x40
   35384:	add	r2, r4, #64	; 0x40
   35388:	mov	r3, r7
   3538c:	ldr	lr, [r4]
   35390:	ldr	ip, [r4, #4]
   35394:	ldr	r0, [r4, #8]
   35398:	ldr	r1, [r4, #12]
   3539c:	add	r4, r4, #16
   353a0:	cmp	r4, r2
   353a4:	str	lr, [r3]
   353a8:	str	ip, [r3, #4]
   353ac:	str	r0, [r3, #8]
   353b0:	str	r1, [r3, #12]
   353b4:	add	r3, r3, #16
   353b8:	bne	3538c <__assert_fail@plt+0x240a0>
   353bc:	sub	sl, sl, #64	; 0x40
   353c0:	mov	r2, r6
   353c4:	mov	r1, r9
   353c8:	mov	r0, r7
   353cc:	bl	32c0c <__assert_fail@plt+0x21920>
   353d0:	cmp	sl, #64	; 0x40
   353d4:	bhi	35384 <__assert_fail@plt+0x24098>
   353d8:	sub	r3, r5, #65	; 0x41
   353dc:	bic	r2, r3, #63	; 0x3f
   353e0:	mov	r3, r2
   353e4:	sub	r5, r5, #64	; 0x40
   353e8:	add	r2, r2, #64	; 0x40
   353ec:	sub	r5, r5, r3
   353f0:	add	r8, r8, r2
   353f4:	ldr	r4, [r6, #40]	; 0x28
   353f8:	mov	r1, r8
   353fc:	add	r0, r7, r4
   35400:	mov	r2, r5
   35404:	add	r4, r4, r5
   35408:	bl	11058 <memcpy@plt>
   3540c:	cmp	r4, #63	; 0x3f
   35410:	bhi	35488 <__assert_fail@plt+0x2419c>
   35414:	str	r4, [r6, #40]	; 0x28
   35418:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3541c:	bic	r4, r5, #63	; 0x3f
   35420:	mov	r0, r8
   35424:	mov	r1, r4
   35428:	mov	r2, r6
   3542c:	bl	32c0c <__assert_fail@plt+0x21920>
   35430:	and	r5, r5, #63	; 0x3f
   35434:	add	r8, r8, r4
   35438:	cmp	r5, #0
   3543c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   35440:	add	r7, r6, #44	; 0x2c
   35444:	b	353f4 <__assert_fail@plt+0x24108>
   35448:	rsb	r7, r4, #128	; 0x80
   3544c:	cmp	r7, r1
   35450:	movcs	r7, r1
   35454:	add	r9, r2, #44	; 0x2c
   35458:	mov	r1, r8
   3545c:	mov	r2, r7
   35460:	add	r0, r9, r4
   35464:	bl	11058 <memcpy@plt>
   35468:	ldr	r1, [r6, #40]	; 0x28
   3546c:	add	r1, r7, r1
   35470:	cmp	r1, #64	; 0x40
   35474:	str	r1, [r6, #40]	; 0x28
   35478:	bhi	354b4 <__assert_fail@plt+0x241c8>
   3547c:	add	r8, r8, r7
   35480:	sub	r5, r5, r7
   35484:	b	3535c <__assert_fail@plt+0x24070>
   35488:	sub	r4, r4, #64	; 0x40
   3548c:	mov	r2, r6
   35490:	mov	r1, #64	; 0x40
   35494:	mov	r0, r7
   35498:	bl	32c0c <__assert_fail@plt+0x21920>
   3549c:	mov	r0, r7
   354a0:	mov	r2, r4
   354a4:	add	r1, r6, #108	; 0x6c
   354a8:	bl	11058 <memcpy@plt>
   354ac:	str	r4, [r6, #40]	; 0x28
   354b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   354b4:	mov	r2, r6
   354b8:	mov	r0, r9
   354bc:	bic	r1, r1, #63	; 0x3f
   354c0:	bl	32c0c <__assert_fail@plt+0x21920>
   354c4:	ldr	r2, [r6, #40]	; 0x28
   354c8:	add	r1, r4, r7
   354cc:	and	r2, r2, #63	; 0x3f
   354d0:	bic	r1, r1, #63	; 0x3f
   354d4:	add	r1, r9, r1
   354d8:	mov	r0, r9
   354dc:	str	r2, [r6, #40]	; 0x28
   354e0:	bl	11058 <memcpy@plt>
   354e4:	b	3547c <__assert_fail@plt+0x24190>
   354e8:	push	{r4, r5, r6, lr}
   354ec:	sub	sp, sp, #176	; 0xb0
   354f0:	ldr	r3, [pc, #112]	; 35568 <__assert_fail@plt+0x2427c>
   354f4:	ldr	lr, [pc, #112]	; 3556c <__assert_fail@plt+0x24280>
   354f8:	ldr	ip, [pc, #112]	; 35570 <__assert_fail@plt+0x24284>
   354fc:	str	r3, [sp, #4]
   35500:	ldr	r3, [pc, #108]	; 35574 <__assert_fail@plt+0x24288>
   35504:	str	lr, [sp, #8]
   35508:	str	ip, [sp, #12]
   3550c:	ldr	lr, [pc, #100]	; 35578 <__assert_fail@plt+0x2428c>
   35510:	ldr	ip, [pc, #100]	; 3557c <__assert_fail@plt+0x24290>
   35514:	ldr	r6, [pc, #100]	; 35580 <__assert_fail@plt+0x24294>
   35518:	ldr	r5, [pc, #100]	; 35584 <__assert_fail@plt+0x24298>
   3551c:	mov	r4, r2
   35520:	str	r3, [sp, #24]
   35524:	add	r2, sp, #4
   35528:	mov	r3, #0
   3552c:	str	lr, [sp, #28]
   35530:	str	ip, [sp, #32]
   35534:	str	r3, [sp, #40]	; 0x28
   35538:	str	r3, [sp, #36]	; 0x24
   3553c:	str	r3, [sp, #44]	; 0x2c
   35540:	str	r6, [sp, #16]
   35544:	str	r5, [sp, #20]
   35548:	bl	35340 <__assert_fail@plt+0x24054>
   3554c:	add	r0, sp, #4
   35550:	bl	35280 <__assert_fail@plt+0x23f94>
   35554:	mov	r1, r4
   35558:	add	r0, sp, #4
   3555c:	bl	32be0 <__assert_fail@plt+0x218f4>
   35560:	add	sp, sp, #176	; 0xb0
   35564:	pop	{r4, r5, r6, pc}
   35568:	orrvc	r1, r0, #116391936	; 0x6f00000
   3556c:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   35570:			; <UNDEFINED> instruction: 0x172442d7
   35574:	ldrtne	r3, [r1], -sl, lsr #17
   35578:	orr	lr, sp, #1232	; 0x4d0
   3557c:	rscslt	r0, fp, lr, asr #28
   35580:	ble	fe2b6d88 <optarg@@GLIBC_2.4+0xfe268be0>
   35584:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   35588:	push	{r4, r5}
   3558c:	pop	{r4, r5}
   35590:	b	11010 <posix_fadvise64@plt>
   35594:	cmp	r0, #0
   35598:	bxeq	lr
   3559c:	push	{r4, lr}
   355a0:	sub	sp, sp, #16
   355a4:	mov	r4, r1
   355a8:	bl	11208 <fileno@plt>
   355ac:	mov	r2, #0
   355b0:	mov	r3, #0
   355b4:	str	r4, [sp, #8]
   355b8:	strd	r2, [sp]
   355bc:	bl	11010 <posix_fadvise64@plt>
   355c0:	add	sp, sp, #16
   355c4:	pop	{r4, pc}
   355c8:	push	{r4, r5, lr}
   355cc:	sub	sp, sp, #12
   355d0:	mov	r4, r0
   355d4:	bl	11208 <fileno@plt>
   355d8:	cmp	r0, #0
   355dc:	mov	r0, r4
   355e0:	blt	3565c <__assert_fail@plt+0x24370>
   355e4:	bl	11154 <__freading@plt>
   355e8:	cmp	r0, #0
   355ec:	bne	35628 <__assert_fail@plt+0x2433c>
   355f0:	mov	r0, r4
   355f4:	bl	35668 <__assert_fail@plt+0x2437c>
   355f8:	cmp	r0, #0
   355fc:	beq	35658 <__assert_fail@plt+0x2436c>
   35600:	bl	111c0 <__errno_location@plt>
   35604:	mov	r5, r0
   35608:	mov	r0, r4
   3560c:	ldr	r4, [r5]
   35610:	bl	11220 <fclose@plt>
   35614:	cmp	r4, #0
   35618:	mvnne	r0, #0
   3561c:	strne	r4, [r5]
   35620:	add	sp, sp, #12
   35624:	pop	{r4, r5, pc}
   35628:	mov	r0, r4
   3562c:	bl	11208 <fileno@plt>
   35630:	mov	r3, #1
   35634:	str	r3, [sp]
   35638:	mov	r2, #0
   3563c:	mov	r3, #0
   35640:	bl	110e8 <lseek64@plt>
   35644:	mvn	r3, #0
   35648:	mvn	r2, #0
   3564c:	cmp	r1, r3
   35650:	cmpeq	r0, r2
   35654:	bne	355f0 <__assert_fail@plt+0x24304>
   35658:	mov	r0, r4
   3565c:	add	sp, sp, #12
   35660:	pop	{r4, r5, lr}
   35664:	b	11220 <fclose@plt>
   35668:	push	{r4, lr}
   3566c:	subs	r4, r0, #0
   35670:	sub	sp, sp, #8
   35674:	beq	35690 <__assert_fail@plt+0x243a4>
   35678:	bl	11154 <__freading@plt>
   3567c:	cmp	r0, #0
   35680:	beq	35690 <__assert_fail@plt+0x243a4>
   35684:	ldr	r3, [r4]
   35688:	tst	r3, #256	; 0x100
   3568c:	bne	356a0 <__assert_fail@plt+0x243b4>
   35690:	mov	r0, r4
   35694:	add	sp, sp, #8
   35698:	pop	{r4, lr}
   3569c:	b	1101c <fflush@plt>
   356a0:	mov	r3, #1
   356a4:	str	r3, [sp]
   356a8:	mov	r2, #0
   356ac:	mov	r3, #0
   356b0:	mov	r0, r4
   356b4:	bl	357b8 <__assert_fail@plt+0x244cc>
   356b8:	mov	r0, r4
   356bc:	add	sp, sp, #8
   356c0:	pop	{r4, lr}
   356c4:	b	1101c <fflush@plt>
   356c8:	push	{r4, r5, r6, lr}
   356cc:	mov	r5, r1
   356d0:	bl	11298 <fopen64@plt>
   356d4:	subs	r4, r0, #0
   356d8:	beq	356e8 <__assert_fail@plt+0x243fc>
   356dc:	bl	11208 <fileno@plt>
   356e0:	cmp	r0, #2
   356e4:	bls	356f0 <__assert_fail@plt+0x24404>
   356e8:	mov	r0, r4
   356ec:	pop	{r4, r5, r6, pc}
   356f0:	bl	38398 <__assert_fail@plt+0x270ac>
   356f4:	subs	r6, r0, #0
   356f8:	blt	35740 <__assert_fail@plt+0x24454>
   356fc:	mov	r0, r4
   35700:	bl	355c8 <__assert_fail@plt+0x242dc>
   35704:	cmp	r0, #0
   35708:	bne	35720 <__assert_fail@plt+0x24434>
   3570c:	mov	r1, r5
   35710:	mov	r0, r6
   35714:	bl	10fc8 <fdopen@plt>
   35718:	subs	r4, r0, #0
   3571c:	bne	356e8 <__assert_fail@plt+0x243fc>
   35720:	bl	111c0 <__errno_location@plt>
   35724:	mov	r4, #0
   35728:	mov	r5, r0
   3572c:	mov	r0, r6
   35730:	ldr	r6, [r5]
   35734:	bl	112d4 <close@plt>
   35738:	str	r6, [r5]
   3573c:	b	356e8 <__assert_fail@plt+0x243fc>
   35740:	bl	111c0 <__errno_location@plt>
   35744:	mov	r5, r0
   35748:	mov	r0, r4
   3574c:	ldr	r6, [r5]
   35750:	mov	r4, #0
   35754:	bl	355c8 <__assert_fail@plt+0x242dc>
   35758:	str	r6, [r5]
   3575c:	b	356e8 <__assert_fail@plt+0x243fc>
   35760:	push	{r4, r5, lr}
   35764:	sub	sp, sp, #12
   35768:	mov	r5, r0
   3576c:	bl	111c0 <__errno_location@plt>
   35770:	mov	r2, #0
   35774:	mov	r4, r0
   35778:	ldr	r3, [r0]
   3577c:	str	r2, [r4]
   35780:	mov	r0, r5
   35784:	str	r3, [sp]
   35788:	str	r3, [sp, #4]
   3578c:	bl	11034 <free@plt>
   35790:	ldr	r3, [r4]
   35794:	add	r2, sp, #8
   35798:	cmp	r3, #0
   3579c:	moveq	r3, #4
   357a0:	movne	r3, #0
   357a4:	add	r3, r2, r3
   357a8:	ldr	r3, [r3, #-8]
   357ac:	str	r3, [r4]
   357b0:	add	sp, sp, #12
   357b4:	pop	{r4, r5, pc}
   357b8:	push	{r4, r5, r6, r7, r8, lr}
   357bc:	sub	sp, sp, #8
   357c0:	ldmib	r0, {ip, lr}
   357c4:	mov	r4, r0
   357c8:	ldr	r5, [sp, #32]
   357cc:	cmp	lr, ip
   357d0:	beq	357e8 <__assert_fail@plt+0x244fc>
   357d4:	str	r5, [sp, #32]
   357d8:	mov	r0, r4
   357dc:	add	sp, sp, #8
   357e0:	pop	{r4, r5, r6, r7, r8, lr}
   357e4:	b	1122c <fseeko64@plt>
   357e8:	ldr	lr, [r0, #20]
   357ec:	ldr	ip, [r0, #16]
   357f0:	cmp	lr, ip
   357f4:	bne	357d4 <__assert_fail@plt+0x244e8>
   357f8:	ldr	r8, [r0, #36]	; 0x24
   357fc:	cmp	r8, #0
   35800:	bne	357d4 <__assert_fail@plt+0x244e8>
   35804:	mov	r6, r2
   35808:	mov	r7, r3
   3580c:	bl	11208 <fileno@plt>
   35810:	mov	r2, r6
   35814:	mov	r3, r7
   35818:	str	r5, [sp]
   3581c:	bl	110e8 <lseek64@plt>
   35820:	mvn	r3, #0
   35824:	mvn	r2, #0
   35828:	cmp	r1, r3
   3582c:	cmpeq	r0, r2
   35830:	beq	35850 <__assert_fail@plt+0x24564>
   35834:	ldr	r3, [r4]
   35838:	strd	r0, [r4, #80]	; 0x50
   3583c:	mov	r0, r8
   35840:	bic	r3, r3, #16
   35844:	str	r3, [r4]
   35848:	add	sp, sp, #8
   3584c:	pop	{r4, r5, r6, r7, r8, pc}
   35850:	mvn	r0, #0
   35854:	b	35848 <__assert_fail@plt+0x2455c>
   35858:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3585c:	vpush	{d8-d9}
   35860:	mov	r8, r3
   35864:	ands	r3, r3, #32
   35868:	mov	r4, r2
   3586c:	sub	sp, sp, #124	; 0x7c
   35870:	mov	r7, r1
   35874:	str	r3, [sp, #20]
   35878:	moveq	r3, #1000	; 0x3e8
   3587c:	movne	r3, #1024	; 0x400
   35880:	str	r2, [sp, #12]
   35884:	str	r3, [sp, #24]
   35888:	mov	r6, r0
   3588c:	bl	11280 <localeconv@plt>
   35890:	add	r3, r4, #644	; 0x284
   35894:	str	r3, [sp, #36]	; 0x24
   35898:	add	r3, r3, #3
   3589c:	str	r3, [sp, #8]
   358a0:	ldr	r9, [r0]
   358a4:	mov	r5, r0
   358a8:	mov	r0, r9
   358ac:	bl	111a8 <strlen@plt>
   358b0:	ldr	fp, [r5, #4]
   358b4:	ldr	r3, [pc, #1036]	; 35cc8 <__assert_fail@plt+0x249dc>
   358b8:	sub	r2, r0, #1
   358bc:	cmp	r2, #16
   358c0:	movcc	r3, r9
   358c4:	mov	r4, r0
   358c8:	mov	r0, fp
   358cc:	movcs	r4, #1
   358d0:	str	r3, [sp, #32]
   358d4:	bl	111a8 <strlen@plt>
   358d8:	ldr	r3, [pc, #1004]	; 35ccc <__assert_fail@plt+0x249e0>
   358dc:	and	r2, r8, #3
   358e0:	str	r2, [sp, #16]
   358e4:	ldr	r9, [r5, #8]
   358e8:	cmp	r0, #16
   358ec:	movhi	fp, r3
   358f0:	ldrd	r0, [sp, #176]	; 0xb0
   358f4:	ldrd	r2, [sp, #184]	; 0xb8
   358f8:	str	fp, [sp, #28]
   358fc:	cmp	r3, r1
   35900:	cmpeq	r2, r0
   35904:	bhi	35af0 <__assert_fail@plt+0x24804>
   35908:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   3590c:	orrs	r3, r2, r3
   35910:	bne	35950 <__assert_fail@plt+0x24664>
   35914:	ldrd	r2, [sp, #184]	; 0xb8
   35918:	ldrd	r0, [sp, #176]	; 0xb0
   3591c:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35920:	mov	r2, r0
   35924:	mul	r0, r0, r7
   35928:	umull	sl, fp, r2, r6
   3592c:	mla	r0, r6, r1, r0
   35930:	mov	r3, r1
   35934:	add	fp, r0, fp
   35938:	mov	r1, fp
   3593c:	mov	r0, sl
   35940:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35944:	cmp	r7, r1
   35948:	cmpeq	r6, r0
   3594c:	beq	35f5c <__assert_fail@plt+0x24c70>
   35950:	ldrd	r0, [sp, #176]	; 0xb0
   35954:	bl	3a250 <__assert_fail@plt+0x28f64>
   35958:	vmov	d9, r0, r1
   3595c:	ldrd	r0, [sp, #184]	; 0xb8
   35960:	bl	3a250 <__assert_fail@plt+0x28f64>
   35964:	vmov	d7, r0, r1
   35968:	mov	r0, r6
   3596c:	mov	r1, r7
   35970:	vdiv.f64	d8, d9, d7
   35974:	bl	3a250 <__assert_fail@plt+0x28f64>
   35978:	ands	r6, r8, #16
   3597c:	vmov	d7, r0, r1
   35980:	vmul.f64	d8, d8, d7
   35984:	beq	35cd8 <__assert_fail@plt+0x249ec>
   35988:	vldr	s15, [sp, #24]
   3598c:	mov	r5, #0
   35990:	vcvt.f64.s32	d6, s15
   35994:	vmov.f64	d7, d6
   35998:	vmov.f64	d5, d7
   3599c:	vmul.f64	d7, d7, d6
   359a0:	add	r5, r5, #1
   359a4:	vcmpe.f64	d8, d7
   359a8:	vmrs	APSR_nzcv, fpscr
   359ac:	blt	359b8 <__assert_fail@plt+0x246cc>
   359b0:	cmp	r5, #8
   359b4:	bne	35998 <__assert_fail@plt+0x246ac>
   359b8:	ldr	sl, [sp, #16]
   359bc:	vdiv.f64	d9, d8, d5
   359c0:	cmp	sl, #1
   359c4:	beq	35e04 <__assert_fail@plt+0x24b18>
   359c8:	vldr	d7, [pc, #744]	; 35cb8 <__assert_fail@plt+0x249cc>
   359cc:	vmov	r0, r1, d9
   359d0:	vcmpe.f64	d9, d7
   359d4:	vmrs	APSR_nzcv, fpscr
   359d8:	bpl	35a20 <__assert_fail@plt+0x24734>
   359dc:	bl	3a310 <__assert_fail@plt+0x29024>
   359e0:	cmp	sl, #0
   359e4:	mov	r6, r0
   359e8:	mov	r7, r1
   359ec:	movne	r0, #0
   359f0:	bne	35a0c <__assert_fail@plt+0x24720>
   359f4:	bl	3a250 <__assert_fail@plt+0x28f64>
   359f8:	vmov	d7, r0, r1
   359fc:	vcmp.f64	d7, d9
   35a00:	vmrs	APSR_nzcv, fpscr
   35a04:	movne	r0, #1
   35a08:	moveq	r0, #0
   35a0c:	adds	r2, r6, r0
   35a10:	adc	r3, r7, #0
   35a14:	mov	r0, r2
   35a18:	mov	r1, r3
   35a1c:	bl	3a250 <__assert_fail@plt+0x28f64>
   35a20:	ldr	r6, [sp, #12]
   35a24:	strd	r0, [sp]
   35a28:	ldr	r3, [pc, #672]	; 35cd0 <__assert_fail@plt+0x249e4>
   35a2c:	mvn	r2, #0
   35a30:	mov	r1, #1
   35a34:	mov	r0, r6
   35a38:	bl	111cc <__sprintf_chk@plt>
   35a3c:	mov	r0, r6
   35a40:	bl	111a8 <strlen@plt>
   35a44:	ldr	r3, [sp, #20]
   35a48:	add	r6, r4, #1
   35a4c:	cmp	r3, #0
   35a50:	movne	r3, #1
   35a54:	moveq	r3, #2
   35a58:	add	r3, r3, r6
   35a5c:	cmp	r0, r3
   35a60:	mov	r7, r0
   35a64:	bls	35e4c <__assert_fail@plt+0x24b60>
   35a68:	vldr	d7, [pc, #592]	; 35cc0 <__assert_fail@plt+0x249d4>
   35a6c:	vmul.f64	d9, d9, d7
   35a70:	vldr	d7, [pc, #576]	; 35cb8 <__assert_fail@plt+0x249cc>
   35a74:	vcmpe.f64	d9, d7
   35a78:	vmrs	APSR_nzcv, fpscr
   35a7c:	bpl	35ab8 <__assert_fail@plt+0x247cc>
   35a80:	vmov	r0, r1, d9
   35a84:	bl	3a310 <__assert_fail@plt+0x29024>
   35a88:	ldr	r3, [sp, #16]
   35a8c:	cmp	r3, #0
   35a90:	mov	r6, r0
   35a94:	mov	r7, r1
   35a98:	movne	r0, #0
   35a9c:	beq	36110 <__assert_fail@plt+0x24e24>
   35aa0:	adds	r2, r6, r0
   35aa4:	adc	r3, r7, #0
   35aa8:	mov	r0, r2
   35aac:	mov	r1, r3
   35ab0:	bl	3a250 <__assert_fail@plt+0x28f64>
   35ab4:	vmov	d9, r0, r1
   35ab8:	vldr	d6, [pc, #512]	; 35cc0 <__assert_fail@plt+0x249d4>
   35abc:	ldr	r4, [sp, #12]
   35ac0:	ldr	r3, [pc, #524]	; 35cd4 <__assert_fail@plt+0x249e8>
   35ac4:	mvn	r2, #0
   35ac8:	vdiv.f64	d7, d9, d6
   35acc:	mov	r1, #1
   35ad0:	mov	r0, r4
   35ad4:	mov	r6, #0
   35ad8:	vstr	d7, [sp]
   35adc:	bl	111cc <__sprintf_chk@plt>
   35ae0:	mov	r0, r4
   35ae4:	bl	111a8 <strlen@plt>
   35ae8:	mov	r7, r0
   35aec:	b	35d24 <__assert_fail@plt+0x24a38>
   35af0:	ldrd	r2, [sp, #176]	; 0xb0
   35af4:	orrs	r3, r2, r3
   35af8:	beq	35950 <__assert_fail@plt+0x24664>
   35afc:	ldrd	r2, [sp, #176]	; 0xb0
   35b00:	ldrd	r0, [sp, #184]	; 0xb8
   35b04:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35b08:	orrs	r3, r2, r3
   35b0c:	bne	35950 <__assert_fail@plt+0x24664>
   35b10:	ldrd	r2, [sp, #176]	; 0xb0
   35b14:	ldrd	r0, [sp, #184]	; 0xb8
   35b18:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35b1c:	mov	sl, r0
   35b20:	mov	fp, r1
   35b24:	mov	r2, r0
   35b28:	mov	r3, r1
   35b2c:	mov	r0, r6
   35b30:	mov	r1, r7
   35b34:	strd	sl, [sp, #48]	; 0x30
   35b38:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35b3c:	mov	r1, #10
   35b40:	umull	sl, fp, r2, r1
   35b44:	mla	r3, r1, r3, fp
   35b48:	strd	sl, [sp, #40]	; 0x28
   35b4c:	ldrd	sl, [sp, #48]	; 0x30
   35b50:	str	r3, [sp, #44]	; 0x2c
   35b54:	ldrd	r0, [sp, #40]	; 0x28
   35b58:	mov	r2, sl
   35b5c:	mov	r3, fp
   35b60:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35b64:	mov	r0, r6
   35b68:	mov	r1, r7
   35b6c:	lsls	r6, r2, #1
   35b70:	adc	r7, r3, r3
   35b74:	mov	r2, sl
   35b78:	mov	r3, fp
   35b7c:	strd	r6, [sp, #56]	; 0x38
   35b80:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35b84:	mov	r7, fp
   35b88:	mov	r6, sl
   35b8c:	mov	r3, r7
   35b90:	mov	r2, r6
   35b94:	strd	r6, [sp, #48]	; 0x30
   35b98:	mov	sl, r0
   35b9c:	mov	fp, r1
   35ba0:	ldrd	r0, [sp, #40]	; 0x28
   35ba4:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35ba8:	ldrd	r2, [sp, #48]	; 0x30
   35bac:	mov	r7, r0
   35bb0:	ldrd	r0, [sp, #56]	; 0x38
   35bb4:	cmp	r3, r1
   35bb8:	cmpeq	r2, r0
   35bbc:	bls	360ec <__assert_fail@plt+0x24e00>
   35bc0:	mov	r3, r0
   35bc4:	orrs	r3, r3, r1
   35bc8:	movne	r3, #1
   35bcc:	moveq	r3, #0
   35bd0:	str	r3, [sp, #48]	; 0x30
   35bd4:	ands	r3, r8, #16
   35bd8:	str	r3, [sp, #56]	; 0x38
   35bdc:	beq	35fb8 <__assert_fail@plt+0x24ccc>
   35be0:	ldr	r1, [sp, #24]
   35be4:	mov	r3, #0
   35be8:	mov	r2, r1
   35bec:	cmp	fp, r3
   35bf0:	cmpeq	sl, r1
   35bf4:	strd	r2, [sp, #40]	; 0x28
   35bf8:	bcc	36100 <__assert_fail@plt+0x24e14>
   35bfc:	mov	r5, #0
   35c00:	mov	r6, r7
   35c04:	str	r9, [sp, #64]	; 0x40
   35c08:	str	r8, [sp, #68]	; 0x44
   35c0c:	mov	r7, r1
   35c10:	mov	r8, r5
   35c14:	mov	r9, r4
   35c18:	ldr	r5, [sp, #48]	; 0x30
   35c1c:	b	35c48 <__assert_fail@plt+0x2495c>
   35c20:	cmn	r5, r4
   35c24:	movne	r5, #1
   35c28:	moveq	r5, #0
   35c2c:	ldrd	r2, [sp, #40]	; 0x28
   35c30:	add	r8, r8, #1
   35c34:	cmp	r3, fp
   35c38:	cmpeq	r2, sl
   35c3c:	bhi	3615c <__assert_fail@plt+0x24e70>
   35c40:	cmp	r8, #8
   35c44:	beq	36138 <__assert_fail@plt+0x24e4c>
   35c48:	mov	r0, sl
   35c4c:	mov	r1, fp
   35c50:	ldrd	r2, [sp, #40]	; 0x28
   35c54:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35c58:	mov	r1, r7
   35c5c:	asr	r4, r5, #1
   35c60:	add	r2, r2, r2, lsl #2
   35c64:	add	r6, r6, r2, lsl #1
   35c68:	mov	r0, r6
   35c6c:	bl	39cac <__assert_fail@plt+0x289c0>
   35c70:	ldrd	r2, [sp, #40]	; 0x28
   35c74:	mov	r0, sl
   35c78:	add	r4, r4, r1, lsl #1
   35c7c:	mov	r1, fp
   35c80:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   35c84:	mov	sl, r0
   35c88:	mov	fp, r1
   35c8c:	mov	r0, r6
   35c90:	mov	r1, r7
   35c94:	bl	39ac0 <__assert_fail@plt+0x287d4>
   35c98:	cmp	r7, r4
   35c9c:	add	r3, r5, r4
   35ca0:	mov	r6, r0
   35ca4:	bhi	35c20 <__assert_fail@plt+0x24934>
   35ca8:	cmp	r7, r3
   35cac:	movcs	r5, #2
   35cb0:	movcc	r5, #3
   35cb4:	b	35c2c <__assert_fail@plt+0x24940>
   35cb8:	andeq	r0, r0, r0
   35cbc:	mvnsmi	r0, #0
   35cc0:	andeq	r0, r0, r0
   35cc4:	eormi	r0, r4, r0
   35cc8:	andeq	sp, r3, ip, lsr #18
   35ccc:	andeq	sl, r3, ip, lsl pc
   35cd0:	andeq	sp, r3, r8, lsr r9
   35cd4:	andeq	sp, r3, r0, lsr r9
   35cd8:	and	r7, r8, #3
   35cdc:	cmp	r7, #1
   35ce0:	beq	35cf4 <__assert_fail@plt+0x24a08>
   35ce4:	vldr	d7, [pc, #996]	; 360d0 <__assert_fail@plt+0x24de4>
   35ce8:	vcmpe.f64	d8, d7
   35cec:	vmrs	APSR_nzcv, fpscr
   35cf0:	bmi	35f18 <__assert_fail@plt+0x24c2c>
   35cf4:	ldr	r4, [sp, #12]
   35cf8:	ldr	r3, [pc, #992]	; 360e0 <__assert_fail@plt+0x24df4>
   35cfc:	mvn	r2, #0
   35d00:	mov	r1, #1
   35d04:	vstr	d8, [sp]
   35d08:	mov	r0, r4
   35d0c:	bl	111cc <__sprintf_chk@plt>
   35d10:	mov	r0, r4
   35d14:	bl	111a8 <strlen@plt>
   35d18:	mov	r6, #0
   35d1c:	mvn	r5, #0
   35d20:	mov	r7, r0
   35d24:	ldr	r3, [sp, #8]
   35d28:	mov	r2, r7
   35d2c:	sub	r4, r3, r7
   35d30:	mov	r0, r4
   35d34:	ldr	r1, [sp, #12]
   35d38:	bl	11028 <memmove@plt>
   35d3c:	sub	r7, r7, r6
   35d40:	add	r7, r4, r7
   35d44:	tst	r8, #4
   35d48:	bne	35e80 <__assert_fail@plt+0x24b94>
   35d4c:	tst	r8, #128	; 0x80
   35d50:	beq	35de8 <__assert_fail@plt+0x24afc>
   35d54:	cmn	r5, #1
   35d58:	beq	35f6c <__assert_fail@plt+0x24c80>
   35d5c:	and	r3, r8, #256	; 0x100
   35d60:	orrs	r2, r5, r3
   35d64:	beq	35de8 <__assert_fail@plt+0x24afc>
   35d68:	tst	r8, #64	; 0x40
   35d6c:	ldrne	r1, [sp, #12]
   35d70:	addne	r2, r1, #648	; 0x288
   35d74:	strne	r2, [sp, #8]
   35d78:	movne	r2, #32
   35d7c:	strbne	r2, [r1, #647]	; 0x287
   35d80:	cmp	r5, #0
   35d84:	beq	3629c <__assert_fail@plt+0x24fb0>
   35d88:	ldr	r2, [sp, #20]
   35d8c:	ldr	r0, [sp, #8]
   35d90:	cmp	r2, #0
   35d94:	cmpeq	r5, #1
   35d98:	ldr	r2, [sp, #8]
   35d9c:	ldrne	r1, [pc, #832]	; 360e4 <__assert_fail@plt+0x24df8>
   35da0:	moveq	r1, #107	; 0x6b
   35da4:	add	r2, r2, #1
   35da8:	ldrbne	r1, [r1, r5]
   35dac:	cmp	r3, #0
   35db0:	streq	r2, [sp, #8]
   35db4:	strb	r1, [r0]
   35db8:	beq	35de8 <__assert_fail@plt+0x24afc>
   35dbc:	ldr	r3, [sp, #20]
   35dc0:	cmp	r5, #0
   35dc4:	cmpne	r3, #0
   35dc8:	movne	r2, r0
   35dcc:	movne	r3, #105	; 0x69
   35dd0:	strbne	r3, [r2, #1]
   35dd4:	addne	r2, r2, #2
   35dd8:	mov	r3, #66	; 0x42
   35ddc:	strb	r3, [r2]
   35de0:	add	r3, r2, #1
   35de4:	str	r3, [sp, #8]
   35de8:	ldr	r2, [sp, #8]
   35dec:	mov	r3, #0
   35df0:	mov	r0, r4
   35df4:	strb	r3, [r2]
   35df8:	add	sp, sp, #124	; 0x7c
   35dfc:	vpop	{d8-d9}
   35e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35e04:	ldr	r6, [sp, #12]
   35e08:	ldr	r3, [pc, #728]	; 360e8 <__assert_fail@plt+0x24dfc>
   35e0c:	mvn	r2, #0
   35e10:	ldr	r1, [sp, #16]
   35e14:	mov	r0, r6
   35e18:	vstr	d9, [sp]
   35e1c:	bl	111cc <__sprintf_chk@plt>
   35e20:	mov	r0, r6
   35e24:	bl	111a8 <strlen@plt>
   35e28:	ldr	r3, [sp, #20]
   35e2c:	add	r6, r4, #1
   35e30:	cmp	r3, #0
   35e34:	movne	r3, #1
   35e38:	moveq	r3, #2
   35e3c:	add	r3, r3, r6
   35e40:	cmp	r3, r0
   35e44:	mov	r7, r0
   35e48:	bcc	3612c <__assert_fail@plt+0x24e40>
   35e4c:	tst	r8, #8
   35e50:	beq	35d24 <__assert_fail@plt+0x24a38>
   35e54:	ldr	r3, [sp, #12]
   35e58:	add	r3, r3, r7
   35e5c:	ldrb	r3, [r3, #-1]
   35e60:	cmp	r3, #48	; 0x30
   35e64:	bne	35d24 <__assert_fail@plt+0x24a38>
   35e68:	vldr	d7, [pc, #616]	; 360d8 <__assert_fail@plt+0x24dec>
   35e6c:	ldr	r3, [sp, #16]
   35e70:	cmp	r3, #1
   35e74:	vmul.f64	d9, d9, d7
   35e78:	beq	35ab8 <__assert_fail@plt+0x247cc>
   35e7c:	b	35a70 <__assert_fail@plt+0x24784>
   35e80:	ldr	r0, [sp, #28]
   35e84:	bl	111a8 <strlen@plt>
   35e88:	sub	r6, r7, r4
   35e8c:	mov	r1, r4
   35e90:	mov	r2, r6
   35e94:	mov	r3, #41	; 0x29
   35e98:	mvn	sl, #0
   35e9c:	mov	fp, r0
   35ea0:	add	r0, sp, #76	; 0x4c
   35ea4:	bl	110d0 <__memcpy_chk@plt>
   35ea8:	ldr	r4, [sp, #28]
   35eac:	b	35eb4 <__assert_fail@plt+0x24bc8>
   35eb0:	bl	11058 <memcpy@plt>
   35eb4:	ldrb	r3, [r9]
   35eb8:	cmp	r3, #0
   35ebc:	beq	35ed0 <__assert_fail@plt+0x24be4>
   35ec0:	cmp	r3, #255	; 0xff
   35ec4:	movne	sl, r3
   35ec8:	moveq	sl, r6
   35ecc:	add	r9, r9, #1
   35ed0:	cmp	sl, r6
   35ed4:	movcs	sl, r6
   35ed8:	sub	r3, r7, sl
   35edc:	sub	r6, r6, sl
   35ee0:	add	r2, sp, #76	; 0x4c
   35ee4:	add	r1, r2, r6
   35ee8:	mov	r0, r3
   35eec:	mov	r2, sl
   35ef0:	sub	r7, r3, fp
   35ef4:	bl	11058 <memcpy@plt>
   35ef8:	cmp	r6, #0
   35efc:	mov	r2, fp
   35f00:	mov	r1, r4
   35f04:	mov	r3, r0
   35f08:	mov	r0, r7
   35f0c:	bne	35eb0 <__assert_fail@plt+0x24bc4>
   35f10:	mov	r4, r3
   35f14:	b	35d4c <__assert_fail@plt+0x24a60>
   35f18:	vmov	r0, r1, d8
   35f1c:	bl	3a310 <__assert_fail@plt+0x29024>
   35f20:	cmp	r7, #0
   35f24:	mov	r4, r0
   35f28:	mov	r5, r1
   35f2c:	bne	35f48 <__assert_fail@plt+0x24c5c>
   35f30:	bl	3a250 <__assert_fail@plt+0x28f64>
   35f34:	vmov	d7, r0, r1
   35f38:	vcmp.f64	d7, d8
   35f3c:	vmrs	APSR_nzcv, fpscr
   35f40:	movne	r6, #1
   35f44:	moveq	r6, #0
   35f48:	adds	r0, r4, r6
   35f4c:	adc	r1, r5, #0
   35f50:	bl	3a250 <__assert_fail@plt+0x28f64>
   35f54:	vmov	d8, r0, r1
   35f58:	b	35cf4 <__assert_fail@plt+0x24a08>
   35f5c:	mov	r3, #0
   35f60:	str	r3, [sp, #48]	; 0x30
   35f64:	mov	r7, r3
   35f68:	b	35bd4 <__assert_fail@plt+0x248e8>
   35f6c:	ldrd	r2, [sp, #184]	; 0xb8
   35f70:	cmp	r3, #0
   35f74:	cmpeq	r2, #1
   35f78:	bls	36210 <__assert_fail@plt+0x24f24>
   35f7c:	ldr	r1, [sp, #24]
   35f80:	ldrd	r6, [sp, #184]	; 0xb8
   35f84:	mov	r5, #1
   35f88:	mov	r2, #1
   35f8c:	mov	r3, #0
   35f90:	mul	r0, r1, r3
   35f94:	umull	r2, r3, r2, r1
   35f98:	add	r3, r0, r3
   35f9c:	cmp	r7, r3
   35fa0:	cmpeq	r6, r2
   35fa4:	bls	35d5c <__assert_fail@plt+0x24a70>
   35fa8:	add	r5, r5, #1
   35fac:	cmp	r5, #8
   35fb0:	bne	35f90 <__assert_fail@plt+0x24ca4>
   35fb4:	b	35d5c <__assert_fail@plt+0x24a70>
   35fb8:	ldr	r3, [sp, #8]
   35fbc:	mvn	r5, #0
   35fc0:	str	r3, [sp, #36]	; 0x24
   35fc4:	ldr	r3, [sp, #16]
   35fc8:	cmp	r3, #1
   35fcc:	beq	36050 <__assert_fail@plt+0x24d64>
   35fd0:	ldr	r3, [sp, #16]
   35fd4:	cmp	r3, #0
   35fd8:	bne	36078 <__assert_fail@plt+0x24d8c>
   35fdc:	ldr	r3, [sp, #48]	; 0x30
   35fe0:	add	r7, r7, r3
   35fe4:	cmp	r7, #0
   35fe8:	ble	36078 <__assert_fail@plt+0x24d8c>
   35fec:	ldr	r3, [sp, #56]	; 0x38
   35ff0:	adds	sl, sl, #1
   35ff4:	adc	fp, fp, #0
   35ff8:	cmp	r3, #0
   35ffc:	beq	36078 <__assert_fail@plt+0x24d8c>
   36000:	mov	r3, #0
   36004:	ldr	r2, [sp, #24]
   36008:	cmp	r3, fp
   3600c:	cmpeq	r2, sl
   36010:	moveq	r3, #1
   36014:	movne	r3, #0
   36018:	cmp	r5, #7
   3601c:	movgt	r3, #0
   36020:	andle	r3, r3, #1
   36024:	cmp	r3, #0
   36028:	beq	36078 <__assert_fail@plt+0x24d8c>
   3602c:	tst	r8, #8
   36030:	add	r5, r5, #1
   36034:	beq	36270 <__assert_fail@plt+0x24f84>
   36038:	ldr	r2, [sp, #36]	; 0x24
   3603c:	mov	r3, #49	; 0x31
   36040:	sub	r4, r2, #1
   36044:	strb	r3, [r2, #-1]
   36048:	mov	r7, r2
   3604c:	b	35d44 <__assert_fail@plt+0x24a58>
   36050:	ldr	r1, [sp, #48]	; 0x30
   36054:	and	r2, sl, #1
   36058:	adds	r2, r2, r1
   3605c:	mov	r3, #0
   36060:	adc	r3, r3, r1, asr #31
   36064:	orr	r2, r2, r3
   36068:	cmp	r2, #0
   3606c:	addne	r7, r7, #1
   36070:	cmp	r7, #5
   36074:	bgt	35fec <__assert_fail@plt+0x24d00>
   36078:	ldr	r4, [sp, #36]	; 0x24
   3607c:	mov	r6, #10
   36080:	mov	r7, #0
   36084:	mov	r0, sl
   36088:	mov	r1, fp
   3608c:	mov	r2, r6
   36090:	mov	r3, r7
   36094:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   36098:	mov	r0, sl
   3609c:	mov	r1, fp
   360a0:	mov	r3, r7
   360a4:	add	r2, r2, #48	; 0x30
   360a8:	strb	r2, [r4, #-1]!
   360ac:	mov	r2, r6
   360b0:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   360b4:	mov	sl, r0
   360b8:	mov	fp, r1
   360bc:	orrs	r3, sl, fp
   360c0:	bne	36084 <__assert_fail@plt+0x24d98>
   360c4:	ldr	r7, [sp, #36]	; 0x24
   360c8:	b	35d44 <__assert_fail@plt+0x24a58>
   360cc:	nop			; (mov r0, r0)
   360d0:	andeq	r0, r0, r0
   360d4:	mvnsmi	r0, #0
   360d8:	andeq	r0, r0, r0
   360dc:	eormi	r0, r4, r0
   360e0:	andeq	sp, r3, r0, lsr r9
   360e4:	andeq	sp, r3, ip, lsl #18
   360e8:	andeq	sp, r3, r8, lsr r9
   360ec:	movcc	r3, #3
   360f0:	strcc	r3, [sp, #48]	; 0x30
   360f4:	movcs	r3, #2
   360f8:	strcs	r3, [sp, #48]	; 0x30
   360fc:	b	35bd4 <__assert_fail@plt+0x248e8>
   36100:	ldr	r3, [sp, #8]
   36104:	mov	r5, #0
   36108:	str	r3, [sp, #36]	; 0x24
   3610c:	b	35fc4 <__assert_fail@plt+0x24cd8>
   36110:	bl	3a250 <__assert_fail@plt+0x28f64>
   36114:	vmov	d7, r0, r1
   36118:	vcmp.f64	d7, d9
   3611c:	vmrs	APSR_nzcv, fpscr
   36120:	movne	r0, #1
   36124:	moveq	r0, #0
   36128:	b	35aa0 <__assert_fail@plt+0x247b4>
   3612c:	vldr	d7, [pc, #380]	; 362b0 <__assert_fail@plt+0x24fc4>
   36130:	vmul.f64	d9, d9, d7
   36134:	b	35ab8 <__assert_fail@plt+0x247cc>
   36138:	ldr	r3, [sp, #8]
   3613c:	str	r5, [sp, #48]	; 0x30
   36140:	mov	r4, r9
   36144:	mov	r5, r8
   36148:	mov	r7, r6
   3614c:	ldr	r9, [sp, #64]	; 0x40
   36150:	ldr	r8, [sp, #68]	; 0x44
   36154:	str	r3, [sp, #36]	; 0x24
   36158:	b	35fc4 <__assert_fail@plt+0x24cd8>
   3615c:	cmp	fp, #0
   36160:	cmpeq	sl, #9
   36164:	str	r5, [sp, #48]	; 0x30
   36168:	mov	r4, r9
   3616c:	mov	r5, r8
   36170:	mov	r7, r6
   36174:	ldr	r9, [sp, #64]	; 0x40
   36178:	ldr	r8, [sp, #68]	; 0x44
   3617c:	bhi	36264 <__assert_fail@plt+0x24f78>
   36180:	ldr	r3, [sp, #16]
   36184:	cmp	r3, #1
   36188:	beq	36218 <__assert_fail@plt+0x24f2c>
   3618c:	ldr	r2, [sp, #48]	; 0x30
   36190:	ldr	r3, [sp, #16]
   36194:	cmp	r2, #0
   36198:	clz	r3, r3
   3619c:	lsr	r3, r3, #5
   361a0:	moveq	r3, #0
   361a4:	cmp	r3, #0
   361a8:	beq	361f8 <__assert_fail@plt+0x24f0c>
   361ac:	add	r7, r7, #1
   361b0:	cmp	r7, #10
   361b4:	beq	36244 <__assert_fail@plt+0x24f58>
   361b8:	add	r7, r7, #48	; 0x30
   361bc:	uxtb	r3, r7
   361c0:	ldr	r2, [sp, #36]	; 0x24
   361c4:	ldr	r1, [sp, #12]
   361c8:	add	r7, r2, #2
   361cc:	sub	r2, r7, r4
   361d0:	str	r2, [sp, #36]	; 0x24
   361d4:	strb	r3, [r1, #646]	; 0x286
   361d8:	mov	r0, r2
   361dc:	mov	r3, #0
   361e0:	mov	r2, r4
   361e4:	ldr	r1, [sp, #32]
   361e8:	mov	r7, r3
   361ec:	str	r3, [sp, #48]	; 0x30
   361f0:	bl	11058 <memcpy@plt>
   361f4:	b	35fc4 <__assert_fail@plt+0x24cd8>
   361f8:	cmp	r7, #0
   361fc:	bne	361b8 <__assert_fail@plt+0x24ecc>
   36200:	tst	r8, #8
   36204:	bne	36234 <__assert_fail@plt+0x24f48>
   36208:	mov	r3, #48	; 0x30
   3620c:	b	361c0 <__assert_fail@plt+0x24ed4>
   36210:	mov	r5, #0
   36214:	b	35d5c <__assert_fail@plt+0x24a70>
   36218:	ldr	r2, [sp, #48]	; 0x30
   3621c:	and	r3, r6, #1
   36220:	add	r3, r3, r2
   36224:	cmp	r3, #2
   36228:	movle	r3, #0
   3622c:	movgt	r3, #1
   36230:	b	361a4 <__assert_fail@plt+0x24eb8>
   36234:	ldr	r3, [sp, #8]
   36238:	mov	r7, #0
   3623c:	str	r3, [sp, #36]	; 0x24
   36240:	b	35fc4 <__assert_fail@plt+0x24cd8>
   36244:	adds	sl, sl, #1
   36248:	adc	fp, fp, #0
   3624c:	cmp	fp, #0
   36250:	mov	r3, #0
   36254:	cmpeq	sl, #10
   36258:	str	r3, [sp, #48]	; 0x30
   3625c:	moveq	r7, r3
   36260:	bne	36200 <__assert_fail@plt+0x24f14>
   36264:	ldr	r3, [sp, #8]
   36268:	str	r3, [sp, #36]	; 0x24
   3626c:	b	35fc4 <__assert_fail@plt+0x24cd8>
   36270:	ldr	r1, [sp, #36]	; 0x24
   36274:	mvn	r3, r4
   36278:	add	r3, r1, r3
   3627c:	mov	r2, #48	; 0x30
   36280:	strb	r2, [r1, #-1]
   36284:	mov	r0, r3
   36288:	ldr	r1, [sp, #32]
   3628c:	mov	r2, r4
   36290:	str	r3, [sp, #36]	; 0x24
   36294:	bl	11058 <memcpy@plt>
   36298:	b	36038 <__assert_fail@plt+0x24d4c>
   3629c:	cmp	r3, #0
   362a0:	ldrne	r2, [sp, #8]
   362a4:	bne	35dd8 <__assert_fail@plt+0x24aec>
   362a8:	b	35de8 <__assert_fail@plt+0x24afc>
   362ac:	nop			; (mov r0, r0)
   362b0:	andeq	r0, r0, r0
   362b4:	eormi	r0, r4, r0
   362b8:	push	{r4, r5, r6, r7, r8, lr}
   362bc:	subs	r4, r0, #0
   362c0:	sub	sp, sp, #16
   362c4:	mov	r8, r1
   362c8:	mov	r7, r2
   362cc:	beq	363c4 <__assert_fail@plt+0x250d8>
   362d0:	ldrb	r3, [r4]
   362d4:	ldr	r5, [pc, #360]	; 36444 <__assert_fail@plt+0x25158>
   362d8:	cmp	r3, #39	; 0x27
   362dc:	addeq	r4, r4, #1
   362e0:	mov	r3, #4
   362e4:	add	r2, r5, #12
   362e8:	add	r1, r5, #20
   362ec:	mov	r0, r4
   362f0:	moveq	r6, #4
   362f4:	movne	r6, #0
   362f8:	bl	1a764 <__assert_fail@plt+0x9478>
   362fc:	cmp	r0, #0
   36300:	blt	36360 <__assert_fail@plt+0x25074>
   36304:	add	r5, r5, r0, lsl #2
   36308:	mov	r1, #0
   3630c:	ldr	ip, [r5, #12]
   36310:	mov	r0, #1
   36314:	mov	r2, r0
   36318:	orr	r6, r6, ip
   3631c:	mov	r3, r1
   36320:	str	r0, [r7]
   36324:	str	r1, [r7, #4]
   36328:	mov	r0, #0
   3632c:	str	r6, [r8]
   36330:	orrs	r3, r2, r3
   36334:	bne	36358 <__assert_fail@plt+0x2506c>
   36338:	ldr	r0, [pc, #264]	; 36448 <__assert_fail@plt+0x2515c>
   3633c:	bl	11130 <getenv@plt>
   36340:	mov	r3, #0
   36344:	cmp	r0, #0
   36348:	movne	r2, #512	; 0x200
   3634c:	moveq	r2, #1024	; 0x400
   36350:	mov	r0, #4
   36354:	strd	r2, [r7]
   36358:	add	sp, sp, #16
   3635c:	pop	{r4, r5, r6, r7, r8, pc}
   36360:	ldr	r2, [pc, #228]	; 3644c <__assert_fail@plt+0x25160>
   36364:	mov	r3, r7
   36368:	str	r2, [sp]
   3636c:	add	r1, sp, #12
   36370:	mov	r2, #0
   36374:	mov	r0, r4
   36378:	bl	39030 <__assert_fail@plt+0x27d44>
   3637c:	cmp	r0, #0
   36380:	bne	36408 <__assert_fail@plt+0x2511c>
   36384:	ldrb	r3, [r4]
   36388:	sub	r3, r3, #48	; 0x30
   3638c:	cmp	r3, #9
   36390:	bls	363bc <__assert_fail@plt+0x250d0>
   36394:	ldr	r2, [sp, #12]
   36398:	cmp	r4, r2
   3639c:	bne	363ac <__assert_fail@plt+0x250c0>
   363a0:	b	36418 <__assert_fail@plt+0x2512c>
   363a4:	cmp	r2, r4
   363a8:	beq	36418 <__assert_fail@plt+0x2512c>
   363ac:	ldrb	r3, [r4, #1]!
   363b0:	sub	r3, r3, #48	; 0x30
   363b4:	cmp	r3, #9
   363b8:	bhi	363a4 <__assert_fail@plt+0x250b8>
   363bc:	ldrd	r2, [r7]
   363c0:	b	36328 <__assert_fail@plt+0x2503c>
   363c4:	ldr	r0, [pc, #132]	; 36450 <__assert_fail@plt+0x25164>
   363c8:	bl	11130 <getenv@plt>
   363cc:	subs	r4, r0, #0
   363d0:	bne	362d0 <__assert_fail@plt+0x24fe4>
   363d4:	ldr	r0, [pc, #120]	; 36454 <__assert_fail@plt+0x25168>
   363d8:	bl	11130 <getenv@plt>
   363dc:	subs	r4, r0, #0
   363e0:	bne	362d0 <__assert_fail@plt+0x24fe4>
   363e4:	ldr	r0, [pc, #92]	; 36448 <__assert_fail@plt+0x2515c>
   363e8:	bl	11130 <getenv@plt>
   363ec:	mov	r3, #0
   363f0:	mov	r6, #0
   363f4:	cmp	r0, #0
   363f8:	movne	r2, #512	; 0x200
   363fc:	moveq	r2, #1024	; 0x400
   36400:	strd	r2, [r7]
   36404:	b	36328 <__assert_fail@plt+0x2503c>
   36408:	mov	r3, #0
   3640c:	str	r3, [r8]
   36410:	ldrd	r2, [r7]
   36414:	b	36330 <__assert_fail@plt+0x25044>
   36418:	ldrb	r3, [r2, #-1]
   3641c:	cmp	r3, #66	; 0x42
   36420:	orrne	r6, r6, #128	; 0x80
   36424:	beq	36430 <__assert_fail@plt+0x25144>
   36428:	orr	r6, r6, #32
   3642c:	b	363bc <__assert_fail@plt+0x250d0>
   36430:	ldrb	r3, [r2, #-2]
   36434:	orr	r6, r6, #384	; 0x180
   36438:	cmp	r3, #105	; 0x69
   3643c:	bne	363bc <__assert_fail@plt+0x250d0>
   36440:	b	36428 <__assert_fail@plt+0x2513c>
   36444:	andeq	sp, r3, ip, lsl #18
   36448:	andeq	sp, r3, r8, asr r9
   3644c:	andeq	sp, r3, r8, ror #18
   36450:	andeq	sp, r3, r0, asr #18
   36454:	andeq	sp, r3, ip, asr #18
   36458:	push	{r4, r5, r6, r8, r9, lr}
   3645c:	mov	r4, r0
   36460:	mov	r5, r1
   36464:	add	r6, r2, #20
   36468:	mov	r8, #10
   3646c:	mov	r9, #0
   36470:	mov	r3, #0
   36474:	strb	r3, [r2, #20]
   36478:	mov	r0, r4
   3647c:	mov	r1, r5
   36480:	mov	r2, r8
   36484:	mov	r3, r9
   36488:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   3648c:	mov	r0, r4
   36490:	mov	r1, r5
   36494:	mov	r3, r9
   36498:	add	r2, r2, #48	; 0x30
   3649c:	strb	r2, [r6, #-1]!
   364a0:	mov	r2, r8
   364a4:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   364a8:	mov	r4, r0
   364ac:	mov	r5, r1
   364b0:	orrs	r3, r4, r5
   364b4:	bne	36478 <__assert_fail@plt+0x2518c>
   364b8:	mov	r0, r6
   364bc:	pop	{r4, r5, r6, r8, r9, pc}
   364c0:	push	{r4, r5, r6, lr}
   364c4:	subs	r4, r0, #0
   364c8:	beq	3653c <__assert_fail@plt+0x25250>
   364cc:	mov	r1, #47	; 0x2f
   364d0:	bl	1125c <strrchr@plt>
   364d4:	subs	r5, r0, #0
   364d8:	beq	36528 <__assert_fail@plt+0x2523c>
   364dc:	add	r6, r5, #1
   364e0:	sub	r3, r6, r4
   364e4:	cmp	r3, #6
   364e8:	ble	36528 <__assert_fail@plt+0x2523c>
   364ec:	mov	r2, #7
   364f0:	ldr	r1, [pc, #96]	; 36558 <__assert_fail@plt+0x2526c>
   364f4:	sub	r0, r5, #6
   364f8:	bl	112bc <strncmp@plt>
   364fc:	cmp	r0, #0
   36500:	bne	36528 <__assert_fail@plt+0x2523c>
   36504:	mov	r2, #3
   36508:	ldr	r1, [pc, #76]	; 3655c <__assert_fail@plt+0x25270>
   3650c:	mov	r0, r6
   36510:	bl	112bc <strncmp@plt>
   36514:	cmp	r0, #0
   36518:	movne	r4, r6
   3651c:	ldreq	r3, [pc, #60]	; 36560 <__assert_fail@plt+0x25274>
   36520:	addeq	r4, r5, #4
   36524:	streq	r4, [r3]
   36528:	ldr	r2, [pc, #52]	; 36564 <__assert_fail@plt+0x25278>
   3652c:	ldr	r3, [pc, #52]	; 36568 <__assert_fail@plt+0x2527c>
   36530:	str	r4, [r2]
   36534:	str	r4, [r3]
   36538:	pop	{r4, r5, r6, pc}
   3653c:	ldr	r3, [pc, #40]	; 3656c <__assert_fail@plt+0x25280>
   36540:	mov	r2, #55	; 0x37
   36544:	mov	r1, #1
   36548:	ldr	r3, [r3]
   3654c:	ldr	r0, [pc, #28]	; 36570 <__assert_fail@plt+0x25284>
   36550:	bl	110dc <fwrite@plt>
   36554:	bl	112c8 <abort@plt>
   36558:	andeq	sp, r3, r8, asr #19
   3655c:	ldrdeq	sp, [r3], -r0
   36560:	andeq	lr, r4, r8, lsl #3
   36564:	ldrdeq	lr, [r4], -r8
   36568:	andeq	lr, r4, ip, lsl #3
   3656c:	muleq	r4, r8, r1
   36570:	muleq	r3, r0, r9
   36574:	push	{r4, r5, r6, lr}
   36578:	mov	r2, #48	; 0x30
   3657c:	mov	r4, r1
   36580:	mov	r1, #0
   36584:	mov	r5, r0
   36588:	bl	111f0 <memset@plt>
   3658c:	cmp	r4, #10
   36590:	beq	365a0 <__assert_fail@plt+0x252b4>
   36594:	str	r4, [r5]
   36598:	mov	r0, r5
   3659c:	pop	{r4, r5, r6, pc}
   365a0:	bl	112c8 <abort@plt>
   365a4:	push	{r4, r5, r6, lr}
   365a8:	mov	r4, r0
   365ac:	mov	r5, r1
   365b0:	bl	398f8 <__assert_fail@plt+0x2860c>
   365b4:	ldrb	r3, [r0]
   365b8:	bic	r3, r3, #32
   365bc:	cmp	r3, #85	; 0x55
   365c0:	bne	36620 <__assert_fail@plt+0x25334>
   365c4:	ldrb	r3, [r0, #1]
   365c8:	bic	r3, r3, #32
   365cc:	cmp	r3, #84	; 0x54
   365d0:	bne	3665c <__assert_fail@plt+0x25370>
   365d4:	ldrb	r3, [r0, #2]
   365d8:	bic	r3, r3, #32
   365dc:	cmp	r3, #70	; 0x46
   365e0:	bne	3665c <__assert_fail@plt+0x25370>
   365e4:	ldrb	r3, [r0, #3]
   365e8:	cmp	r3, #45	; 0x2d
   365ec:	bne	3665c <__assert_fail@plt+0x25370>
   365f0:	ldrb	r3, [r0, #4]
   365f4:	cmp	r3, #56	; 0x38
   365f8:	bne	3665c <__assert_fail@plt+0x25370>
   365fc:	ldrb	r3, [r0, #5]
   36600:	cmp	r3, #0
   36604:	bne	3665c <__assert_fail@plt+0x25370>
   36608:	ldrb	r2, [r4]
   3660c:	ldr	r3, [pc, #152]	; 366ac <__assert_fail@plt+0x253c0>
   36610:	ldr	r0, [pc, #152]	; 366b0 <__assert_fail@plt+0x253c4>
   36614:	cmp	r2, #96	; 0x60
   36618:	movne	r0, r3
   3661c:	pop	{r4, r5, r6, pc}
   36620:	cmp	r3, #71	; 0x47
   36624:	bne	3665c <__assert_fail@plt+0x25370>
   36628:	ldrb	r3, [r0, #1]
   3662c:	bic	r3, r3, #32
   36630:	cmp	r3, #66	; 0x42
   36634:	bne	3665c <__assert_fail@plt+0x25370>
   36638:	ldrb	r3, [r0, #2]
   3663c:	cmp	r3, #49	; 0x31
   36640:	bne	3665c <__assert_fail@plt+0x25370>
   36644:	ldrb	r3, [r0, #3]
   36648:	cmp	r3, #56	; 0x38
   3664c:	bne	3665c <__assert_fail@plt+0x25370>
   36650:	ldrb	r3, [r0, #4]
   36654:	cmp	r3, #48	; 0x30
   36658:	beq	36670 <__assert_fail@plt+0x25384>
   3665c:	ldr	r3, [pc, #80]	; 366b4 <__assert_fail@plt+0x253c8>
   36660:	cmp	r5, #9
   36664:	ldr	r0, [pc, #76]	; 366b8 <__assert_fail@plt+0x253cc>
   36668:	movne	r0, r3
   3666c:	pop	{r4, r5, r6, pc}
   36670:	ldrb	r3, [r0, #5]
   36674:	cmp	r3, #51	; 0x33
   36678:	bne	3665c <__assert_fail@plt+0x25370>
   3667c:	ldrb	r3, [r0, #6]
   36680:	cmp	r3, #48	; 0x30
   36684:	bne	3665c <__assert_fail@plt+0x25370>
   36688:	ldrb	r3, [r0, #7]
   3668c:	cmp	r3, #0
   36690:	bne	3665c <__assert_fail@plt+0x25370>
   36694:	ldrb	r2, [r4]
   36698:	ldr	r3, [pc, #28]	; 366bc <__assert_fail@plt+0x253d0>
   3669c:	ldr	r0, [pc, #28]	; 366c0 <__assert_fail@plt+0x253d4>
   366a0:	cmp	r2, #96	; 0x60
   366a4:	movne	r0, r3
   366a8:	pop	{r4, r5, r6, pc}
   366ac:	andeq	sp, r3, ip, lsr #20
   366b0:	andeq	sp, r3, r8, lsr #20
   366b4:	andeq	sp, r3, ip, lsr sl
   366b8:	andeq	sp, r3, r8, lsr sl
   366bc:	andeq	sp, r3, r4, lsr sl
   366c0:	andeq	sp, r3, r0, lsr sl
   366c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   366c8:	sub	sp, sp, #116	; 0x74
   366cc:	mov	sl, r0
   366d0:	str	r3, [sp, #24]
   366d4:	mov	r3, #1
   366d8:	mov	r8, r1
   366dc:	str	r2, [sp, #56]	; 0x38
   366e0:	str	r3, [sp, #36]	; 0x24
   366e4:	bl	110f4 <__ctype_get_mb_cur_max@plt>
   366e8:	ldr	r3, [sp, #156]	; 0x9c
   366ec:	mov	fp, r8
   366f0:	mov	r2, #0
   366f4:	lsr	r3, r3, #1
   366f8:	and	r3, r3, #1
   366fc:	str	r2, [sp, #68]	; 0x44
   36700:	str	r3, [sp, #28]
   36704:	str	r2, [sp, #40]	; 0x28
   36708:	str	r2, [sp, #44]	; 0x2c
   3670c:	str	r2, [sp, #52]	; 0x34
   36710:	str	r2, [sp, #64]	; 0x40
   36714:	str	r2, [sp, #72]	; 0x48
   36718:	str	sl, [sp, #32]
   3671c:	str	r0, [sp, #76]	; 0x4c
   36720:	ldr	r3, [sp, #152]	; 0x98
   36724:	cmp	r3, #10
   36728:	ldrls	pc, [pc, r3, lsl #2]
   3672c:	b	378ec <__assert_fail@plt+0x26600>
   36730:	andeq	r6, r3, ip, asr r7
   36734:	andeq	r6, r3, r4, asr #20
   36738:	andeq	r6, r3, r8, ror #20
   3673c:	andeq	r6, r3, ip, lsl #21
   36740:			; <UNDEFINED> instruction: 0x00036bb8
   36744:	andeq	r6, r3, ip, lsl #23
   36748:	andeq	r6, r3, r4, ror #22
   3674c:	andeq	r6, r3, r0, lsr #21
   36750:			; <UNDEFINED> instruction: 0x00036ab8
   36754:			; <UNDEFINED> instruction: 0x00036ab8
   36758:			; <UNDEFINED> instruction: 0x00036ab8
   3675c:	mov	r3, #0
   36760:	mov	r7, r3
   36764:	str	r3, [sp, #28]
   36768:	ldr	r3, [sp, #44]	; 0x2c
   3676c:	mov	sl, #0
   36770:	eor	r3, r3, #1
   36774:	str	r3, [sp, #60]	; 0x3c
   36778:	ldr	r3, [sp, #24]
   3677c:	cmn	r3, #1
   36780:	beq	36ce4 <__assert_fail@plt+0x259f8>
   36784:	ldr	r3, [sp, #24]
   36788:	subs	r5, r3, sl
   3678c:	movne	r5, #1
   36790:	cmp	r5, #0
   36794:	beq	36cfc <__assert_fail@plt+0x25a10>
   36798:	ldr	r3, [sp, #152]	; 0x98
   3679c:	ldr	r8, [sp, #44]	; 0x2c
   367a0:	cmp	r3, #2
   367a4:	moveq	r8, #0
   367a8:	andne	r8, r8, #1
   367ac:	ldr	r3, [sp, #52]	; 0x34
   367b0:	adds	r9, r3, #0
   367b4:	movne	r9, #1
   367b8:	ands	r6, r9, r8
   367bc:	beq	37164 <__assert_fail@plt+0x25e78>
   367c0:	ldr	r2, [sp, #52]	; 0x34
   367c4:	ldr	r1, [sp, #24]
   367c8:	cmp	r2, #1
   367cc:	mov	r3, r2
   367d0:	movls	r3, #0
   367d4:	movhi	r3, #1
   367d8:	cmn	r1, #1
   367dc:	movne	r3, #0
   367e0:	cmp	r3, #0
   367e4:	add	r4, sl, r2
   367e8:	beq	367f8 <__assert_fail@plt+0x2550c>
   367ec:	ldr	r0, [sp, #56]	; 0x38
   367f0:	bl	111a8 <strlen@plt>
   367f4:	str	r0, [sp, #24]
   367f8:	ldr	r3, [sp, #24]
   367fc:	cmp	r3, r4
   36800:	ldr	r3, [sp, #56]	; 0x38
   36804:	add	r3, r3, sl
   36808:	str	r3, [sp, #48]	; 0x30
   3680c:	bcc	37170 <__assert_fail@plt+0x25e84>
   36810:	mov	r0, r3
   36814:	ldr	r2, [sp, #52]	; 0x34
   36818:	ldr	r1, [sp, #64]	; 0x40
   3681c:	bl	11088 <memcmp@plt>
   36820:	cmp	r0, #0
   36824:	bne	37170 <__assert_fail@plt+0x25e84>
   36828:	ldr	r3, [sp, #28]
   3682c:	cmp	r3, #0
   36830:	bne	379ec <__assert_fail@plt+0x26700>
   36834:	ldr	r3, [sp, #48]	; 0x30
   36838:	ldrb	r4, [r3]
   3683c:	cmp	r4, #126	; 0x7e
   36840:	ldrls	pc, [pc, r4, lsl #2]
   36844:	b	37104 <__assert_fail@plt+0x25e18>
   36848:	andeq	r6, r3, r8, lsr #30
   3684c:	andeq	r7, r3, r4, lsl #2
   36850:	andeq	r7, r3, r4, lsl #2
   36854:	andeq	r7, r3, r4, lsl #2
   36858:	andeq	r7, r3, r4, lsl #2
   3685c:	andeq	r7, r3, r4, lsl #2
   36860:	andeq	r7, r3, r4, lsl #2
   36864:	andeq	r6, r3, ip, lsl #30
   36868:	strdeq	r6, [r3], -r0
   3686c:	andeq	r7, r3, ip, ror #1
   36870:	andeq	r6, r3, r0, asr lr
   36874:	andeq	r6, r3, r4, lsr lr
   36878:	andeq	r7, r3, r8, asr #1
   3687c:	andeq	r7, r3, r4, lsr #1
   36880:	andeq	r7, r3, r4, lsl #2
   36884:	andeq	r7, r3, r4, lsl #2
   36888:	andeq	r7, r3, r4, lsl #2
   3688c:	andeq	r7, r3, r4, lsl #2
   36890:	andeq	r7, r3, r4, lsl #2
   36894:	andeq	r7, r3, r4, lsl #2
   36898:	andeq	r7, r3, r4, lsl #2
   3689c:	andeq	r7, r3, r4, lsl #2
   368a0:	andeq	r7, r3, r4, lsl #2
   368a4:	andeq	r7, r3, r4, lsl #2
   368a8:	andeq	r7, r3, r4, lsl #2
   368ac:	andeq	r7, r3, r4, lsl #2
   368b0:	andeq	r7, r3, r4, lsl #2
   368b4:	andeq	r7, r3, r4, lsl #2
   368b8:	andeq	r7, r3, r4, lsl #2
   368bc:	andeq	r7, r3, r4, lsl #2
   368c0:	andeq	r7, r3, r4, lsl #2
   368c4:	andeq	r7, r3, r4, lsl #2
   368c8:	andeq	r7, r3, r4, ror #1
   368cc:	andeq	r7, r3, r8, lsl r0
   368d0:	andeq	r7, r3, r8, lsl r0
   368d4:	andeq	r6, r3, r8, lsr #24
   368d8:	andeq	r7, r3, r8, lsl r0
   368dc:	strheq	r7, [r3], -r0
   368e0:	andeq	r7, r3, r8, lsl r0
   368e4:	andeq	r7, r3, r4, lsl #1
   368e8:	andeq	r7, r3, r8, lsl r0
   368ec:	andeq	r7, r3, r8, lsl r0
   368f0:	andeq	r7, r3, r8, lsl r0
   368f4:	strheq	r7, [r3], -r0
   368f8:	strheq	r7, [r3], -r0
   368fc:	strheq	r7, [r3], -r0
   36900:	strheq	r7, [r3], -r0
   36904:	strheq	r7, [r3], -r0
   36908:	strheq	r7, [r3], -r0
   3690c:	strheq	r7, [r3], -r0
   36910:	strheq	r7, [r3], -r0
   36914:	strheq	r7, [r3], -r0
   36918:	strheq	r7, [r3], -r0
   3691c:	strheq	r7, [r3], -r0
   36920:	strheq	r7, [r3], -r0
   36924:	strheq	r7, [r3], -r0
   36928:	strheq	r7, [r3], -r0
   3692c:	strheq	r7, [r3], -r0
   36930:	strheq	r7, [r3], -r0
   36934:	andeq	r7, r3, r8, lsl r0
   36938:	andeq	r7, r3, r8, lsl r0
   3693c:	andeq	r7, r3, r8, lsl r0
   36940:	andeq	r7, r3, r8, lsl r0
   36944:	andeq	r7, r3, r4, asr r0
   36948:	andeq	r7, r3, r4, lsl #2
   3694c:	strheq	r7, [r3], -r0
   36950:	strheq	r7, [r3], -r0
   36954:	strheq	r7, [r3], -r0
   36958:	strheq	r7, [r3], -r0
   3695c:	strheq	r7, [r3], -r0
   36960:	strheq	r7, [r3], -r0
   36964:	strheq	r7, [r3], -r0
   36968:	strheq	r7, [r3], -r0
   3696c:	strheq	r7, [r3], -r0
   36970:	strheq	r7, [r3], -r0
   36974:	strheq	r7, [r3], -r0
   36978:	strheq	r7, [r3], -r0
   3697c:	strheq	r7, [r3], -r0
   36980:	strheq	r7, [r3], -r0
   36984:	strheq	r7, [r3], -r0
   36988:	strheq	r7, [r3], -r0
   3698c:	strheq	r7, [r3], -r0
   36990:	strheq	r7, [r3], -r0
   36994:	strheq	r7, [r3], -r0
   36998:	strheq	r7, [r3], -r0
   3699c:	strheq	r7, [r3], -r0
   369a0:	strheq	r7, [r3], -r0
   369a4:	strheq	r7, [r3], -r0
   369a8:	strheq	r7, [r3], -r0
   369ac:	strheq	r7, [r3], -r0
   369b0:	strheq	r7, [r3], -r0
   369b4:	andeq	r7, r3, r8, lsl r0
   369b8:	andeq	r6, r3, r4, ror sp
   369bc:	strheq	r7, [r3], -r0
   369c0:	andeq	r7, r3, r8, lsl r0
   369c4:	strheq	r7, [r3], -r0
   369c8:	andeq	r7, r3, r8, lsl r0
   369cc:	strheq	r7, [r3], -r0
   369d0:	strheq	r7, [r3], -r0
   369d4:	strheq	r7, [r3], -r0
   369d8:	strheq	r7, [r3], -r0
   369dc:	strheq	r7, [r3], -r0
   369e0:	strheq	r7, [r3], -r0
   369e4:	strheq	r7, [r3], -r0
   369e8:	strheq	r7, [r3], -r0
   369ec:	strheq	r7, [r3], -r0
   369f0:	strheq	r7, [r3], -r0
   369f4:	strheq	r7, [r3], -r0
   369f8:	strheq	r7, [r3], -r0
   369fc:	strheq	r7, [r3], -r0
   36a00:	strheq	r7, [r3], -r0
   36a04:	strheq	r7, [r3], -r0
   36a08:	strheq	r7, [r3], -r0
   36a0c:	strheq	r7, [r3], -r0
   36a10:	strheq	r7, [r3], -r0
   36a14:	strheq	r7, [r3], -r0
   36a18:	strheq	r7, [r3], -r0
   36a1c:	strheq	r7, [r3], -r0
   36a20:	strheq	r7, [r3], -r0
   36a24:	strheq	r7, [r3], -r0
   36a28:	strheq	r7, [r3], -r0
   36a2c:	strheq	r7, [r3], -r0
   36a30:	strheq	r7, [r3], -r0
   36a34:	andeq	r6, r3, r8, lsl #24
   36a38:	andeq	r7, r3, r8, lsl r0
   36a3c:	andeq	r6, r3, r8, lsl #24
   36a40:	andeq	r6, r3, r8, lsr #24
   36a44:	mov	r3, #1
   36a48:	str	r3, [sp, #28]
   36a4c:	str	r3, [sp, #52]	; 0x34
   36a50:	ldr	r3, [pc, #4000]	; 379f8 <__assert_fail@plt+0x2670c>
   36a54:	mov	r7, #0
   36a58:	str	r3, [sp, #64]	; 0x40
   36a5c:	mov	r3, #2
   36a60:	str	r3, [sp, #152]	; 0x98
   36a64:	b	36768 <__assert_fail@plt+0x2547c>
   36a68:	ldr	r3, [sp, #28]
   36a6c:	cmp	r3, #0
   36a70:	beq	36bcc <__assert_fail@plt+0x258e0>
   36a74:	mov	r3, #1
   36a78:	str	r3, [sp, #52]	; 0x34
   36a7c:	ldr	r3, [pc, #3956]	; 379f8 <__assert_fail@plt+0x2670c>
   36a80:	mov	r7, #0
   36a84:	str	r3, [sp, #64]	; 0x40
   36a88:	b	36768 <__assert_fail@plt+0x2547c>
   36a8c:	mov	r3, #1
   36a90:	str	r3, [sp, #44]	; 0x2c
   36a94:	str	r3, [sp, #52]	; 0x34
   36a98:	str	r3, [sp, #28]
   36a9c:	b	36a50 <__assert_fail@plt+0x25764>
   36aa0:	mov	r3, #0
   36aa4:	str	r3, [sp, #28]
   36aa8:	mov	r3, #1
   36aac:	str	r3, [sp, #44]	; 0x2c
   36ab0:	mov	r7, #0
   36ab4:	b	36768 <__assert_fail@plt+0x2547c>
   36ab8:	ldr	r3, [sp, #152]	; 0x98
   36abc:	cmp	r3, #10
   36ac0:	beq	36b04 <__assert_fail@plt+0x25818>
   36ac4:	mov	r2, #5
   36ac8:	ldr	r1, [pc, #3884]	; 379fc <__assert_fail@plt+0x26710>
   36acc:	mov	r0, #0
   36ad0:	bl	110a0 <dcgettext@plt>
   36ad4:	ldr	r2, [pc, #3872]	; 379fc <__assert_fail@plt+0x26710>
   36ad8:	cmp	r0, r2
   36adc:	str	r0, [sp, #164]	; 0xa4
   36ae0:	beq	37ae8 <__assert_fail@plt+0x267fc>
   36ae4:	mov	r2, #5
   36ae8:	ldr	r1, [pc, #3848]	; 379f8 <__assert_fail@plt+0x2670c>
   36aec:	mov	r0, #0
   36af0:	bl	110a0 <dcgettext@plt>
   36af4:	ldr	r2, [pc, #3836]	; 379f8 <__assert_fail@plt+0x2670c>
   36af8:	cmp	r0, r2
   36afc:	str	r0, [sp, #168]	; 0xa8
   36b00:	beq	37ad8 <__assert_fail@plt+0x267ec>
   36b04:	ldr	r7, [sp, #28]
   36b08:	cmp	r7, #0
   36b0c:	movne	r7, #0
   36b10:	bne	36b44 <__assert_fail@plt+0x25858>
   36b14:	ldr	r3, [sp, #164]	; 0xa4
   36b18:	ldrb	r3, [r3]
   36b1c:	cmp	r3, #0
   36b20:	beq	37af8 <__assert_fail@plt+0x2680c>
   36b24:	ldr	r2, [sp, #164]	; 0xa4
   36b28:	ldr	r1, [sp, #32]
   36b2c:	cmp	fp, r7
   36b30:	strbhi	r3, [r1, r7]
   36b34:	ldrb	r3, [r2, #1]!
   36b38:	add	r7, r7, #1
   36b3c:	cmp	r3, #0
   36b40:	bne	36b2c <__assert_fail@plt+0x25840>
   36b44:	ldr	r0, [sp, #168]	; 0xa8
   36b48:	bl	111a8 <strlen@plt>
   36b4c:	ldr	r3, [sp, #168]	; 0xa8
   36b50:	str	r3, [sp, #64]	; 0x40
   36b54:	mov	r3, #1
   36b58:	str	r3, [sp, #44]	; 0x2c
   36b5c:	str	r0, [sp, #52]	; 0x34
   36b60:	b	36768 <__assert_fail@plt+0x2547c>
   36b64:	mov	r3, #1
   36b68:	str	r3, [sp, #44]	; 0x2c
   36b6c:	str	r3, [sp, #52]	; 0x34
   36b70:	str	r3, [sp, #28]
   36b74:	ldr	r3, [pc, #3716]	; 37a00 <__assert_fail@plt+0x26714>
   36b78:	mov	r7, #0
   36b7c:	str	r3, [sp, #64]	; 0x40
   36b80:	mov	r3, #5
   36b84:	str	r3, [sp, #152]	; 0x98
   36b88:	b	36768 <__assert_fail@plt+0x2547c>
   36b8c:	ldr	r3, [sp, #28]
   36b90:	cmp	r3, #0
   36b94:	beq	37894 <__assert_fail@plt+0x265a8>
   36b98:	ldr	r3, [sp, #28]
   36b9c:	mov	r7, #0
   36ba0:	str	r3, [sp, #44]	; 0x2c
   36ba4:	mov	r3, #1
   36ba8:	str	r3, [sp, #52]	; 0x34
   36bac:	ldr	r3, [pc, #3660]	; 37a00 <__assert_fail@plt+0x26714>
   36bb0:	str	r3, [sp, #64]	; 0x40
   36bb4:	b	36768 <__assert_fail@plt+0x2547c>
   36bb8:	ldr	r3, [sp, #28]
   36bbc:	cmp	r3, #0
   36bc0:	mov	r3, #1
   36bc4:	streq	r3, [sp, #44]	; 0x2c
   36bc8:	bne	36a4c <__assert_fail@plt+0x25760>
   36bcc:	cmp	fp, #0
   36bd0:	beq	378c4 <__assert_fail@plt+0x265d8>
   36bd4:	ldr	r3, [sp, #32]
   36bd8:	mov	r2, #39	; 0x27
   36bdc:	mov	r7, #1
   36be0:	strb	r2, [r3]
   36be4:	mov	r3, #0
   36be8:	str	r3, [sp, #28]
   36bec:	mov	r3, #1
   36bf0:	str	r3, [sp, #52]	; 0x34
   36bf4:	ldr	r3, [pc, #3580]	; 379f8 <__assert_fail@plt+0x2670c>
   36bf8:	str	r3, [sp, #64]	; 0x40
   36bfc:	mov	r3, #2
   36c00:	str	r3, [sp, #152]	; 0x98
   36c04:	b	36768 <__assert_fail@plt+0x2547c>
   36c08:	ldr	r3, [sp, #24]
   36c0c:	cmn	r3, #1
   36c10:	beq	37828 <__assert_fail@plt+0x2653c>
   36c14:	ldr	r3, [sp, #24]
   36c18:	subs	r3, r3, #1
   36c1c:	movne	r3, #1
   36c20:	cmp	r3, #0
   36c24:	bne	36c30 <__assert_fail@plt+0x25944>
   36c28:	cmp	sl, #0
   36c2c:	beq	3701c <__assert_fail@plt+0x25d30>
   36c30:	ldr	r3, [sp, #152]	; 0x98
   36c34:	mov	r5, #0
   36c38:	sub	r2, r3, #2
   36c3c:	mov	r8, r5
   36c40:	clz	r2, r2
   36c44:	lsr	r2, r2, #5
   36c48:	ldr	r3, [sp, #60]	; 0x3c
   36c4c:	ldr	r1, [sp, #28]
   36c50:	orr	r3, r2, r3
   36c54:	eor	r3, r3, #1
   36c58:	orr	r3, r1, r3
   36c5c:	tst	r3, #255	; 0xff
   36c60:	bne	3738c <__assert_fail@plt+0x260a0>
   36c64:	cmp	r6, #0
   36c68:	bne	36db8 <__assert_fail@plt+0x25acc>
   36c6c:	ldr	r3, [sp, #40]	; 0x28
   36c70:	eor	r8, r8, #1
   36c74:	and	r8, r8, r3
   36c78:	add	sl, sl, #1
   36c7c:	uxtb	r6, r8
   36c80:	cmp	r6, #0
   36c84:	beq	36cb8 <__assert_fail@plt+0x259cc>
   36c88:	cmp	fp, r7
   36c8c:	movhi	r2, #39	; 0x27
   36c90:	ldrhi	r3, [sp, #32]
   36c94:	strbhi	r2, [r3, r7]
   36c98:	add	r3, r7, #1
   36c9c:	cmp	fp, r3
   36ca0:	movhi	r1, #39	; 0x27
   36ca4:	ldrhi	r2, [sp, #32]
   36ca8:	add	r7, r7, #2
   36cac:	strbhi	r1, [r2, r3]
   36cb0:	mov	r3, #0
   36cb4:	str	r3, [sp, #40]	; 0x28
   36cb8:	cmp	r7, fp
   36cbc:	ldrcc	r3, [sp, #32]
   36cc0:	strbcc	r4, [r3, r7]
   36cc4:	ldr	r3, [sp, #36]	; 0x24
   36cc8:	cmp	r5, #0
   36ccc:	moveq	r3, #0
   36cd0:	str	r3, [sp, #36]	; 0x24
   36cd4:	ldr	r3, [sp, #24]
   36cd8:	add	r7, r7, #1
   36cdc:	cmn	r3, #1
   36ce0:	bne	36784 <__assert_fail@plt+0x25498>
   36ce4:	ldr	r3, [sp, #56]	; 0x38
   36ce8:	ldrb	r5, [r3, sl]
   36cec:	adds	r5, r5, #0
   36cf0:	movne	r5, #1
   36cf4:	cmp	r5, #0
   36cf8:	bne	36798 <__assert_fail@plt+0x254ac>
   36cfc:	ldr	r3, [sp, #152]	; 0x98
   36d00:	ldr	r1, [sp, #28]
   36d04:	sub	r3, r3, #2
   36d08:	clz	r3, r3
   36d0c:	lsr	r3, r3, #5
   36d10:	and	r9, r1, r3
   36d14:	cmp	r7, #0
   36d18:	movne	r2, #0
   36d1c:	andeq	r2, r9, #1
   36d20:	cmp	r2, #0
   36d24:	bne	37700 <__assert_fail@plt+0x26414>
   36d28:	eor	r2, r1, #1
   36d2c:	ands	r3, r3, r2
   36d30:	beq	37bbc <__assert_fail@plt+0x268d0>
   36d34:	ldr	r2, [sp, #68]	; 0x44
   36d38:	cmp	r2, #0
   36d3c:	beq	37ba8 <__assert_fail@plt+0x268bc>
   36d40:	ldr	r3, [sp, #36]	; 0x24
   36d44:	cmp	r3, #0
   36d48:	bne	37b60 <__assert_fail@plt+0x26874>
   36d4c:	ldr	r2, [sp, #72]	; 0x48
   36d50:	clz	r3, fp
   36d54:	cmp	r2, #0
   36d58:	lsr	r3, r3, #5
   36d5c:	moveq	r3, #0
   36d60:	cmp	r3, #0
   36d64:	beq	37b00 <__assert_fail@plt+0x26814>
   36d68:	str	r3, [sp, #68]	; 0x44
   36d6c:	ldr	fp, [sp, #72]	; 0x48
   36d70:	b	36720 <__assert_fail@plt+0x25434>
   36d74:	ldr	r3, [sp, #152]	; 0x98
   36d78:	cmp	r3, #2
   36d7c:	beq	373d0 <__assert_fail@plt+0x260e4>
   36d80:	ldr	r3, [sp, #44]	; 0x2c
   36d84:	ldr	r2, [sp, #28]
   36d88:	and	r2, r3, r2
   36d8c:	ands	r2, r9, r2
   36d90:	bne	373dc <__assert_fail@plt+0x260f0>
   36d94:	mov	r4, #92	; 0x5c
   36d98:	mov	r3, r4
   36d9c:	ldr	r1, [sp, #44]	; 0x2c
   36da0:	cmp	r1, #0
   36da4:	moveq	r5, #0
   36da8:	moveq	r8, r1
   36dac:	beq	36c48 <__assert_fail@plt+0x2595c>
   36db0:	mov	r4, r3
   36db4:	mov	r5, #0
   36db8:	ldr	r3, [sp, #28]
   36dbc:	cmp	r3, #0
   36dc0:	bne	373c4 <__assert_fail@plt+0x260d8>
   36dc4:	ldr	r3, [sp, #40]	; 0x28
   36dc8:	eor	r9, r3, #1
   36dcc:	and	r9, r9, r2
   36dd0:	ands	r9, r9, #255	; 0xff
   36dd4:	beq	36e18 <__assert_fail@plt+0x25b2c>
   36dd8:	cmp	fp, r7
   36ddc:	movhi	r2, #39	; 0x27
   36de0:	ldrhi	r3, [sp, #32]
   36de4:	str	r9, [sp, #40]	; 0x28
   36de8:	strbhi	r2, [r3, r7]
   36dec:	add	r3, r7, #1
   36df0:	cmp	fp, r3
   36df4:	movhi	r1, #36	; 0x24
   36df8:	ldrhi	r2, [sp, #32]
   36dfc:	strbhi	r1, [r2, r3]
   36e00:	add	r3, r7, #2
   36e04:	cmp	fp, r3
   36e08:	add	r7, r7, #3
   36e0c:	ldrhi	r2, [sp, #32]
   36e10:	movhi	r1, #39	; 0x27
   36e14:	strbhi	r1, [r2, r3]
   36e18:	cmp	fp, r7
   36e1c:	movhi	r2, #92	; 0x5c
   36e20:	ldrhi	r3, [sp, #32]
   36e24:	add	sl, sl, #1
   36e28:	strbhi	r2, [r3, r7]
   36e2c:	add	r7, r7, #1
   36e30:	b	36cb8 <__assert_fail@plt+0x259cc>
   36e34:	ldr	r3, [sp, #152]	; 0x98
   36e38:	mov	r4, #11
   36e3c:	sub	r2, r3, #2
   36e40:	mov	r3, #118	; 0x76
   36e44:	clz	r2, r2
   36e48:	lsr	r2, r2, #5
   36e4c:	b	36d9c <__assert_fail@plt+0x25ab0>
   36e50:	mov	r4, #10
   36e54:	mov	r3, #110	; 0x6e
   36e58:	ldr	r2, [sp, #152]	; 0x98
   36e5c:	ldr	r1, [sp, #28]
   36e60:	sub	r2, r2, #2
   36e64:	clz	r2, r2
   36e68:	lsr	r2, r2, #5
   36e6c:	ands	r1, r1, r2
   36e70:	beq	36d9c <__assert_fail@plt+0x25ab0>
   36e74:	ldr	sl, [sp, #32]
   36e78:	mov	r8, fp
   36e7c:	mov	r2, r1
   36e80:	mov	r3, #2
   36e84:	str	r3, [sp, #152]	; 0x98
   36e88:	ldr	r9, [sp, #44]	; 0x2c
   36e8c:	ldr	r3, [sp, #152]	; 0x98
   36e90:	and	r9, r9, r2
   36e94:	tst	r9, #255	; 0xff
   36e98:	movne	r3, #4
   36e9c:	str	r3, [sp, #152]	; 0x98
   36ea0:	ldr	r3, [sp, #156]	; 0x9c
   36ea4:	mov	ip, #0
   36ea8:	bic	r3, r3, #2
   36eac:	str	r3, [sp, #4]
   36eb0:	ldr	r3, [sp, #168]	; 0xa8
   36eb4:	ldr	r2, [sp, #56]	; 0x38
   36eb8:	str	r3, [sp, #16]
   36ebc:	ldr	r3, [sp, #164]	; 0xa4
   36ec0:	mov	r1, r8
   36ec4:	str	r3, [sp, #12]
   36ec8:	ldr	r3, [sp, #152]	; 0x98
   36ecc:	mov	r0, sl
   36ed0:	str	r3, [sp]
   36ed4:	str	ip, [sp, #8]
   36ed8:	ldr	r3, [sp, #24]
   36edc:	bl	366c4 <__assert_fail@plt+0x253d8>
   36ee0:	mov	fp, r0
   36ee4:	mov	r0, fp
   36ee8:	add	sp, sp, #116	; 0x74
   36eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36ef0:	ldr	r3, [sp, #152]	; 0x98
   36ef4:	mov	r4, #8
   36ef8:	sub	r2, r3, #2
   36efc:	mov	r3, #98	; 0x62
   36f00:	clz	r2, r2
   36f04:	lsr	r2, r2, #5
   36f08:	b	36d9c <__assert_fail@plt+0x25ab0>
   36f0c:	ldr	r3, [sp, #152]	; 0x98
   36f10:	mov	r4, #7
   36f14:	sub	r2, r3, #2
   36f18:	mov	r3, #97	; 0x61
   36f1c:	clz	r2, r2
   36f20:	lsr	r2, r2, #5
   36f24:	b	36d9c <__assert_fail@plt+0x25ab0>
   36f28:	ldr	r3, [sp, #44]	; 0x2c
   36f2c:	cmp	r3, #0
   36f30:	beq	37714 <__assert_fail@plt+0x26428>
   36f34:	ldr	r3, [sp, #28]
   36f38:	cmp	r3, #0
   36f3c:	bne	379ec <__assert_fail@plt+0x26700>
   36f40:	ldr	r3, [sp, #152]	; 0x98
   36f44:	sub	r2, r3, #2
   36f48:	ldr	r3, [sp, #40]	; 0x28
   36f4c:	clz	r2, r2
   36f50:	eor	r3, r3, #1
   36f54:	lsr	r2, r2, #5
   36f58:	ands	r3, r2, r3
   36f5c:	moveq	r1, r7
   36f60:	beq	36fa4 <__assert_fail@plt+0x25cb8>
   36f64:	cmp	fp, r7
   36f68:	movhi	r0, #39	; 0x27
   36f6c:	ldrhi	r1, [sp, #32]
   36f70:	str	r3, [sp, #40]	; 0x28
   36f74:	strbhi	r0, [r1, r7]
   36f78:	add	r1, r7, #1
   36f7c:	cmp	fp, r1
   36f80:	movhi	ip, #36	; 0x24
   36f84:	ldrhi	r0, [sp, #32]
   36f88:	strbhi	ip, [r0, r1]
   36f8c:	add	r1, r7, #2
   36f90:	cmp	fp, r1
   36f94:	movhi	ip, #39	; 0x27
   36f98:	ldrhi	r0, [sp, #32]
   36f9c:	strbhi	ip, [r0, r1]
   36fa0:	add	r1, r7, #3
   36fa4:	cmp	fp, r1
   36fa8:	movhi	r0, #92	; 0x5c
   36fac:	ldrhi	r3, [sp, #32]
   36fb0:	add	r7, r1, #1
   36fb4:	strbhi	r0, [r3, r1]
   36fb8:	cmp	r8, #0
   36fbc:	beq	37900 <__assert_fail@plt+0x26614>
   36fc0:	ldr	r0, [sp, #24]
   36fc4:	add	r3, sl, #1
   36fc8:	cmp	r3, r0
   36fcc:	bcs	3783c <__assert_fail@plt+0x26550>
   36fd0:	ldr	r0, [sp, #56]	; 0x38
   36fd4:	ldrb	r3, [r0, r3]
   36fd8:	sub	r3, r3, #48	; 0x30
   36fdc:	cmp	r3, #9
   36fe0:	bhi	3783c <__assert_fail@plt+0x26550>
   36fe4:	cmp	fp, r7
   36fe8:	movhi	r3, #48	; 0x30
   36fec:	ldrhi	r0, [sp, #32]
   36ff0:	ldr	r5, [sp, #28]
   36ff4:	mov	r4, #48	; 0x30
   36ff8:	strbhi	r3, [r0, r7]
   36ffc:	add	r3, r1, #2
   37000:	cmp	fp, r3
   37004:	movhi	r0, #48	; 0x30
   37008:	ldrhi	ip, [sp, #32]
   3700c:	add	r7, r1, #3
   37010:	strbhi	r0, [ip, r3]
   37014:	b	36c48 <__assert_fail@plt+0x2595c>
   37018:	mov	r5, #0
   3701c:	ldr	r3, [sp, #152]	; 0x98
   37020:	sub	r2, r3, #2
   37024:	ldr	r3, [sp, #28]
   37028:	clz	r2, r2
   3702c:	lsr	r2, r2, #5
   37030:	ands	r8, r3, r2
   37034:	beq	36c48 <__assert_fail@plt+0x2595c>
   37038:	mov	r3, r8
   3703c:	mov	r2, r3
   37040:	mov	r3, #2
   37044:	ldr	sl, [sp, #32]
   37048:	mov	r8, fp
   3704c:	str	r3, [sp, #152]	; 0x98
   37050:	b	36e88 <__assert_fail@plt+0x25b9c>
   37054:	ldr	r3, [sp, #152]	; 0x98
   37058:	cmp	r3, #2
   3705c:	beq	37780 <__assert_fail@plt+0x26494>
   37060:	cmp	r3, #5
   37064:	beq	37740 <__assert_fail@plt+0x26454>
   37068:	mov	r5, #0
   3706c:	sub	r2, r3, #2
   37070:	mov	r8, r5
   37074:	clz	r2, r2
   37078:	mov	r4, #63	; 0x3f
   3707c:	lsr	r2, r2, #5
   37080:	b	36c48 <__assert_fail@plt+0x2595c>
   37084:	ldr	r3, [sp, #152]	; 0x98
   37088:	cmp	r3, #2
   3708c:	beq	377a0 <__assert_fail@plt+0x264b4>
   37090:	mov	r2, #0
   37094:	str	r5, [sp, #68]	; 0x44
   37098:	mov	r8, r2
   3709c:	mov	r4, #39	; 0x27
   370a0:	b	36c48 <__assert_fail@plt+0x2595c>
   370a4:	mov	r4, #13
   370a8:	mov	r3, #114	; 0x72
   370ac:	b	36e58 <__assert_fail@plt+0x25b6c>
   370b0:	ldr	r3, [sp, #152]	; 0x98
   370b4:	mov	r8, #0
   370b8:	sub	r2, r3, #2
   370bc:	clz	r2, r2
   370c0:	lsr	r2, r2, #5
   370c4:	b	36c48 <__assert_fail@plt+0x2595c>
   370c8:	ldr	r3, [sp, #152]	; 0x98
   370cc:	mov	r4, #12
   370d0:	sub	r2, r3, #2
   370d4:	mov	r3, #102	; 0x66
   370d8:	clz	r2, r2
   370dc:	lsr	r2, r2, #5
   370e0:	b	36d9c <__assert_fail@plt+0x25ab0>
   370e4:	mov	r5, r6
   370e8:	b	3701c <__assert_fail@plt+0x25d30>
   370ec:	ldr	r3, [sp, #152]	; 0x98
   370f0:	sub	r2, r3, #2
   370f4:	mov	r3, #116	; 0x74
   370f8:	clz	r2, r2
   370fc:	lsr	r2, r2, #5
   37100:	b	36d9c <__assert_fail@plt+0x25ab0>
   37104:	ldr	r8, [sp, #76]	; 0x4c
   37108:	cmp	r8, #1
   3710c:	bne	375bc <__assert_fail@plt+0x262d0>
   37110:	bl	11184 <__ctype_b_loc@plt>
   37114:	sxth	r3, r4
   37118:	mov	ip, r8
   3711c:	lsl	r3, r3, #1
   37120:	ldr	r2, [r0]
   37124:	ldrh	r3, [r2, r3]
   37128:	and	r3, r3, #16384	; 0x4000
   3712c:	cmp	r3, #0
   37130:	movne	r5, #1
   37134:	moveq	r5, #0
   37138:	moveq	r3, #1
   3713c:	movne	r3, #0
   37140:	ldr	r2, [sp, #44]	; 0x2c
   37144:	and	r3, r3, r2
   37148:	ands	r8, r3, #255	; 0xff
   3714c:	bne	37450 <__assert_fail@plt+0x26164>
   37150:	ldr	r3, [sp, #152]	; 0x98
   37154:	sub	r2, r3, #2
   37158:	clz	r2, r2
   3715c:	lsr	r2, r2, #5
   37160:	b	36c48 <__assert_fail@plt+0x2595c>
   37164:	ldr	r3, [sp, #56]	; 0x38
   37168:	add	r3, r3, sl
   3716c:	str	r3, [sp, #48]	; 0x30
   37170:	ldr	r3, [sp, #48]	; 0x30
   37174:	mov	r6, #0
   37178:	ldrb	r4, [r3]
   3717c:	cmp	r4, #126	; 0x7e
   37180:	ldrls	pc, [pc, r4, lsl #2]
   37184:	b	37104 <__assert_fail@plt+0x25e18>
   37188:	andeq	r6, r3, r8, lsr #30
   3718c:	andeq	r7, r3, r4, lsl #2
   37190:	andeq	r7, r3, r4, lsl #2
   37194:	andeq	r7, r3, r4, lsl #2
   37198:	andeq	r7, r3, r4, lsl #2
   3719c:	andeq	r7, r3, r4, lsl #2
   371a0:	andeq	r7, r3, r4, lsl #2
   371a4:	andeq	r6, r3, ip, lsl #30
   371a8:	strdeq	r6, [r3], -r0
   371ac:	andeq	r7, r3, r4, lsl #7
   371b0:	andeq	r6, r3, r0, asr lr
   371b4:	andeq	r6, r3, r4, lsr lr
   371b8:	andeq	r7, r3, r8, asr #1
   371bc:	andeq	r7, r3, r4, lsr #1
   371c0:	andeq	r7, r3, r4, lsl #2
   371c4:	andeq	r7, r3, r4, lsl #2
   371c8:	andeq	r7, r3, r4, lsl #2
   371cc:	andeq	r7, r3, r4, lsl #2
   371d0:	andeq	r7, r3, r4, lsl #2
   371d4:	andeq	r7, r3, r4, lsl #2
   371d8:	andeq	r7, r3, r4, lsl #2
   371dc:	andeq	r7, r3, r4, lsl #2
   371e0:	andeq	r7, r3, r4, lsl #2
   371e4:	andeq	r7, r3, r4, lsl #2
   371e8:	andeq	r7, r3, r4, lsl #2
   371ec:	andeq	r7, r3, r4, lsl #2
   371f0:	andeq	r7, r3, r4, lsl #2
   371f4:	andeq	r7, r3, r4, lsl #2
   371f8:	andeq	r7, r3, r4, lsl #2
   371fc:	andeq	r7, r3, r4, lsl #2
   37200:	andeq	r7, r3, r4, lsl #2
   37204:	andeq	r7, r3, r4, lsl #2
   37208:	andeq	r7, r3, ip, lsl r0
   3720c:	andeq	r7, r3, r8, lsl r0
   37210:	andeq	r7, r3, r8, lsl r0
   37214:	andeq	r6, r3, r8, lsr #24
   37218:	andeq	r7, r3, r8, lsl r0
   3721c:	strheq	r7, [r3], -r0
   37220:	andeq	r7, r3, r8, lsl r0
   37224:	andeq	r7, r3, r4, lsl #1
   37228:	andeq	r7, r3, r8, lsl r0
   3722c:	andeq	r7, r3, r8, lsl r0
   37230:	andeq	r7, r3, r8, lsl r0
   37234:	strheq	r7, [r3], -r0
   37238:	strheq	r7, [r3], -r0
   3723c:	strheq	r7, [r3], -r0
   37240:	strheq	r7, [r3], -r0
   37244:	strheq	r7, [r3], -r0
   37248:	strheq	r7, [r3], -r0
   3724c:	strheq	r7, [r3], -r0
   37250:	strheq	r7, [r3], -r0
   37254:	strheq	r7, [r3], -r0
   37258:	strheq	r7, [r3], -r0
   3725c:	strheq	r7, [r3], -r0
   37260:	strheq	r7, [r3], -r0
   37264:	strheq	r7, [r3], -r0
   37268:	strheq	r7, [r3], -r0
   3726c:	strheq	r7, [r3], -r0
   37270:	strheq	r7, [r3], -r0
   37274:	andeq	r7, r3, r8, lsl r0
   37278:	andeq	r7, r3, r8, lsl r0
   3727c:	andeq	r7, r3, r8, lsl r0
   37280:	andeq	r7, r3, r8, lsl r0
   37284:	andeq	r7, r3, r4, asr r0
   37288:	andeq	r7, r3, r4, lsl #2
   3728c:	strheq	r7, [r3], -r0
   37290:	strheq	r7, [r3], -r0
   37294:	strheq	r7, [r3], -r0
   37298:	strheq	r7, [r3], -r0
   3729c:	strheq	r7, [r3], -r0
   372a0:	strheq	r7, [r3], -r0
   372a4:	strheq	r7, [r3], -r0
   372a8:	strheq	r7, [r3], -r0
   372ac:	strheq	r7, [r3], -r0
   372b0:	strheq	r7, [r3], -r0
   372b4:	strheq	r7, [r3], -r0
   372b8:	strheq	r7, [r3], -r0
   372bc:	strheq	r7, [r3], -r0
   372c0:	strheq	r7, [r3], -r0
   372c4:	strheq	r7, [r3], -r0
   372c8:	strheq	r7, [r3], -r0
   372cc:	strheq	r7, [r3], -r0
   372d0:	strheq	r7, [r3], -r0
   372d4:	strheq	r7, [r3], -r0
   372d8:	strheq	r7, [r3], -r0
   372dc:	strheq	r7, [r3], -r0
   372e0:	strheq	r7, [r3], -r0
   372e4:	strheq	r7, [r3], -r0
   372e8:	strheq	r7, [r3], -r0
   372ec:	strheq	r7, [r3], -r0
   372f0:	strheq	r7, [r3], -r0
   372f4:	andeq	r7, r3, r8, lsl r0
   372f8:	andeq	r6, r3, r4, ror sp
   372fc:	strheq	r7, [r3], -r0
   37300:	andeq	r7, r3, r8, lsl r0
   37304:	strheq	r7, [r3], -r0
   37308:	andeq	r7, r3, r8, lsl r0
   3730c:	strheq	r7, [r3], -r0
   37310:	strheq	r7, [r3], -r0
   37314:	strheq	r7, [r3], -r0
   37318:	strheq	r7, [r3], -r0
   3731c:	strheq	r7, [r3], -r0
   37320:	strheq	r7, [r3], -r0
   37324:	strheq	r7, [r3], -r0
   37328:	strheq	r7, [r3], -r0
   3732c:	strheq	r7, [r3], -r0
   37330:	strheq	r7, [r3], -r0
   37334:	strheq	r7, [r3], -r0
   37338:	strheq	r7, [r3], -r0
   3733c:	strheq	r7, [r3], -r0
   37340:	strheq	r7, [r3], -r0
   37344:	strheq	r7, [r3], -r0
   37348:	strheq	r7, [r3], -r0
   3734c:	strheq	r7, [r3], -r0
   37350:	strheq	r7, [r3], -r0
   37354:	strheq	r7, [r3], -r0
   37358:	strheq	r7, [r3], -r0
   3735c:	strheq	r7, [r3], -r0
   37360:	strheq	r7, [r3], -r0
   37364:	strheq	r7, [r3], -r0
   37368:	strheq	r7, [r3], -r0
   3736c:	strheq	r7, [r3], -r0
   37370:	strheq	r7, [r3], -r0
   37374:	andeq	r6, r3, r8, lsl #24
   37378:	andeq	r7, r3, r8, lsl r0
   3737c:	andeq	r6, r3, r8, lsl #24
   37380:	andeq	r6, r3, r8, lsr #24
   37384:	mov	r3, #116	; 0x74
   37388:	b	36e58 <__assert_fail@plt+0x25b6c>
   3738c:	ldr	r3, [sp, #160]	; 0xa0
   37390:	cmp	r3, #0
   37394:	beq	36c64 <__assert_fail@plt+0x25978>
   37398:	lsr	r3, r4, #5
   3739c:	ldr	r0, [sp, #160]	; 0xa0
   373a0:	uxtb	r3, r3
   373a4:	and	r1, r4, #31
   373a8:	ldr	r0, [r0, r3, lsl #2]
   373ac:	lsr	r3, r0, r1
   373b0:	tst	r3, #1
   373b4:	beq	36c64 <__assert_fail@plt+0x25978>
   373b8:	ldr	r3, [sp, #28]
   373bc:	cmp	r3, #0
   373c0:	beq	36dc4 <__assert_fail@plt+0x25ad8>
   373c4:	ldr	sl, [sp, #32]
   373c8:	mov	r8, fp
   373cc:	b	36e88 <__assert_fail@plt+0x25b9c>
   373d0:	ldr	r3, [sp, #28]
   373d4:	cmp	r3, #0
   373d8:	bne	3792c <__assert_fail@plt+0x26640>
   373dc:	add	sl, sl, #1
   373e0:	ldr	r6, [sp, #40]	; 0x28
   373e4:	mov	r5, #0
   373e8:	mov	r4, #92	; 0x5c
   373ec:	b	36c80 <__assert_fail@plt+0x25994>
   373f0:	cmp	r9, r8
   373f4:	bne	37664 <__assert_fail@plt+0x26378>
   373f8:	ldr	r0, [sp, #100]	; 0x64
   373fc:	bl	110c4 <iswprint@plt>
   37400:	add	r5, r5, r4
   37404:	cmp	r0, #0
   37408:	add	r0, sp, #104	; 0x68
   3740c:	moveq	r6, #0
   37410:	bl	11070 <mbsinit@plt>
   37414:	cmp	r0, #0
   37418:	beq	375f8 <__assert_fail@plt+0x2630c>
   3741c:	mov	r2, r6
   37420:	mov	ip, r5
   37424:	eor	r5, r2, #1
   37428:	ldr	r4, [sp, #80]	; 0x50
   3742c:	ldr	r6, [sp, #84]	; 0x54
   37430:	ldr	r7, [sp, #88]	; 0x58
   37434:	uxtb	r5, r5
   37438:	cmp	ip, #1
   3743c:	bls	3793c <__assert_fail@plt+0x26650>
   37440:	ldr	r3, [sp, #44]	; 0x2c
   37444:	and	r8, r3, r5
   37448:	mov	r5, r2
   3744c:	uxtb	r8, r8
   37450:	add	r2, sl, ip
   37454:	ldr	r0, [sp, #48]	; 0x30
   37458:	mov	r1, #0
   3745c:	str	r5, [sp, #48]	; 0x30
   37460:	ldr	r9, [sp, #28]
   37464:	ldr	ip, [sp, #40]	; 0x28
   37468:	ldr	r3, [sp, #32]
   3746c:	ldr	r5, [sp, #152]	; 0x98
   37470:	b	3752c <__assert_fail@plt+0x26240>
   37474:	cmp	r9, #0
   37478:	bne	37850 <__assert_fail@plt+0x26564>
   3747c:	eor	r1, ip, #1
   37480:	cmp	r5, #2
   37484:	movne	r1, #0
   37488:	andeq	r1, r1, #1
   3748c:	cmp	r1, #0
   37490:	beq	374c8 <__assert_fail@plt+0x261dc>
   37494:	cmp	fp, r7
   37498:	movhi	ip, #39	; 0x27
   3749c:	strbhi	ip, [r3, r7]
   374a0:	add	ip, r7, #1
   374a4:	cmp	fp, ip
   374a8:	movhi	lr, #36	; 0x24
   374ac:	strbhi	lr, [r3, ip]
   374b0:	add	ip, r7, #2
   374b4:	cmp	fp, ip
   374b8:	movhi	lr, #39	; 0x27
   374bc:	strbhi	lr, [r3, ip]
   374c0:	add	r7, r7, #3
   374c4:	mov	ip, r1
   374c8:	cmp	fp, r7
   374cc:	movhi	r1, #92	; 0x5c
   374d0:	strbhi	r1, [r3, r7]
   374d4:	add	r1, r7, #1
   374d8:	cmp	fp, r1
   374dc:	lsrhi	lr, r4, #6
   374e0:	addhi	lr, lr, #48	; 0x30
   374e4:	strbhi	lr, [r3, r1]
   374e8:	add	lr, r7, #2
   374ec:	cmp	fp, lr
   374f0:	lsrhi	r1, r4, #3
   374f4:	andhi	r1, r1, #7
   374f8:	addhi	r1, r1, #48	; 0x30
   374fc:	add	sl, sl, #1
   37500:	strbhi	r1, [r3, lr]
   37504:	and	r4, r4, #7
   37508:	cmp	r2, sl
   3750c:	add	r4, r4, #48	; 0x30
   37510:	add	r7, r7, #3
   37514:	bls	37874 <__assert_fail@plt+0x26588>
   37518:	mov	r1, r8
   3751c:	cmp	fp, r7
   37520:	strbhi	r4, [r3, r7]
   37524:	ldrb	r4, [r0, #1]!
   37528:	add	r7, r7, #1
   3752c:	cmp	r8, #0
   37530:	bne	37474 <__assert_fail@plt+0x26188>
   37534:	cmp	r6, #0
   37538:	bne	37588 <__assert_fail@plt+0x2629c>
   3753c:	eor	r6, r1, #1
   37540:	and	r6, r6, ip
   37544:	add	sl, sl, #1
   37548:	cmp	r2, sl
   3754c:	uxtb	r6, r6
   37550:	bls	375b0 <__assert_fail@plt+0x262c4>
   37554:	cmp	r6, #0
   37558:	beq	3751c <__assert_fail@plt+0x26230>
   3755c:	cmp	fp, r7
   37560:	movhi	ip, #39	; 0x27
   37564:	strbhi	ip, [r3, r7]
   37568:	add	ip, r7, #1
   3756c:	cmp	fp, ip
   37570:	movhi	lr, #39	; 0x27
   37574:	strbhi	lr, [r3, ip]
   37578:	add	r7, r7, #2
   3757c:	mov	r6, r8
   37580:	mov	ip, r8
   37584:	b	3751c <__assert_fail@plt+0x26230>
   37588:	cmp	fp, r7
   3758c:	eor	r6, r1, #1
   37590:	movhi	lr, #92	; 0x5c
   37594:	and	r6, r6, ip
   37598:	add	sl, sl, #1
   3759c:	strbhi	lr, [r3, r7]
   375a0:	cmp	r2, sl
   375a4:	add	r7, r7, #1
   375a8:	uxtb	r6, r6
   375ac:	bhi	37554 <__assert_fail@plt+0x26268>
   375b0:	str	ip, [sp, #40]	; 0x28
   375b4:	ldr	r5, [sp, #48]	; 0x30
   375b8:	b	36c80 <__assert_fail@plt+0x25994>
   375bc:	ldr	r3, [sp, #24]
   375c0:	cmn	r3, #1
   375c4:	mov	r3, #0
   375c8:	str	r3, [sp, #104]	; 0x68
   375cc:	str	r3, [sp, #108]	; 0x6c
   375d0:	beq	378f0 <__assert_fail@plt+0x26604>
   375d4:	mov	r2, r5
   375d8:	mov	r3, #0
   375dc:	str	r7, [sp, #88]	; 0x58
   375e0:	ldr	r7, [sp, #152]	; 0x98
   375e4:	str	r5, [sp, #92]	; 0x5c
   375e8:	str	r6, [sp, #84]	; 0x54
   375ec:	mov	r5, r3
   375f0:	mov	r6, r2
   375f4:	str	r4, [sp, #80]	; 0x50
   375f8:	ldr	r3, [sp, #56]	; 0x38
   375fc:	add	r9, sl, r5
   37600:	add	r8, r3, r9
   37604:	ldr	r3, [sp, #24]
   37608:	mov	r1, r8
   3760c:	sub	r2, r3, r9
   37610:	add	r0, sp, #100	; 0x64
   37614:	add	r3, sp, #104	; 0x68
   37618:	bl	3992c <__assert_fail@plt+0x28640>
   3761c:	subs	r4, r0, #0
   37620:	beq	379c8 <__assert_fail@plt+0x266dc>
   37624:	cmn	r4, #1
   37628:	beq	379a8 <__assert_fail@plt+0x266bc>
   3762c:	cmn	r4, #2
   37630:	beq	37948 <__assert_fail@plt+0x2665c>
   37634:	ldr	r2, [sp, #28]
   37638:	cmp	r7, #2
   3763c:	movne	r2, #0
   37640:	andeq	r2, r2, #1
   37644:	cmp	r2, #0
   37648:	beq	373f8 <__assert_fail@plt+0x2610c>
   3764c:	cmp	r4, #1
   37650:	beq	373f8 <__assert_fail@plt+0x2610c>
   37654:	sub	r3, r4, #1
   37658:	add	r9, r3, r9
   3765c:	ldr	r3, [sp, #56]	; 0x38
   37660:	add	r9, r3, r9
   37664:	ldrb	r3, [r8, #1]!
   37668:	sub	r3, r3, #91	; 0x5b
   3766c:	cmp	r3, #33	; 0x21
   37670:	ldrls	pc, [pc, r3, lsl #2]
   37674:	b	373f0 <__assert_fail@plt+0x26104>
   37678:	andeq	r7, r3, r0, lsl #14
   3767c:	andeq	r7, r3, r0, lsl #14
   37680:	strdeq	r7, [r3], -r0
   37684:	andeq	r7, r3, r0, lsl #14
   37688:	strdeq	r7, [r3], -r0
   3768c:	andeq	r7, r3, r0, lsl #14
   37690:	strdeq	r7, [r3], -r0
   37694:	strdeq	r7, [r3], -r0
   37698:	strdeq	r7, [r3], -r0
   3769c:	strdeq	r7, [r3], -r0
   376a0:	strdeq	r7, [r3], -r0
   376a4:	strdeq	r7, [r3], -r0
   376a8:	strdeq	r7, [r3], -r0
   376ac:	strdeq	r7, [r3], -r0
   376b0:	strdeq	r7, [r3], -r0
   376b4:	strdeq	r7, [r3], -r0
   376b8:	strdeq	r7, [r3], -r0
   376bc:	strdeq	r7, [r3], -r0
   376c0:	strdeq	r7, [r3], -r0
   376c4:	strdeq	r7, [r3], -r0
   376c8:	strdeq	r7, [r3], -r0
   376cc:	strdeq	r7, [r3], -r0
   376d0:	strdeq	r7, [r3], -r0
   376d4:	strdeq	r7, [r3], -r0
   376d8:	strdeq	r7, [r3], -r0
   376dc:	strdeq	r7, [r3], -r0
   376e0:	strdeq	r7, [r3], -r0
   376e4:	strdeq	r7, [r3], -r0
   376e8:	strdeq	r7, [r3], -r0
   376ec:	strdeq	r7, [r3], -r0
   376f0:	strdeq	r7, [r3], -r0
   376f4:	strdeq	r7, [r3], -r0
   376f8:	strdeq	r7, [r3], -r0
   376fc:	andeq	r7, r3, r0, lsl #14
   37700:	mov	r3, #2
   37704:	ldr	sl, [sp, #32]
   37708:	mov	r8, fp
   3770c:	str	r3, [sp, #152]	; 0x98
   37710:	b	36e88 <__assert_fail@plt+0x25b9c>
   37714:	ldr	r3, [sp, #156]	; 0x9c
   37718:	tst	r3, #1
   3771c:	bne	37848 <__assert_fail@plt+0x2655c>
   37720:	ldr	r3, [sp, #152]	; 0x98
   37724:	ldr	r4, [sp, #44]	; 0x2c
   37728:	sub	r2, r3, #2
   3772c:	mov	r5, #0
   37730:	clz	r2, r2
   37734:	mov	r8, r4
   37738:	lsr	r2, r2, #5
   3773c:	b	36c48 <__assert_fail@plt+0x2595c>
   37740:	ldr	r3, [sp, #156]	; 0x9c
   37744:	ands	r9, r3, #4
   37748:	beq	37880 <__assert_fail@plt+0x26594>
   3774c:	ldr	r2, [sp, #24]
   37750:	add	r3, sl, #2
   37754:	cmp	r3, r2
   37758:	bcs	3776c <__assert_fail@plt+0x26480>
   3775c:	ldr	r2, [sp, #48]	; 0x30
   37760:	ldrb	r4, [r2, #1]
   37764:	cmp	r4, #63	; 0x3f
   37768:	beq	37a08 <__assert_fail@plt+0x2671c>
   3776c:	mov	r2, #0
   37770:	mov	r8, r2
   37774:	mov	r5, r2
   37778:	mov	r4, #63	; 0x3f
   3777c:	b	36c48 <__assert_fail@plt+0x2595c>
   37780:	ldr	r3, [sp, #28]
   37784:	cmp	r3, #0
   37788:	bne	37aac <__assert_fail@plt+0x267c0>
   3778c:	mov	r2, r5
   37790:	mov	r8, r3
   37794:	mov	r5, #0
   37798:	mov	r4, #63	; 0x3f
   3779c:	b	36c48 <__assert_fail@plt+0x2595c>
   377a0:	ldr	r3, [sp, #28]
   377a4:	cmp	r3, #0
   377a8:	bne	37aac <__assert_fail@plt+0x267c0>
   377ac:	ldr	r2, [sp, #72]	; 0x48
   377b0:	adds	r3, fp, #0
   377b4:	movne	r3, #1
   377b8:	cmp	r2, #0
   377bc:	movne	r3, #0
   377c0:	cmp	r3, #0
   377c4:	strne	fp, [sp, #72]	; 0x48
   377c8:	movne	fp, #0
   377cc:	bne	37808 <__assert_fail@plt+0x2651c>
   377d0:	cmp	fp, r7
   377d4:	movhi	r2, #39	; 0x27
   377d8:	ldrhi	r3, [sp, #32]
   377dc:	strbhi	r2, [r3, r7]
   377e0:	add	r3, r7, #1
   377e4:	cmp	fp, r3
   377e8:	movhi	r1, #92	; 0x5c
   377ec:	ldrhi	r2, [sp, #32]
   377f0:	strbhi	r1, [r2, r3]
   377f4:	add	r3, r7, #2
   377f8:	cmp	fp, r3
   377fc:	movhi	r1, #39	; 0x27
   37800:	ldrhi	r2, [sp, #32]
   37804:	strbhi	r1, [r2, r3]
   37808:	ldr	r3, [sp, #28]
   3780c:	add	r7, r7, #3
   37810:	mov	r2, r5
   37814:	mov	r8, r3
   37818:	str	r5, [sp, #68]	; 0x44
   3781c:	str	r3, [sp, #40]	; 0x28
   37820:	mov	r4, #39	; 0x27
   37824:	b	36c48 <__assert_fail@plt+0x2595c>
   37828:	ldr	r3, [sp, #56]	; 0x38
   3782c:	ldrb	r3, [r3, #1]
   37830:	adds	r3, r3, #0
   37834:	movne	r3, #1
   37838:	b	36c20 <__assert_fail@plt+0x25934>
   3783c:	ldr	r5, [sp, #28]
   37840:	mov	r4, #48	; 0x30
   37844:	b	36c48 <__assert_fail@plt+0x2595c>
   37848:	add	sl, sl, #1
   3784c:	b	36778 <__assert_fail@plt+0x2548c>
   37850:	mov	sl, r3
   37854:	ldr	r3, [sp, #28]
   37858:	mov	r8, fp
   3785c:	str	r3, [sp, #44]	; 0x2c
   37860:	ldr	r3, [sp, #152]	; 0x98
   37864:	sub	r2, r3, #2
   37868:	clz	r2, r2
   3786c:	lsr	r2, r2, #5
   37870:	b	36e88 <__assert_fail@plt+0x25b9c>
   37874:	str	ip, [sp, #40]	; 0x28
   37878:	ldr	r5, [sp, #48]	; 0x30
   3787c:	b	36cb8 <__assert_fail@plt+0x259cc>
   37880:	mov	r2, r9
   37884:	mov	r8, r9
   37888:	mov	r5, #0
   3788c:	mov	r4, #63	; 0x3f
   37890:	b	36c48 <__assert_fail@plt+0x2595c>
   37894:	cmp	fp, #0
   37898:	beq	37910 <__assert_fail@plt+0x26624>
   3789c:	ldr	r1, [sp, #32]
   378a0:	mov	r3, #34	; 0x22
   378a4:	mov	r2, #1
   378a8:	strb	r3, [r1]
   378ac:	ldr	r3, [pc, #332]	; 37a00 <__assert_fail@plt+0x26714>
   378b0:	str	r2, [sp, #52]	; 0x34
   378b4:	mov	r7, r2
   378b8:	str	r2, [sp, #44]	; 0x2c
   378bc:	str	r3, [sp, #64]	; 0x40
   378c0:	b	36768 <__assert_fail@plt+0x2547c>
   378c4:	ldr	r3, [pc, #300]	; 379f8 <__assert_fail@plt+0x2670c>
   378c8:	str	r3, [sp, #64]	; 0x40
   378cc:	mov	r3, #0
   378d0:	str	r3, [sp, #28]
   378d4:	mov	r3, #1
   378d8:	str	r3, [sp, #52]	; 0x34
   378dc:	mov	r7, r3
   378e0:	mov	r3, #2
   378e4:	str	r3, [sp, #152]	; 0x98
   378e8:	b	36768 <__assert_fail@plt+0x2547c>
   378ec:	bl	112c8 <abort@plt>
   378f0:	ldr	r0, [sp, #56]	; 0x38
   378f4:	bl	111a8 <strlen@plt>
   378f8:	str	r0, [sp, #24]
   378fc:	b	375d4 <__assert_fail@plt+0x262e8>
   37900:	mov	r5, r8
   37904:	mov	r4, #48	; 0x30
   37908:	ldr	r8, [sp, #44]	; 0x2c
   3790c:	b	36c48 <__assert_fail@plt+0x2595c>
   37910:	mov	r3, #1
   37914:	str	r3, [sp, #52]	; 0x34
   37918:	mov	r7, r3
   3791c:	str	r3, [sp, #44]	; 0x2c
   37920:	ldr	r3, [pc, #216]	; 37a00 <__assert_fail@plt+0x26714>
   37924:	str	r3, [sp, #64]	; 0x40
   37928:	b	36768 <__assert_fail@plt+0x2547c>
   3792c:	ldr	sl, [sp, #32]
   37930:	mov	r8, fp
   37934:	mov	r2, r3
   37938:	b	36e88 <__assert_fail@plt+0x25b9c>
   3793c:	mov	r3, r5
   37940:	mov	r5, r2
   37944:	b	37140 <__assert_fail@plt+0x25e54>
   37948:	ldr	r1, [sp, #24]
   3794c:	mov	r2, r5
   37950:	cmp	r1, r9
   37954:	mov	ip, r5
   37958:	ldr	r4, [sp, #80]	; 0x50
   3795c:	ldr	r5, [sp, #92]	; 0x5c
   37960:	ldr	r6, [sp, #84]	; 0x54
   37964:	ldr	r7, [sp, #88]	; 0x58
   37968:	bls	3799c <__assert_fail@plt+0x266b0>
   3796c:	ldrb	r3, [r8]
   37970:	cmp	r3, #0
   37974:	bne	37988 <__assert_fail@plt+0x2669c>
   37978:	b	379a0 <__assert_fail@plt+0x266b4>
   3797c:	ldrb	r3, [r8, #1]!
   37980:	cmp	r3, #0
   37984:	beq	37aa0 <__assert_fail@plt+0x267b4>
   37988:	add	r2, r2, #1
   3798c:	add	r3, sl, r2
   37990:	cmp	r1, r3
   37994:	bhi	3797c <__assert_fail@plt+0x26690>
   37998:	mov	ip, r2
   3799c:	mov	r3, #0
   379a0:	mov	r2, r3
   379a4:	b	37438 <__assert_fail@plt+0x2614c>
   379a8:	mov	r3, #0
   379ac:	mov	ip, r5
   379b0:	ldr	r4, [sp, #80]	; 0x50
   379b4:	ldr	r5, [sp, #92]	; 0x5c
   379b8:	ldr	r6, [sp, #84]	; 0x54
   379bc:	ldr	r7, [sp, #88]	; 0x58
   379c0:	mov	r2, r3
   379c4:	b	37438 <__assert_fail@plt+0x2614c>
   379c8:	mov	r3, r6
   379cc:	mov	ip, r5
   379d0:	eor	r5, r3, #1
   379d4:	mov	r2, r6
   379d8:	ldr	r4, [sp, #80]	; 0x50
   379dc:	ldr	r6, [sp, #84]	; 0x54
   379e0:	ldr	r7, [sp, #88]	; 0x58
   379e4:	uxtb	r5, r5
   379e8:	b	37438 <__assert_fail@plt+0x2614c>
   379ec:	ldr	sl, [sp, #32]
   379f0:	mov	r8, fp
   379f4:	b	3785c <__assert_fail@plt+0x26570>
   379f8:	andeq	sp, r3, ip, lsr sl
   379fc:	andeq	sp, r3, r0, asr #20
   37a00:	andeq	sp, r3, r8, lsr sl
   37a04:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   37a08:	ldr	r2, [sp, #56]	; 0x38
   37a0c:	ldrb	r1, [r2, r3]
   37a10:	sub	r2, r1, #33	; 0x21
   37a14:	uxtb	r2, r2
   37a18:	cmp	r2, #29
   37a1c:	bhi	37abc <__assert_fail@plt+0x267d0>
   37a20:	ldr	r0, [pc, #-36]	; 37a04 <__assert_fail@plt+0x26718>
   37a24:	mov	ip, #1
   37a28:	ands	r2, r0, ip, lsl r2
   37a2c:	beq	37acc <__assert_fail@plt+0x267e0>
   37a30:	ldr	r2, [sp, #28]
   37a34:	cmp	r2, #0
   37a38:	bne	37bcc <__assert_fail@plt+0x268e0>
   37a3c:	cmp	fp, r7
   37a40:	ldr	r8, [sp, #28]
   37a44:	ldrhi	r2, [sp, #32]
   37a48:	mov	sl, r3
   37a4c:	mov	r5, r8
   37a50:	strbhi	r4, [r2, r7]
   37a54:	add	r2, r7, #1
   37a58:	cmp	fp, r2
   37a5c:	movhi	r0, #34	; 0x22
   37a60:	ldrhi	ip, [sp, #32]
   37a64:	mov	r4, r1
   37a68:	strbhi	r0, [ip, r2]
   37a6c:	add	r2, r7, #2
   37a70:	cmp	fp, r2
   37a74:	movhi	r0, #34	; 0x22
   37a78:	ldrhi	ip, [sp, #32]
   37a7c:	strbhi	r0, [ip, r2]
   37a80:	add	r2, r7, #3
   37a84:	cmp	fp, r2
   37a88:	movhi	r0, #63	; 0x3f
   37a8c:	ldrhi	ip, [sp, #32]
   37a90:	add	r7, r7, #4
   37a94:	strbhi	r0, [ip, r2]
   37a98:	mov	r2, r8
   37a9c:	b	36c48 <__assert_fail@plt+0x2595c>
   37aa0:	mov	ip, r2
   37aa4:	mov	r2, r3
   37aa8:	b	37438 <__assert_fail@plt+0x2614c>
   37aac:	ldr	sl, [sp, #32]
   37ab0:	mov	r8, fp
   37ab4:	ldr	r2, [sp, #28]
   37ab8:	b	36e88 <__assert_fail@plt+0x25b9c>
   37abc:	mov	r2, #0
   37ac0:	mov	r8, r2
   37ac4:	mov	r5, r2
   37ac8:	b	36c48 <__assert_fail@plt+0x2595c>
   37acc:	mov	r8, r2
   37ad0:	mov	r5, #0
   37ad4:	b	36c48 <__assert_fail@plt+0x2595c>
   37ad8:	ldr	r1, [sp, #152]	; 0x98
   37adc:	bl	365a4 <__assert_fail@plt+0x252b8>
   37ae0:	str	r0, [sp, #168]	; 0xa8
   37ae4:	b	36b04 <__assert_fail@plt+0x25818>
   37ae8:	ldr	r1, [sp, #152]	; 0x98
   37aec:	bl	365a4 <__assert_fail@plt+0x252b8>
   37af0:	str	r0, [sp, #164]	; 0xa4
   37af4:	b	36ae4 <__assert_fail@plt+0x257f8>
   37af8:	ldr	r7, [sp, #28]
   37afc:	b	36b44 <__assert_fail@plt+0x25858>
   37b00:	ldr	sl, [sp, #32]
   37b04:	ldr	r2, [sp, #68]	; 0x44
   37b08:	mov	r8, fp
   37b0c:	mov	fp, r7
   37b10:	ldr	r3, [sp, #64]	; 0x40
   37b14:	cmp	r3, #0
   37b18:	moveq	r2, #0
   37b1c:	andne	r2, r2, #1
   37b20:	cmp	r2, #0
   37b24:	beq	37b50 <__assert_fail@plt+0x26864>
   37b28:	mov	r2, r3
   37b2c:	ldrb	r3, [r3]
   37b30:	cmp	r3, #0
   37b34:	beq	37b50 <__assert_fail@plt+0x26864>
   37b38:	cmp	r8, fp
   37b3c:	strbhi	r3, [sl, fp]
   37b40:	ldrb	r3, [r2, #1]!
   37b44:	add	fp, fp, #1
   37b48:	cmp	r3, #0
   37b4c:	bne	37b38 <__assert_fail@plt+0x2684c>
   37b50:	cmp	r8, fp
   37b54:	movhi	r3, #0
   37b58:	strbhi	r3, [sl, fp]
   37b5c:	b	36ee4 <__assert_fail@plt+0x25bf8>
   37b60:	ldr	r3, [sp, #168]	; 0xa8
   37b64:	ldr	sl, [sp, #32]
   37b68:	str	r3, [sp, #16]
   37b6c:	ldr	r3, [sp, #164]	; 0xa4
   37b70:	mov	ip, #5
   37b74:	str	r3, [sp, #12]
   37b78:	ldr	r3, [sp, #160]	; 0xa0
   37b7c:	ldr	r2, [sp, #56]	; 0x38
   37b80:	str	r3, [sp, #8]
   37b84:	ldr	r3, [sp, #156]	; 0x9c
   37b88:	ldr	r1, [sp, #72]	; 0x48
   37b8c:	str	r3, [sp, #4]
   37b90:	mov	r0, sl
   37b94:	ldr	r3, [sp, #24]
   37b98:	str	ip, [sp]
   37b9c:	bl	366c4 <__assert_fail@plt+0x253d8>
   37ba0:	mov	fp, r0
   37ba4:	b	36ee4 <__assert_fail@plt+0x25bf8>
   37ba8:	mov	r8, fp
   37bac:	ldr	sl, [sp, #32]
   37bb0:	mov	fp, r7
   37bb4:	mov	r2, r3
   37bb8:	b	37b10 <__assert_fail@plt+0x26824>
   37bbc:	mov	r8, fp
   37bc0:	ldr	sl, [sp, #32]
   37bc4:	mov	fp, r7
   37bc8:	b	37b10 <__assert_fail@plt+0x26824>
   37bcc:	ldr	sl, [sp, #32]
   37bd0:	mov	r8, fp
   37bd4:	b	36ea0 <__assert_fail@plt+0x25bb4>
   37bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37bdc:	sub	sp, sp, #52	; 0x34
   37be0:	mov	r4, r0
   37be4:	mov	r5, r3
   37be8:	mov	sl, r1
   37bec:	mov	fp, r2
   37bf0:	bl	111c0 <__errno_location@plt>
   37bf4:	ldr	r7, [pc, #412]	; 37d98 <__assert_fail@plt+0x26aac>
   37bf8:	cmn	r4, #-2147483647	; 0x80000001
   37bfc:	ldr	r6, [r7]
   37c00:	mov	r8, r0
   37c04:	movne	r0, #0
   37c08:	moveq	r0, #1
   37c0c:	ldr	r3, [r8]
   37c10:	orrs	r0, r0, r4, lsr #31
   37c14:	str	r3, [sp, #24]
   37c18:	bne	37d94 <__assert_fail@plt+0x26aa8>
   37c1c:	ldr	r2, [r7, #4]
   37c20:	cmp	r4, r2
   37c24:	blt	37c84 <__assert_fail@plt+0x26998>
   37c28:	add	r9, r7, #8
   37c2c:	cmp	r6, r9
   37c30:	str	r2, [sp, #44]	; 0x2c
   37c34:	beq	37d64 <__assert_fail@plt+0x26a78>
   37c38:	mov	r3, #8
   37c3c:	sub	r2, r4, r2
   37c40:	mov	r0, r6
   37c44:	str	r3, [sp]
   37c48:	add	r2, r2, #1
   37c4c:	mvn	r3, #-2147483648	; 0x80000000
   37c50:	add	r1, sp, #44	; 0x2c
   37c54:	bl	38a50 <__assert_fail@plt+0x27764>
   37c58:	mov	r6, r0
   37c5c:	str	r0, [r7]
   37c60:	ldr	r0, [r7, #4]
   37c64:	ldr	r2, [sp, #44]	; 0x2c
   37c68:	mov	r1, #0
   37c6c:	sub	r2, r2, r0
   37c70:	add	r0, r6, r0, lsl #3
   37c74:	lsl	r2, r2, #3
   37c78:	bl	111f0 <memset@plt>
   37c7c:	ldr	r3, [sp, #44]	; 0x2c
   37c80:	str	r3, [r7, #4]
   37c84:	add	r3, r6, r4, lsl #3
   37c88:	ldr	r1, [r5, #4]
   37c8c:	ldr	r7, [r3, #4]
   37c90:	ldr	r9, [r6, r4, lsl #3]
   37c94:	ldr	r2, [r5, #40]	; 0x28
   37c98:	ldr	ip, [r5, #44]	; 0x2c
   37c9c:	add	r0, r5, #8
   37ca0:	str	r3, [sp, #28]
   37ca4:	ldr	r3, [r5]
   37ca8:	orr	r1, r1, #1
   37cac:	mov	lr, r0
   37cb0:	str	r1, [sp, #32]
   37cb4:	str	r0, [sp, #36]	; 0x24
   37cb8:	str	r1, [sp, #4]
   37cbc:	str	r2, [sp, #12]
   37cc0:	str	r3, [sp]
   37cc4:	mov	r0, r7
   37cc8:	mov	r1, r9
   37ccc:	str	ip, [sp, #16]
   37cd0:	str	lr, [sp, #8]
   37cd4:	mov	r3, fp
   37cd8:	mov	r2, sl
   37cdc:	bl	366c4 <__assert_fail@plt+0x253d8>
   37ce0:	cmp	r9, r0
   37ce4:	bhi	37d50 <__assert_fail@plt+0x26a64>
   37ce8:	ldr	r3, [pc, #172]	; 37d9c <__assert_fail@plt+0x26ab0>
   37cec:	add	r9, r0, #1
   37cf0:	cmp	r7, r3
   37cf4:	str	r9, [r6, r4, lsl #3]
   37cf8:	beq	37d04 <__assert_fail@plt+0x26a18>
   37cfc:	mov	r0, r7
   37d00:	bl	35760 <__assert_fail@plt+0x24474>
   37d04:	mov	r0, r9
   37d08:	bl	388ec <__assert_fail@plt+0x27600>
   37d0c:	ldr	lr, [sp, #28]
   37d10:	ldr	ip, [r5, #44]	; 0x2c
   37d14:	ldr	r4, [r5, #40]	; 0x28
   37d18:	mov	r3, fp
   37d1c:	mov	r2, sl
   37d20:	mov	r1, r9
   37d24:	str	r0, [lr, #4]
   37d28:	ldr	lr, [r5]
   37d2c:	ldr	r5, [sp, #36]	; 0x24
   37d30:	str	ip, [sp, #16]
   37d34:	str	r5, [sp, #8]
   37d38:	ldr	r5, [sp, #32]
   37d3c:	str	r4, [sp, #12]
   37d40:	str	r5, [sp, #4]
   37d44:	str	lr, [sp]
   37d48:	mov	r7, r0
   37d4c:	bl	366c4 <__assert_fail@plt+0x253d8>
   37d50:	ldr	r3, [sp, #24]
   37d54:	mov	r0, r7
   37d58:	str	r3, [r8]
   37d5c:	add	sp, sp, #52	; 0x34
   37d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37d64:	mov	r3, #8
   37d68:	sub	r2, r4, r2
   37d6c:	str	r3, [sp]
   37d70:	add	r1, sp, #44	; 0x2c
   37d74:	add	r2, r2, #1
   37d78:	mvn	r3, #-2147483648	; 0x80000000
   37d7c:	bl	38a50 <__assert_fail@plt+0x27764>
   37d80:	mov	r6, r0
   37d84:	ldm	r9, {r0, r1}
   37d88:	str	r6, [r7]
   37d8c:	stm	r6, {r0, r1}
   37d90:	b	37c60 <__assert_fail@plt+0x26974>
   37d94:	bl	112c8 <abort@plt>
   37d98:	andeq	lr, r4, r4, asr #2
   37d9c:	ldrdeq	lr, [r4], -ip
   37da0:	push	{r4, r5, r6, lr}
   37da4:	mov	r5, r0
   37da8:	bl	111c0 <__errno_location@plt>
   37dac:	cmp	r5, #0
   37db0:	mov	r1, #48	; 0x30
   37db4:	mov	r4, r0
   37db8:	ldr	r0, [pc, #16]	; 37dd0 <__assert_fail@plt+0x26ae4>
   37dbc:	ldr	r6, [r4]
   37dc0:	movne	r0, r5
   37dc4:	bl	38d4c <__assert_fail@plt+0x27a60>
   37dc8:	str	r6, [r4]
   37dcc:	pop	{r4, r5, r6, pc}
   37dd0:	ldrdeq	lr, [r4], -ip
   37dd4:	ldr	r3, [pc, #12]	; 37de8 <__assert_fail@plt+0x26afc>
   37dd8:	cmp	r0, #0
   37ddc:	moveq	r0, r3
   37de0:	ldr	r0, [r0]
   37de4:	bx	lr
   37de8:	ldrdeq	lr, [r4], -ip
   37dec:	ldr	r3, [pc, #12]	; 37e00 <__assert_fail@plt+0x26b14>
   37df0:	cmp	r0, #0
   37df4:	moveq	r0, r3
   37df8:	str	r1, [r0]
   37dfc:	bx	lr
   37e00:	ldrdeq	lr, [r4], -ip
   37e04:	ldr	r3, [pc, #52]	; 37e40 <__assert_fail@plt+0x26b54>
   37e08:	cmp	r0, #0
   37e0c:	moveq	r0, r3
   37e10:	add	r3, r0, #8
   37e14:	push	{lr}		; (str lr, [sp, #-4]!)
   37e18:	lsr	lr, r1, #5
   37e1c:	and	r1, r1, #31
   37e20:	ldr	ip, [r3, lr, lsl #2]
   37e24:	lsr	r0, ip, r1
   37e28:	eor	r2, r2, r0
   37e2c:	and	r2, r2, #1
   37e30:	and	r0, r0, #1
   37e34:	eor	r1, ip, r2, lsl r1
   37e38:	str	r1, [r3, lr, lsl #2]
   37e3c:	pop	{pc}		; (ldr pc, [sp], #4)
   37e40:	ldrdeq	lr, [r4], -ip
   37e44:	ldr	r3, [pc, #16]	; 37e5c <__assert_fail@plt+0x26b70>
   37e48:	cmp	r0, #0
   37e4c:	movne	r3, r0
   37e50:	ldr	r0, [r3, #4]
   37e54:	str	r1, [r3, #4]
   37e58:	bx	lr
   37e5c:	ldrdeq	lr, [r4], -ip
   37e60:	ldr	r3, [pc, #44]	; 37e94 <__assert_fail@plt+0x26ba8>
   37e64:	cmp	r0, #0
   37e68:	moveq	r0, r3
   37e6c:	mov	ip, #10
   37e70:	cmp	r2, #0
   37e74:	cmpne	r1, #0
   37e78:	str	ip, [r0]
   37e7c:	beq	37e8c <__assert_fail@plt+0x26ba0>
   37e80:	str	r1, [r0, #40]	; 0x28
   37e84:	str	r2, [r0, #44]	; 0x2c
   37e88:	bx	lr
   37e8c:	push	{r4, lr}
   37e90:	bl	112c8 <abort@plt>
   37e94:	ldrdeq	lr, [r4], -ip
   37e98:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37e9c:	sub	sp, sp, #24
   37ea0:	ldr	ip, [pc, #108]	; 37f14 <__assert_fail@plt+0x26c28>
   37ea4:	ldr	r4, [sp, #56]	; 0x38
   37ea8:	mov	r9, r2
   37eac:	cmp	r4, #0
   37eb0:	moveq	r4, ip
   37eb4:	mov	sl, r3
   37eb8:	mov	r7, r0
   37ebc:	mov	r8, r1
   37ec0:	bl	111c0 <__errno_location@plt>
   37ec4:	ldr	r3, [r4, #44]	; 0x2c
   37ec8:	mov	r1, r8
   37ecc:	ldr	r6, [r0]
   37ed0:	str	r3, [sp, #16]
   37ed4:	ldr	r2, [r4, #40]	; 0x28
   37ed8:	add	r3, r4, #8
   37edc:	str	r3, [sp, #8]
   37ee0:	str	r2, [sp, #12]
   37ee4:	ldr	r2, [r4, #4]
   37ee8:	mov	r5, r0
   37eec:	str	r2, [sp, #4]
   37ef0:	ldr	ip, [r4]
   37ef4:	mov	r3, sl
   37ef8:	mov	r2, r9
   37efc:	mov	r0, r7
   37f00:	str	ip, [sp]
   37f04:	bl	366c4 <__assert_fail@plt+0x253d8>
   37f08:	str	r6, [r5]
   37f0c:	add	sp, sp, #24
   37f10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37f14:	ldrdeq	lr, [r4], -ip
   37f18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37f1c:	cmp	r3, #0
   37f20:	sub	sp, sp, #44	; 0x2c
   37f24:	ldr	r4, [pc, #192]	; 37fec <__assert_fail@plt+0x26d00>
   37f28:	mov	r6, r2
   37f2c:	movne	r4, r3
   37f30:	mov	r9, r1
   37f34:	mov	r8, r0
   37f38:	bl	111c0 <__errno_location@plt>
   37f3c:	ldr	r3, [r4, #44]	; 0x2c
   37f40:	ldr	r5, [r4, #4]
   37f44:	add	sl, r4, #8
   37f48:	cmp	r6, #0
   37f4c:	orreq	r5, r5, #1
   37f50:	mov	r1, #0
   37f54:	ldr	r2, [r0]
   37f58:	str	r3, [sp, #16]
   37f5c:	ldr	r3, [r4, #40]	; 0x28
   37f60:	stmib	sp, {r5, sl}
   37f64:	str	r3, [sp, #12]
   37f68:	ldr	r3, [r4]
   37f6c:	mov	r7, r0
   37f70:	str	r2, [sp, #28]
   37f74:	str	r3, [sp]
   37f78:	mov	r2, r8
   37f7c:	mov	r3, r9
   37f80:	mov	r0, r1
   37f84:	bl	366c4 <__assert_fail@plt+0x253d8>
   37f88:	add	r1, r0, #1
   37f8c:	mov	fp, r0
   37f90:	mov	r0, r1
   37f94:	str	r1, [sp, #36]	; 0x24
   37f98:	bl	388ec <__assert_fail@plt+0x27600>
   37f9c:	ldr	r3, [r4, #44]	; 0x2c
   37fa0:	mov	r2, r8
   37fa4:	str	r3, [sp, #16]
   37fa8:	ldr	r3, [r4, #40]	; 0x28
   37fac:	str	r5, [sp, #4]
   37fb0:	str	r3, [sp, #12]
   37fb4:	str	sl, [sp, #8]
   37fb8:	ldr	ip, [r4]
   37fbc:	ldr	r1, [sp, #36]	; 0x24
   37fc0:	mov	r3, r9
   37fc4:	str	ip, [sp]
   37fc8:	str	r0, [sp, #32]
   37fcc:	bl	366c4 <__assert_fail@plt+0x253d8>
   37fd0:	ldr	r2, [sp, #28]
   37fd4:	cmp	r6, #0
   37fd8:	str	r2, [r7]
   37fdc:	ldr	r0, [sp, #32]
   37fe0:	strne	fp, [r6]
   37fe4:	add	sp, sp, #44	; 0x2c
   37fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37fec:	ldrdeq	lr, [r4], -ip
   37ff0:	mov	r3, r2
   37ff4:	mov	r2, #0
   37ff8:	b	37f18 <__assert_fail@plt+0x26c2c>
   37ffc:	push	{r4, r5, r6, r7, r8, lr}
   38000:	ldr	r6, [pc, #116]	; 3807c <__assert_fail@plt+0x26d90>
   38004:	ldr	r3, [r6, #4]
   38008:	ldr	r7, [r6]
   3800c:	cmp	r3, #1
   38010:	movgt	r5, r7
   38014:	movgt	r4, #1
   38018:	ble	38038 <__assert_fail@plt+0x26d4c>
   3801c:	ldr	r0, [r5, #12]
   38020:	bl	35760 <__assert_fail@plt+0x24474>
   38024:	ldr	r3, [r6, #4]
   38028:	add	r4, r4, #1
   3802c:	cmp	r3, r4
   38030:	add	r5, r5, #8
   38034:	bgt	3801c <__assert_fail@plt+0x26d30>
   38038:	ldr	r0, [r7, #4]
   3803c:	ldr	r4, [pc, #60]	; 38080 <__assert_fail@plt+0x26d94>
   38040:	cmp	r0, r4
   38044:	beq	38058 <__assert_fail@plt+0x26d6c>
   38048:	bl	35760 <__assert_fail@plt+0x24474>
   3804c:	mov	r3, #256	; 0x100
   38050:	str	r4, [r6, #12]
   38054:	str	r3, [r6, #8]
   38058:	ldr	r4, [pc, #36]	; 38084 <__assert_fail@plt+0x26d98>
   3805c:	cmp	r7, r4
   38060:	beq	38070 <__assert_fail@plt+0x26d84>
   38064:	mov	r0, r7
   38068:	bl	35760 <__assert_fail@plt+0x24474>
   3806c:	str	r4, [r6]
   38070:	mov	r3, #1
   38074:	str	r3, [r6, #4]
   38078:	pop	{r4, r5, r6, r7, r8, pc}
   3807c:	andeq	lr, r4, r4, asr #2
   38080:	ldrdeq	lr, [r4], -ip
   38084:	andeq	lr, r4, ip, asr #2
   38088:	ldr	r3, [pc, #4]	; 38094 <__assert_fail@plt+0x26da8>
   3808c:	mvn	r2, #0
   38090:	b	37bd8 <__assert_fail@plt+0x268ec>
   38094:	ldrdeq	lr, [r4], -ip
   38098:	ldr	r3, [pc]	; 380a0 <__assert_fail@plt+0x26db4>
   3809c:	b	37bd8 <__assert_fail@plt+0x268ec>
   380a0:	ldrdeq	lr, [r4], -ip
   380a4:	mov	r1, r0
   380a8:	ldr	r3, [pc, #8]	; 380b8 <__assert_fail@plt+0x26dcc>
   380ac:	mvn	r2, #0
   380b0:	mov	r0, #0
   380b4:	b	37bd8 <__assert_fail@plt+0x268ec>
   380b8:	ldrdeq	lr, [r4], -ip
   380bc:	mov	r2, r1
   380c0:	ldr	r3, [pc, #8]	; 380d0 <__assert_fail@plt+0x26de4>
   380c4:	mov	r1, r0
   380c8:	mov	r0, #0
   380cc:	b	37bd8 <__assert_fail@plt+0x268ec>
   380d0:	ldrdeq	lr, [r4], -ip
   380d4:	push	{r4, r5, lr}
   380d8:	sub	sp, sp, #52	; 0x34
   380dc:	mov	r5, r2
   380e0:	mov	r4, r0
   380e4:	mov	r0, sp
   380e8:	bl	36574 <__assert_fail@plt+0x25288>
   380ec:	mov	r3, sp
   380f0:	mov	r1, r5
   380f4:	mov	r0, r4
   380f8:	mvn	r2, #0
   380fc:	bl	37bd8 <__assert_fail@plt+0x268ec>
   38100:	add	sp, sp, #52	; 0x34
   38104:	pop	{r4, r5, pc}
   38108:	push	{r4, r5, r6, lr}
   3810c:	sub	sp, sp, #48	; 0x30
   38110:	mov	r5, r2
   38114:	mov	r6, r3
   38118:	mov	r4, r0
   3811c:	mov	r0, sp
   38120:	bl	36574 <__assert_fail@plt+0x25288>
   38124:	mov	r3, sp
   38128:	mov	r2, r6
   3812c:	mov	r1, r5
   38130:	mov	r0, r4
   38134:	bl	37bd8 <__assert_fail@plt+0x268ec>
   38138:	add	sp, sp, #48	; 0x30
   3813c:	pop	{r4, r5, r6, pc}
   38140:	mov	r2, r1
   38144:	mov	r1, r0
   38148:	mov	r0, #0
   3814c:	b	380d4 <__assert_fail@plt+0x26de8>
   38150:	mov	r3, r2
   38154:	mov	r2, r1
   38158:	mov	r1, r0
   3815c:	mov	r0, #0
   38160:	b	38108 <__assert_fail@plt+0x26e1c>
   38164:	push	{r4, r5, r6, r7, r8, lr}
   38168:	mov	r7, r0
   3816c:	ldr	lr, [pc, #100]	; 381d8 <__assert_fail@plt+0x26eec>
   38170:	mov	r8, r1
   38174:	mov	r4, r2
   38178:	ldm	lr!, {r0, r1, r2, r3}
   3817c:	sub	sp, sp, #48	; 0x30
   38180:	mov	ip, sp
   38184:	lsr	r5, r4, #5
   38188:	stmia	ip!, {r0, r1, r2, r3}
   3818c:	add	r6, sp, #8
   38190:	ldm	lr!, {r0, r1, r2, r3}
   38194:	and	r4, r4, #31
   38198:	stmia	ip!, {r0, r1, r2, r3}
   3819c:	ldm	lr, {r0, r1, r2, r3}
   381a0:	stm	ip, {r0, r1, r2, r3}
   381a4:	mov	r2, r8
   381a8:	ldr	lr, [r6, r5, lsl #2]
   381ac:	mov	r1, r7
   381b0:	mov	r3, sp
   381b4:	lsr	ip, lr, r4
   381b8:	eor	ip, ip, #1
   381bc:	and	ip, ip, #1
   381c0:	mov	r0, #0
   381c4:	eor	r4, lr, ip, lsl r4
   381c8:	str	r4, [r6, r5, lsl #2]
   381cc:	bl	37bd8 <__assert_fail@plt+0x268ec>
   381d0:	add	sp, sp, #48	; 0x30
   381d4:	pop	{r4, r5, r6, r7, r8, pc}
   381d8:	ldrdeq	lr, [r4], -ip
   381dc:	mov	r2, r1
   381e0:	mvn	r1, #0
   381e4:	b	38164 <__assert_fail@plt+0x26e78>
   381e8:	mov	r2, #58	; 0x3a
   381ec:	mvn	r1, #0
   381f0:	b	38164 <__assert_fail@plt+0x26e78>
   381f4:	mov	r2, #58	; 0x3a
   381f8:	b	38164 <__assert_fail@plt+0x26e78>
   381fc:	push	{r4, r5, r6, r7, lr}
   38200:	sub	sp, sp, #100	; 0x64
   38204:	mov	r6, r0
   38208:	mov	r0, sp
   3820c:	mov	r7, r2
   38210:	bl	36574 <__assert_fail@plt+0x25288>
   38214:	mov	ip, sp
   38218:	add	lr, sp, #48	; 0x30
   3821c:	ldm	ip!, {r0, r1, r2, r3}
   38220:	stmia	lr!, {r0, r1, r2, r3}
   38224:	ldm	ip!, {r0, r1, r2, r3}
   38228:	ldr	r5, [sp, #60]	; 0x3c
   3822c:	stmia	lr!, {r0, r1, r2, r3}
   38230:	mvn	r4, r5
   38234:	ldm	ip, {r0, r1, r2, r3}
   38238:	and	ip, r4, #67108864	; 0x4000000
   3823c:	eor	ip, ip, r5
   38240:	str	ip, [sp, #60]	; 0x3c
   38244:	stm	lr, {r0, r1, r2, r3}
   38248:	mov	r1, r7
   3824c:	mov	r0, r6
   38250:	add	r3, sp, #48	; 0x30
   38254:	mvn	r2, #0
   38258:	bl	37bd8 <__assert_fail@plt+0x268ec>
   3825c:	add	sp, sp, #100	; 0x64
   38260:	pop	{r4, r5, r6, r7, pc}
   38264:	push	{r4, r5, r6, r7, r8, lr}
   38268:	mov	r5, r1
   3826c:	ldr	lr, [pc, #100]	; 382d8 <__assert_fail@plt+0x26fec>
   38270:	mov	r4, r2
   38274:	mov	r7, r0
   38278:	mov	r8, r3
   3827c:	ldm	lr!, {r0, r1, r2, r3}
   38280:	sub	sp, sp, #48	; 0x30
   38284:	mov	ip, sp
   38288:	mov	r6, #10
   3828c:	stmia	ip!, {r0, r1, r2, r3}
   38290:	cmp	r4, #0
   38294:	cmpne	r5, #0
   38298:	ldm	lr!, {r0, r1, r2, r3}
   3829c:	str	r6, [sp]
   382a0:	stmia	ip!, {r0, r1, r2, r3}
   382a4:	ldm	lr, {r0, r1, r2, r3}
   382a8:	stm	ip, {r0, r1, r2, r3}
   382ac:	beq	382d4 <__assert_fail@plt+0x26fe8>
   382b0:	mov	r3, sp
   382b4:	mov	r1, r8
   382b8:	mov	r0, r7
   382bc:	ldr	r2, [sp, #72]	; 0x48
   382c0:	str	r5, [sp, #40]	; 0x28
   382c4:	str	r4, [sp, #44]	; 0x2c
   382c8:	bl	37bd8 <__assert_fail@plt+0x268ec>
   382cc:	add	sp, sp, #48	; 0x30
   382d0:	pop	{r4, r5, r6, r7, r8, pc}
   382d4:	bl	112c8 <abort@plt>
   382d8:	ldrdeq	lr, [r4], -ip
   382dc:	push	{lr}		; (str lr, [sp, #-4]!)
   382e0:	sub	sp, sp, #12
   382e4:	mvn	ip, #0
   382e8:	str	ip, [sp]
   382ec:	bl	38264 <__assert_fail@plt+0x26f78>
   382f0:	add	sp, sp, #12
   382f4:	pop	{pc}		; (ldr pc, [sp], #4)
   382f8:	push	{lr}		; (str lr, [sp, #-4]!)
   382fc:	sub	sp, sp, #12
   38300:	mvn	ip, #0
   38304:	mov	r3, r2
   38308:	str	ip, [sp]
   3830c:	mov	r2, r1
   38310:	mov	r1, r0
   38314:	mov	r0, #0
   38318:	bl	38264 <__assert_fail@plt+0x26f78>
   3831c:	add	sp, sp, #12
   38320:	pop	{pc}		; (ldr pc, [sp], #4)
   38324:	push	{lr}		; (str lr, [sp, #-4]!)
   38328:	sub	sp, sp, #12
   3832c:	str	r3, [sp]
   38330:	mov	r3, r2
   38334:	mov	r2, r1
   38338:	mov	r1, r0
   3833c:	mov	r0, #0
   38340:	bl	38264 <__assert_fail@plt+0x26f78>
   38344:	add	sp, sp, #12
   38348:	pop	{pc}		; (ldr pc, [sp], #4)
   3834c:	ldr	r3, [pc]	; 38354 <__assert_fail@plt+0x27068>
   38350:	b	37bd8 <__assert_fail@plt+0x268ec>
   38354:	andeq	lr, r4, r4, asr r1
   38358:	mov	r2, r1
   3835c:	ldr	r3, [pc, #8]	; 3836c <__assert_fail@plt+0x27080>
   38360:	mov	r1, r0
   38364:	mov	r0, #0
   38368:	b	37bd8 <__assert_fail@plt+0x268ec>
   3836c:	andeq	lr, r4, r4, asr r1
   38370:	ldr	r3, [pc, #4]	; 3837c <__assert_fail@plt+0x27090>
   38374:	mvn	r2, #0
   38378:	b	37bd8 <__assert_fail@plt+0x268ec>
   3837c:	andeq	lr, r4, r4, asr r1
   38380:	mov	r1, r0
   38384:	ldr	r3, [pc, #8]	; 38394 <__assert_fail@plt+0x270a8>
   38388:	mvn	r2, #0
   3838c:	mov	r0, #0
   38390:	b	37bd8 <__assert_fail@plt+0x268ec>
   38394:	andeq	lr, r4, r4, asr r1
   38398:	mov	r2, #3
   3839c:	mov	r1, #0
   383a0:	b	39724 <__assert_fail@plt+0x28438>
   383a4:	push	{r4, r5, r6, lr}
   383a8:	sub	sp, sp, #32
   383ac:	cmp	r1, #0
   383b0:	mov	r4, r0
   383b4:	ldr	r5, [sp, #48]	; 0x30
   383b8:	ldr	r6, [sp, #52]	; 0x34
   383bc:	beq	386d4 <__assert_fail@plt+0x273e8>
   383c0:	stm	sp, {r2, r3}
   383c4:	mov	r3, r1
   383c8:	ldr	r2, [pc, #808]	; 386f8 <__assert_fail@plt+0x2740c>
   383cc:	mov	r1, #1
   383d0:	bl	11214 <__fprintf_chk@plt>
   383d4:	mov	r2, #5
   383d8:	ldr	r1, [pc, #796]	; 386fc <__assert_fail@plt+0x27410>
   383dc:	mov	r0, #0
   383e0:	bl	110a0 <dcgettext@plt>
   383e4:	ldr	r3, [pc, #788]	; 38700 <__assert_fail@plt+0x27414>
   383e8:	ldr	r2, [pc, #788]	; 38704 <__assert_fail@plt+0x27418>
   383ec:	str	r3, [sp]
   383f0:	mov	r1, #1
   383f4:	mov	r3, r0
   383f8:	mov	r0, r4
   383fc:	bl	11214 <__fprintf_chk@plt>
   38400:	mov	r1, r4
   38404:	mov	r0, #10
   38408:	bl	11094 <fputc_unlocked@plt>
   3840c:	mov	r2, #5
   38410:	ldr	r1, [pc, #752]	; 38708 <__assert_fail@plt+0x2741c>
   38414:	mov	r0, #0
   38418:	bl	110a0 <dcgettext@plt>
   3841c:	mov	r1, #1
   38420:	ldr	r3, [pc, #740]	; 3870c <__assert_fail@plt+0x27420>
   38424:	mov	r2, r0
   38428:	mov	r0, r4
   3842c:	bl	11214 <__fprintf_chk@plt>
   38430:	mov	r1, r4
   38434:	mov	r0, #10
   38438:	bl	11094 <fputc_unlocked@plt>
   3843c:	cmp	r6, #9
   38440:	ldrls	pc, [pc, r6, lsl #2]
   38444:	b	386ec <__assert_fail@plt+0x27400>
   38448:	andeq	r8, r3, ip, asr #9
   3844c:	ldrdeq	r8, [r3], -r4
   38450:	andeq	r8, r3, r0, lsl #10
   38454:	andeq	r8, r3, r4, lsr r5
   38458:	andeq	r8, r3, r0, ror r5
   3845c:	andeq	r8, r3, ip, lsr #11
   38460:	andeq	r8, r3, r8, ror #11
   38464:	andeq	r8, r3, ip, lsr #12
   38468:	andeq	r8, r3, ip, ror r6
   3846c:	andeq	r8, r3, r0, ror r4
   38470:	ldr	r1, [pc, #664]	; 38710 <__assert_fail@plt+0x27424>
   38474:	mov	r2, #5
   38478:	mov	r0, #0
   3847c:	bl	110a0 <dcgettext@plt>
   38480:	ldr	ip, [r5, #32]
   38484:	ldr	r1, [r5, #28]
   38488:	ldr	r2, [r5, #24]
   3848c:	ldr	r3, [r5]
   38490:	ldr	r6, [r5, #20]
   38494:	str	ip, [sp, #28]
   38498:	ldr	lr, [r5, #16]
   3849c:	str	r1, [sp, #24]
   384a0:	ldr	ip, [r5, #12]
   384a4:	str	r2, [sp, #20]
   384a8:	ldr	r1, [r5, #8]
   384ac:	ldr	r2, [r5, #4]
   384b0:	str	r6, [sp, #16]
   384b4:	stmib	sp, {r1, ip, lr}
   384b8:	mov	r1, #1
   384bc:	str	r2, [sp]
   384c0:	mov	r2, r0
   384c4:	mov	r0, r4
   384c8:	bl	11214 <__fprintf_chk@plt>
   384cc:	add	sp, sp, #32
   384d0:	pop	{r4, r5, r6, pc}
   384d4:	mov	r2, #5
   384d8:	ldr	r1, [pc, #564]	; 38714 <__assert_fail@plt+0x27428>
   384dc:	mov	r0, #0
   384e0:	bl	110a0 <dcgettext@plt>
   384e4:	ldr	r3, [r5]
   384e8:	mov	r1, #1
   384ec:	mov	r2, r0
   384f0:	mov	r0, r4
   384f4:	add	sp, sp, #32
   384f8:	pop	{r4, r5, r6, lr}
   384fc:	b	11214 <__fprintf_chk@plt>
   38500:	mov	r2, #5
   38504:	ldr	r1, [pc, #524]	; 38718 <__assert_fail@plt+0x2742c>
   38508:	mov	r0, #0
   3850c:	bl	110a0 <dcgettext@plt>
   38510:	ldr	r2, [r5, #4]
   38514:	ldr	r3, [r5]
   38518:	mov	r1, #1
   3851c:	str	r2, [sp, #48]	; 0x30
   38520:	mov	r2, r0
   38524:	mov	r0, r4
   38528:	add	sp, sp, #32
   3852c:	pop	{r4, r5, r6, lr}
   38530:	b	11214 <__fprintf_chk@plt>
   38534:	mov	r2, #5
   38538:	ldr	r1, [pc, #476]	; 3871c <__assert_fail@plt+0x27430>
   3853c:	mov	r0, #0
   38540:	bl	110a0 <dcgettext@plt>
   38544:	ldr	r1, [r5, #8]
   38548:	ldr	r2, [r5, #4]
   3854c:	ldr	r3, [r5]
   38550:	str	r1, [sp, #52]	; 0x34
   38554:	str	r2, [sp, #48]	; 0x30
   38558:	mov	r1, #1
   3855c:	mov	r2, r0
   38560:	mov	r0, r4
   38564:	add	sp, sp, #32
   38568:	pop	{r4, r5, r6, lr}
   3856c:	b	11214 <__fprintf_chk@plt>
   38570:	mov	r2, #5
   38574:	ldr	r1, [pc, #420]	; 38720 <__assert_fail@plt+0x27434>
   38578:	mov	r0, #0
   3857c:	bl	110a0 <dcgettext@plt>
   38580:	ldr	r1, [r5, #8]
   38584:	ldr	ip, [r5, #12]
   38588:	ldr	r2, [r5, #4]
   3858c:	ldr	r3, [r5]
   38590:	stmib	sp, {r1, ip}
   38594:	str	r2, [sp]
   38598:	mov	r1, #1
   3859c:	mov	r2, r0
   385a0:	mov	r0, r4
   385a4:	bl	11214 <__fprintf_chk@plt>
   385a8:	b	384cc <__assert_fail@plt+0x271e0>
   385ac:	mov	r2, #5
   385b0:	ldr	r1, [pc, #364]	; 38724 <__assert_fail@plt+0x27438>
   385b4:	mov	r0, #0
   385b8:	bl	110a0 <dcgettext@plt>
   385bc:	add	r1, r5, #8
   385c0:	ldr	r2, [r5, #4]
   385c4:	ldm	r1, {r1, ip, lr}
   385c8:	ldr	r3, [r5]
   385cc:	str	r2, [sp]
   385d0:	stmib	sp, {r1, ip, lr}
   385d4:	mov	r1, #1
   385d8:	mov	r2, r0
   385dc:	mov	r0, r4
   385e0:	bl	11214 <__fprintf_chk@plt>
   385e4:	b	384cc <__assert_fail@plt+0x271e0>
   385e8:	mov	r2, #5
   385ec:	ldr	r1, [pc, #308]	; 38728 <__assert_fail@plt+0x2743c>
   385f0:	mov	r0, #0
   385f4:	bl	110a0 <dcgettext@plt>
   385f8:	add	r1, r5, #8
   385fc:	ldr	r2, [r5, #4]
   38600:	ldm	r1, {r1, ip, lr}
   38604:	ldr	r6, [r5, #20]
   38608:	ldr	r3, [r5]
   3860c:	stmib	sp, {r1, ip, lr}
   38610:	mov	r1, #1
   38614:	str	r2, [sp]
   38618:	str	r6, [sp, #16]
   3861c:	mov	r2, r0
   38620:	mov	r0, r4
   38624:	bl	11214 <__fprintf_chk@plt>
   38628:	b	384cc <__assert_fail@plt+0x271e0>
   3862c:	mov	r2, #5
   38630:	ldr	r1, [pc, #244]	; 3872c <__assert_fail@plt+0x27440>
   38634:	mov	r0, #0
   38638:	bl	110a0 <dcgettext@plt>
   3863c:	ldr	r2, [r5, #24]
   38640:	ldr	r3, [r5]
   38644:	ldr	r6, [r5, #20]
   38648:	ldr	lr, [r5, #16]
   3864c:	ldr	ip, [r5, #12]
   38650:	str	r2, [sp, #20]
   38654:	ldr	r1, [r5, #8]
   38658:	ldr	r2, [r5, #4]
   3865c:	str	r6, [sp, #16]
   38660:	stmib	sp, {r1, ip, lr}
   38664:	mov	r1, #1
   38668:	str	r2, [sp]
   3866c:	mov	r2, r0
   38670:	mov	r0, r4
   38674:	bl	11214 <__fprintf_chk@plt>
   38678:	b	384cc <__assert_fail@plt+0x271e0>
   3867c:	mov	r2, #5
   38680:	ldr	r1, [pc, #168]	; 38730 <__assert_fail@plt+0x27444>
   38684:	mov	r0, #0
   38688:	bl	110a0 <dcgettext@plt>
   3868c:	ldr	r1, [r5, #28]
   38690:	ldr	r2, [r5, #24]
   38694:	ldr	r3, [r5]
   38698:	ldr	r6, [r5, #20]
   3869c:	ldr	lr, [r5, #16]
   386a0:	str	r1, [sp, #24]
   386a4:	ldr	ip, [r5, #12]
   386a8:	str	r2, [sp, #20]
   386ac:	ldr	r1, [r5, #8]
   386b0:	ldr	r2, [r5, #4]
   386b4:	str	r6, [sp, #16]
   386b8:	stmib	sp, {r1, ip, lr}
   386bc:	mov	r1, #1
   386c0:	str	r2, [sp]
   386c4:	mov	r2, r0
   386c8:	mov	r0, r4
   386cc:	bl	11214 <__fprintf_chk@plt>
   386d0:	b	384cc <__assert_fail@plt+0x271e0>
   386d4:	str	r3, [sp]
   386d8:	mov	r1, #1
   386dc:	mov	r3, r2
   386e0:	ldr	r2, [pc, #76]	; 38734 <__assert_fail@plt+0x27448>
   386e4:	bl	11214 <__fprintf_chk@plt>
   386e8:	b	383d4 <__assert_fail@plt+0x270e8>
   386ec:	mov	r2, #5
   386f0:	ldr	r1, [pc, #64]	; 38738 <__assert_fail@plt+0x2744c>
   386f4:	b	38478 <__assert_fail@plt+0x2718c>
   386f8:	andeq	sp, r3, r8, lsr #21
   386fc:			; <UNDEFINED> instruction: 0x0003dabc
   38700:	andeq	r0, r0, r6, ror #15
   38704:	muleq	r3, r4, sp
   38708:	andeq	sp, r3, r0, asr #21
   3870c:	andeq	sp, r3, ip, ror #22
   38710:	muleq	r3, ip, ip
   38714:	muleq	r3, r0, fp
   38718:	andeq	sp, r3, r0, lsr #23
   3871c:			; <UNDEFINED> instruction: 0x0003dbb8
   38720:	ldrdeq	sp, [r3], -r4
   38724:	strdeq	sp, [r3], -r4
   38728:	andeq	sp, r3, r8, lsl ip
   3872c:	andeq	sp, r3, r0, asr #24
   38730:	andeq	sp, r3, ip, ror #24
   38734:			; <UNDEFINED> instruction: 0x0003dab4
   38738:	ldrdeq	sp, [r3], -r0
   3873c:	push	{r4, r5, lr}
   38740:	sub	sp, sp, #12
   38744:	ldr	r5, [sp, #24]
   38748:	ldr	ip, [r5]
   3874c:	cmp	ip, #0
   38750:	beq	3876c <__assert_fail@plt+0x27480>
   38754:	mov	lr, r5
   38758:	mov	ip, #0
   3875c:	ldr	r4, [lr, #4]!
   38760:	add	ip, ip, #1
   38764:	cmp	r4, #0
   38768:	bne	3875c <__assert_fail@plt+0x27470>
   3876c:	stm	sp, {r5, ip}
   38770:	bl	383a4 <__assert_fail@plt+0x270b8>
   38774:	add	sp, sp, #12
   38778:	pop	{r4, r5, pc}
   3877c:	push	{r4, r5, lr}
   38780:	sub	sp, sp, #52	; 0x34
   38784:	add	r5, sp, #4
   38788:	ldr	r4, [sp, #64]	; 0x40
   3878c:	mov	ip, #0
   38790:	sub	r4, r4, #4
   38794:	ldr	lr, [r4, #4]!
   38798:	cmp	lr, #0
   3879c:	str	lr, [r5, #4]!
   387a0:	beq	387b0 <__assert_fail@plt+0x274c4>
   387a4:	add	ip, ip, #1
   387a8:	cmp	ip, #10
   387ac:	bne	38794 <__assert_fail@plt+0x274a8>
   387b0:	add	lr, sp, #8
   387b4:	str	ip, [sp, #4]
   387b8:	str	lr, [sp]
   387bc:	bl	383a4 <__assert_fail@plt+0x270b8>
   387c0:	add	sp, sp, #52	; 0x34
   387c4:	pop	{r4, r5, pc}
   387c8:	push	{r3}		; (str r3, [sp, #-4]!)
   387cc:	push	{r4, lr}
   387d0:	sub	sp, sp, #60	; 0x3c
   387d4:	add	lr, sp, #56	; 0x38
   387d8:	add	r3, sp, #72	; 0x48
   387dc:	str	r3, [lr, #-44]!	; 0xffffffd4
   387e0:	add	r4, sp, #68	; 0x44
   387e4:	mov	r3, #0
   387e8:	ldr	ip, [r4, #4]!
   387ec:	cmp	ip, #0
   387f0:	str	ip, [lr, #4]!
   387f4:	beq	38804 <__assert_fail@plt+0x27518>
   387f8:	add	r3, r3, #1
   387fc:	cmp	r3, #10
   38800:	bne	387e8 <__assert_fail@plt+0x274fc>
   38804:	add	ip, sp, #16
   38808:	str	r3, [sp, #4]
   3880c:	str	ip, [sp]
   38810:	ldr	r3, [sp, #68]	; 0x44
   38814:	bl	383a4 <__assert_fail@plt+0x270b8>
   38818:	add	sp, sp, #60	; 0x3c
   3881c:	pop	{r4, lr}
   38820:	add	sp, sp, #4
   38824:	bx	lr
   38828:	ldr	r3, [pc, #116]	; 388a4 <__assert_fail@plt+0x275b8>
   3882c:	push	{r4, lr}
   38830:	mov	r0, #10
   38834:	ldr	r1, [r3]
   38838:	bl	11094 <fputc_unlocked@plt>
   3883c:	mov	r2, #5
   38840:	ldr	r1, [pc, #96]	; 388a8 <__assert_fail@plt+0x275bc>
   38844:	mov	r0, #0
   38848:	bl	110a0 <dcgettext@plt>
   3884c:	ldr	r2, [pc, #88]	; 388ac <__assert_fail@plt+0x275c0>
   38850:	mov	r1, r0
   38854:	mov	r0, #1
   38858:	bl	111fc <__printf_chk@plt>
   3885c:	mov	r2, #5
   38860:	ldr	r1, [pc, #72]	; 388b0 <__assert_fail@plt+0x275c4>
   38864:	mov	r0, #0
   38868:	bl	110a0 <dcgettext@plt>
   3886c:	ldr	r3, [pc, #64]	; 388b4 <__assert_fail@plt+0x275c8>
   38870:	ldr	r2, [pc, #64]	; 388b8 <__assert_fail@plt+0x275cc>
   38874:	mov	r1, r0
   38878:	mov	r0, #1
   3887c:	bl	111fc <__printf_chk@plt>
   38880:	mov	r2, #5
   38884:	ldr	r1, [pc, #48]	; 388bc <__assert_fail@plt+0x275d0>
   38888:	mov	r0, #0
   3888c:	bl	110a0 <dcgettext@plt>
   38890:	ldr	r2, [pc, #40]	; 388c0 <__assert_fail@plt+0x275d4>
   38894:	pop	{r4, lr}
   38898:	mov	r1, r0
   3889c:	mov	r0, #1
   388a0:	b	111fc <__printf_chk@plt>
   388a4:	andeq	lr, r4, r4, lsr #3
   388a8:	andeq	sp, r3, ip, lsl #26
   388ac:	andeq	sp, r3, r0, lsr #26
   388b0:	andeq	sp, r3, r8, lsr sp
   388b4:	andeq	sl, r3, r0, lsr #31
   388b8:	andeq	sl, r3, r8, asr #31
   388bc:	andeq	sp, r3, ip, asr #26
   388c0:	andeq	sp, r3, r4, ror sp
   388c4:	push	{r4, lr}
   388c8:	bl	39620 <__assert_fail@plt+0x28334>
   388cc:	cmp	r0, #0
   388d0:	popne	{r4, pc}
   388d4:	bl	38e0c <__assert_fail@plt+0x27b20>
   388d8:	push	{r4, lr}
   388dc:	bl	39620 <__assert_fail@plt+0x28334>
   388e0:	cmp	r0, #0
   388e4:	popne	{r4, pc}
   388e8:	bl	38e0c <__assert_fail@plt+0x27b20>
   388ec:	push	{r4, lr}
   388f0:	bl	39620 <__assert_fail@plt+0x28334>
   388f4:	cmp	r0, #0
   388f8:	popne	{r4, pc}
   388fc:	bl	38e0c <__assert_fail@plt+0x27b20>
   38900:	push	{r4, r5, r6, lr}
   38904:	mov	r5, r0
   38908:	mov	r4, r1
   3890c:	bl	3964c <__assert_fail@plt+0x28360>
   38910:	cmp	r0, #0
   38914:	popne	{r4, r5, r6, pc}
   38918:	adds	r4, r4, #0
   3891c:	movne	r4, #1
   38920:	cmp	r5, #0
   38924:	orreq	r4, r4, #1
   38928:	cmp	r4, #0
   3892c:	popeq	{r4, r5, r6, pc}
   38930:	bl	38e0c <__assert_fail@plt+0x27b20>
   38934:	push	{r4, lr}
   38938:	cmp	r1, #0
   3893c:	orreq	r1, r1, #1
   38940:	bl	3964c <__assert_fail@plt+0x28360>
   38944:	cmp	r0, #0
   38948:	popne	{r4, pc}
   3894c:	bl	38e0c <__assert_fail@plt+0x27b20>
   38950:	push	{r4, r5, r6, lr}
   38954:	mov	r6, r0
   38958:	mov	r5, r1
   3895c:	mov	r4, r2
   38960:	bl	39980 <__assert_fail@plt+0x28694>
   38964:	cmp	r0, #0
   38968:	popne	{r4, r5, r6, pc}
   3896c:	cmp	r6, #0
   38970:	beq	38980 <__assert_fail@plt+0x27694>
   38974:	cmp	r5, #0
   38978:	cmpne	r4, #0
   3897c:	popeq	{r4, r5, r6, pc}
   38980:	bl	38e0c <__assert_fail@plt+0x27b20>
   38984:	b	38950 <__assert_fail@plt+0x27664>
   38988:	cmp	r2, #0
   3898c:	cmpne	r1, #0
   38990:	moveq	r2, #1
   38994:	moveq	r1, r2
   38998:	push	{r4, lr}
   3899c:	bl	39980 <__assert_fail@plt+0x28694>
   389a0:	cmp	r0, #0
   389a4:	popne	{r4, pc}
   389a8:	bl	38e0c <__assert_fail@plt+0x27b20>
   389ac:	mov	r2, r1
   389b0:	mov	r1, r0
   389b4:	mov	r0, #0
   389b8:	b	38950 <__assert_fail@plt+0x27664>
   389bc:	mov	r2, r1
   389c0:	mov	r1, r0
   389c4:	mov	r0, #0
   389c8:	b	38988 <__assert_fail@plt+0x2769c>
   389cc:	push	{r4, r5, r6, lr}
   389d0:	subs	r6, r0, #0
   389d4:	sub	sp, sp, #8
   389d8:	mov	r5, r1
   389dc:	ldr	r4, [r1]
   389e0:	beq	38a1c <__assert_fail@plt+0x27730>
   389e4:	lsr	r1, r4, #1
   389e8:	add	r3, r1, #1
   389ec:	mvn	r3, r3
   389f0:	cmp	r4, r3
   389f4:	bhi	38a18 <__assert_fail@plt+0x2772c>
   389f8:	add	r4, r4, #1
   389fc:	add	r4, r4, r1
   38a00:	mov	r0, r6
   38a04:	mov	r1, r4
   38a08:	bl	38950 <__assert_fail@plt+0x27664>
   38a0c:	str	r4, [r5]
   38a10:	add	sp, sp, #8
   38a14:	pop	{r4, r5, r6, pc}
   38a18:	bl	38e0c <__assert_fail@plt+0x27b20>
   38a1c:	cmp	r4, #0
   38a20:	bne	38a00 <__assert_fail@plt+0x27714>
   38a24:	mov	r1, r2
   38a28:	mov	r0, #64	; 0x40
   38a2c:	str	r2, [sp, #4]
   38a30:	bl	39ac0 <__assert_fail@plt+0x287d4>
   38a34:	ldr	r2, [sp, #4]
   38a38:	cmp	r0, #0
   38a3c:	movne	r4, r0
   38a40:	addeq	r4, r0, #1
   38a44:	b	38a00 <__assert_fail@plt+0x27714>
   38a48:	mov	r2, #1
   38a4c:	b	389cc <__assert_fail@plt+0x276e0>
   38a50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38a54:	sub	sp, sp, #12
   38a58:	ldr	r6, [r1]
   38a5c:	mov	sl, r1
   38a60:	mov	r9, r0
   38a64:	asrs	r4, r6, #1
   38a68:	mov	r5, r2
   38a6c:	mov	fp, r3
   38a70:	ldr	r7, [sp, #48]	; 0x30
   38a74:	bmi	38be0 <__assert_fail@plt+0x278f4>
   38a78:	mvn	r3, #-2147483648	; 0x80000000
   38a7c:	sub	r3, r3, r4
   38a80:	cmp	r6, r3
   38a84:	movle	r3, #0
   38a88:	movgt	r3, #1
   38a8c:	mvn	r8, fp
   38a90:	cmp	r3, #0
   38a94:	addeq	r4, r4, r6
   38a98:	mvnne	r4, #-2147483648	; 0x80000000
   38a9c:	lsr	r8, r8, #31
   38aa0:	cmp	fp, r4
   38aa4:	movge	r3, #0
   38aa8:	andlt	r3, r8, #1
   38aac:	cmp	r3, #0
   38ab0:	beq	38b98 <__assert_fail@plt+0x278ac>
   38ab4:	cmp	r7, #0
   38ab8:	blt	38c68 <__assert_fail@plt+0x2797c>
   38abc:	bne	38c60 <__assert_fail@plt+0x27974>
   38ac0:	mov	r2, #64	; 0x40
   38ac4:	mov	r1, r7
   38ac8:	mov	r0, r2
   38acc:	str	r2, [sp, #4]
   38ad0:	bl	39ccc <__assert_fail@plt+0x289e0>
   38ad4:	ldr	r2, [sp, #4]
   38ad8:	mov	r1, r7
   38adc:	mov	r4, r0
   38ae0:	mov	r0, r2
   38ae4:	bl	39eec <__assert_fail@plt+0x28c00>
   38ae8:	ldr	r2, [sp, #4]
   38aec:	sub	r1, r2, r1
   38af0:	cmp	r9, #0
   38af4:	sub	r3, r4, r6
   38af8:	streq	r9, [sl]
   38afc:	cmp	r3, r5
   38b00:	bge	38b84 <__assert_fail@plt+0x27898>
   38b04:	cmp	r5, #0
   38b08:	blt	38bf4 <__assert_fail@plt+0x27908>
   38b0c:	cmp	r6, #0
   38b10:	blt	38b30 <__assert_fail@plt+0x27844>
   38b14:	mvn	r3, #-2147483648	; 0x80000000
   38b18:	sub	r3, r3, r5
   38b1c:	cmp	r6, r3
   38b20:	movle	r3, #0
   38b24:	movgt	r3, #1
   38b28:	cmp	r3, #0
   38b2c:	bne	38cf0 <__assert_fail@plt+0x27a04>
   38b30:	add	r5, r6, r5
   38b34:	cmp	fp, r5
   38b38:	movge	r8, #0
   38b3c:	andlt	r8, r8, #1
   38b40:	cmp	r8, #0
   38b44:	mov	r4, r5
   38b48:	bne	38cf0 <__assert_fail@plt+0x27a04>
   38b4c:	cmp	r7, #0
   38b50:	blt	38c08 <__assert_fail@plt+0x2791c>
   38b54:	beq	38b80 <__assert_fail@plt+0x27894>
   38b58:	cmp	r5, #0
   38b5c:	blt	38cb0 <__assert_fail@plt+0x279c4>
   38b60:	mov	r1, r7
   38b64:	mvn	r0, #-2147483648	; 0x80000000
   38b68:	bl	39ccc <__assert_fail@plt+0x289e0>
   38b6c:	cmp	r5, r0
   38b70:	movle	r0, #0
   38b74:	movgt	r0, #1
   38b78:	cmp	r0, #0
   38b7c:	bne	38cf0 <__assert_fail@plt+0x27a04>
   38b80:	mul	r1, r5, r7
   38b84:	mov	r0, r9
   38b88:	bl	38900 <__assert_fail@plt+0x27614>
   38b8c:	str	r4, [sl]
   38b90:	add	sp, sp, #12
   38b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b98:	cmp	r7, #0
   38b9c:	blt	38c34 <__assert_fail@plt+0x27948>
   38ba0:	beq	38ac0 <__assert_fail@plt+0x277d4>
   38ba4:	cmp	r4, #0
   38ba8:	blt	38c70 <__assert_fail@plt+0x27984>
   38bac:	mov	r1, r7
   38bb0:	mvn	r0, #-2147483648	; 0x80000000
   38bb4:	bl	39ccc <__assert_fail@plt+0x289e0>
   38bb8:	cmp	r0, r4
   38bbc:	movge	r0, #0
   38bc0:	movlt	r0, #1
   38bc4:	cmp	r0, #0
   38bc8:	mvnne	r2, #-2147483648	; 0x80000000
   38bcc:	bne	38ac4 <__assert_fail@plt+0x277d8>
   38bd0:	mul	r1, r7, r4
   38bd4:	cmp	r1, #63	; 0x3f
   38bd8:	bgt	38af0 <__assert_fail@plt+0x27804>
   38bdc:	b	38ac0 <__assert_fail@plt+0x277d4>
   38be0:	rsb	r3, r4, #-2147483648	; 0x80000000
   38be4:	cmp	r6, r3
   38be8:	movge	r3, #0
   38bec:	movlt	r3, #1
   38bf0:	b	38a8c <__assert_fail@plt+0x277a0>
   38bf4:	rsb	r3, r5, #-2147483648	; 0x80000000
   38bf8:	cmp	r6, r3
   38bfc:	movge	r3, #0
   38c00:	movlt	r3, #1
   38c04:	b	38b28 <__assert_fail@plt+0x2783c>
   38c08:	cmp	r5, #0
   38c0c:	blt	38c94 <__assert_fail@plt+0x279a8>
   38c10:	cmn	r7, #1
   38c14:	beq	38b80 <__assert_fail@plt+0x27894>
   38c18:	mov	r1, r7
   38c1c:	mov	r0, #-2147483648	; 0x80000000
   38c20:	bl	39ccc <__assert_fail@plt+0x289e0>
   38c24:	cmp	r5, r0
   38c28:	movle	r0, #0
   38c2c:	movgt	r0, #1
   38c30:	b	38b78 <__assert_fail@plt+0x2788c>
   38c34:	cmp	r4, #0
   38c38:	blt	38cd4 <__assert_fail@plt+0x279e8>
   38c3c:	cmn	r7, #1
   38c40:	beq	38bd0 <__assert_fail@plt+0x278e4>
   38c44:	mov	r1, r7
   38c48:	mov	r0, #-2147483648	; 0x80000000
   38c4c:	bl	39ccc <__assert_fail@plt+0x289e0>
   38c50:	cmp	r0, r4
   38c54:	movge	r0, #0
   38c58:	movlt	r0, #1
   38c5c:	b	38bc4 <__assert_fail@plt+0x278d8>
   38c60:	mov	r4, fp
   38c64:	b	38bac <__assert_fail@plt+0x278c0>
   38c68:	mov	r4, fp
   38c6c:	b	38c3c <__assert_fail@plt+0x27950>
   38c70:	cmn	r4, #1
   38c74:	beq	38bd0 <__assert_fail@plt+0x278e4>
   38c78:	mov	r1, r4
   38c7c:	mov	r0, #-2147483648	; 0x80000000
   38c80:	bl	39ccc <__assert_fail@plt+0x289e0>
   38c84:	cmp	r7, r0
   38c88:	movle	r0, #0
   38c8c:	movgt	r0, #1
   38c90:	b	38bc4 <__assert_fail@plt+0x278d8>
   38c94:	mov	r1, r7
   38c98:	mvn	r0, #-2147483648	; 0x80000000
   38c9c:	bl	39ccc <__assert_fail@plt+0x289e0>
   38ca0:	cmp	r5, r0
   38ca4:	movge	r0, #0
   38ca8:	movlt	r0, #1
   38cac:	b	38b78 <__assert_fail@plt+0x2788c>
   38cb0:	cmn	r5, #1
   38cb4:	beq	38b80 <__assert_fail@plt+0x27894>
   38cb8:	mov	r1, r5
   38cbc:	mov	r0, #-2147483648	; 0x80000000
   38cc0:	bl	39ccc <__assert_fail@plt+0x289e0>
   38cc4:	cmp	r7, r0
   38cc8:	movle	r0, #0
   38ccc:	movgt	r0, #1
   38cd0:	b	38b78 <__assert_fail@plt+0x2788c>
   38cd4:	mov	r1, r7
   38cd8:	mvn	r0, #-2147483648	; 0x80000000
   38cdc:	bl	39ccc <__assert_fail@plt+0x289e0>
   38ce0:	cmp	r0, r4
   38ce4:	movle	r0, #0
   38ce8:	movgt	r0, #1
   38cec:	b	38bc4 <__assert_fail@plt+0x278d8>
   38cf0:	bl	38e0c <__assert_fail@plt+0x27b20>
   38cf4:	push	{r4, lr}
   38cf8:	mov	r1, #1
   38cfc:	bl	395d8 <__assert_fail@plt+0x282ec>
   38d00:	cmp	r0, #0
   38d04:	popne	{r4, pc}
   38d08:	bl	38e0c <__assert_fail@plt+0x27b20>
   38d0c:	push	{r4, lr}
   38d10:	mov	r1, #1
   38d14:	bl	395d8 <__assert_fail@plt+0x282ec>
   38d18:	cmp	r0, #0
   38d1c:	popne	{r4, pc}
   38d20:	bl	38e0c <__assert_fail@plt+0x27b20>
   38d24:	push	{r4, lr}
   38d28:	bl	395d8 <__assert_fail@plt+0x282ec>
   38d2c:	cmp	r0, #0
   38d30:	popne	{r4, pc}
   38d34:	bl	38e0c <__assert_fail@plt+0x27b20>
   38d38:	push	{r4, lr}
   38d3c:	bl	395d8 <__assert_fail@plt+0x282ec>
   38d40:	cmp	r0, #0
   38d44:	popne	{r4, pc}
   38d48:	bl	38e0c <__assert_fail@plt+0x27b20>
   38d4c:	push	{r4, r5, r6, lr}
   38d50:	mov	r6, r0
   38d54:	mov	r0, r1
   38d58:	mov	r4, r1
   38d5c:	bl	39620 <__assert_fail@plt+0x28334>
   38d60:	subs	r5, r0, #0
   38d64:	beq	38d7c <__assert_fail@plt+0x27a90>
   38d68:	mov	r2, r4
   38d6c:	mov	r1, r6
   38d70:	bl	11058 <memcpy@plt>
   38d74:	mov	r0, r5
   38d78:	pop	{r4, r5, r6, pc}
   38d7c:	bl	38e0c <__assert_fail@plt+0x27b20>
   38d80:	push	{r4, r5, r6, lr}
   38d84:	mov	r6, r0
   38d88:	mov	r0, r1
   38d8c:	mov	r4, r1
   38d90:	bl	39620 <__assert_fail@plt+0x28334>
   38d94:	subs	r5, r0, #0
   38d98:	beq	38db0 <__assert_fail@plt+0x27ac4>
   38d9c:	mov	r2, r4
   38da0:	mov	r1, r6
   38da4:	bl	11058 <memcpy@plt>
   38da8:	mov	r0, r5
   38dac:	pop	{r4, r5, r6, pc}
   38db0:	bl	38e0c <__assert_fail@plt+0x27b20>
   38db4:	push	{r4, r5, r6, lr}
   38db8:	mov	r6, r0
   38dbc:	add	r0, r1, #1
   38dc0:	mov	r4, r1
   38dc4:	bl	39620 <__assert_fail@plt+0x28334>
   38dc8:	subs	r5, r0, #0
   38dcc:	beq	38dec <__assert_fail@plt+0x27b00>
   38dd0:	mov	r3, #0
   38dd4:	mov	r1, r6
   38dd8:	strb	r3, [r5, r4]
   38ddc:	mov	r2, r4
   38de0:	bl	11058 <memcpy@plt>
   38de4:	mov	r0, r5
   38de8:	pop	{r4, r5, r6, pc}
   38dec:	bl	38e0c <__assert_fail@plt+0x27b20>
   38df0:	push	{r4, lr}
   38df4:	mov	r4, r0
   38df8:	bl	111a8 <strlen@plt>
   38dfc:	add	r1, r0, #1
   38e00:	mov	r0, r4
   38e04:	pop	{r4, lr}
   38e08:	b	38d4c <__assert_fail@plt+0x27a60>
   38e0c:	ldr	r3, [pc, #44]	; 38e40 <__assert_fail@plt+0x27b54>
   38e10:	push	{r4, lr}
   38e14:	mov	r2, #5
   38e18:	ldr	r1, [pc, #36]	; 38e44 <__assert_fail@plt+0x27b58>
   38e1c:	mov	r0, #0
   38e20:	ldr	r4, [r3]
   38e24:	bl	110a0 <dcgettext@plt>
   38e28:	ldr	r2, [pc, #24]	; 38e48 <__assert_fail@plt+0x27b5c>
   38e2c:	mov	r1, #0
   38e30:	mov	r3, r0
   38e34:	mov	r0, r4
   38e38:	bl	11124 <error@plt>
   38e3c:	bl	112c8 <abort@plt>
   38e40:	andeq	lr, r4, r0, asr #2
   38e44:	andeq	sp, r3, r4, asr #27
   38e48:	strheq	fp, [r3], -ip
   38e4c:	push	{r4, r5, r6, r7, lr}
   38e50:	sub	sp, sp, #20
   38e54:	mov	r6, r2
   38e58:	ldr	ip, [sp, #48]	; 0x30
   38e5c:	mov	r2, r1
   38e60:	mov	r7, r3
   38e64:	str	ip, [sp]
   38e68:	add	r3, sp, #8
   38e6c:	mov	r1, #0
   38e70:	mov	r5, r0
   38e74:	ldr	r4, [sp, #56]	; 0x38
   38e78:	bl	39030 <__assert_fail@plt+0x27d44>
   38e7c:	cmp	r0, #0
   38e80:	bne	38f04 <__assert_fail@plt+0x27c18>
   38e84:	ldrd	r0, [sp, #8]
   38e88:	cmp	r1, r7
   38e8c:	cmpeq	r0, r6
   38e90:	ldrd	r6, [sp, #40]	; 0x28
   38e94:	movcc	r3, #1
   38e98:	movcs	r3, #0
   38e9c:	cmp	r1, r7
   38ea0:	cmpeq	r0, r6
   38ea4:	orrhi	r3, r3, #1
   38ea8:	cmp	r3, #0
   38eac:	beq	38efc <__assert_fail@plt+0x27c10>
   38eb0:	mov	r3, #0
   38eb4:	mvn	r2, #-1073741824	; 0xc0000000
   38eb8:	cmp	r1, r3
   38ebc:	cmpeq	r0, r2
   38ec0:	bhi	38f30 <__assert_fail@plt+0x27c44>
   38ec4:	bl	111c0 <__errno_location@plt>
   38ec8:	mov	r3, #34	; 0x22
   38ecc:	mov	r6, r3
   38ed0:	str	r3, [r0]
   38ed4:	cmp	r4, #0
   38ed8:	moveq	r4, #1
   38edc:	mov	r0, r5
   38ee0:	bl	38380 <__assert_fail@plt+0x27094>
   38ee4:	mov	r1, r6
   38ee8:	ldr	r3, [sp, #52]	; 0x34
   38eec:	ldr	r2, [pc, #144]	; 38f84 <__assert_fail@plt+0x27c98>
   38ef0:	str	r0, [sp]
   38ef4:	mov	r0, r4
   38ef8:	bl	11124 <error@plt>
   38efc:	add	sp, sp, #20
   38f00:	pop	{r4, r5, r6, r7, pc}
   38f04:	cmp	r0, #1
   38f08:	beq	38f44 <__assert_fail@plt+0x27c58>
   38f0c:	cmp	r0, #3
   38f10:	beq	38f74 <__assert_fail@plt+0x27c88>
   38f14:	cmp	r4, #0
   38f18:	beq	38f64 <__assert_fail@plt+0x27c78>
   38f1c:	bl	111c0 <__errno_location@plt>
   38f20:	ldr	r6, [r0]
   38f24:	cmp	r6, #22
   38f28:	moveq	r6, #0
   38f2c:	b	38edc <__assert_fail@plt+0x27bf0>
   38f30:	bl	111c0 <__errno_location@plt>
   38f34:	mov	r3, #75	; 0x4b
   38f38:	mov	r6, r3
   38f3c:	str	r3, [r0]
   38f40:	b	38ed4 <__assert_fail@plt+0x27be8>
   38f44:	bl	111c0 <__errno_location@plt>
   38f48:	mov	r3, #75	; 0x4b
   38f4c:	mov	r6, r3
   38f50:	str	r3, [r0]
   38f54:	cmp	r4, #0
   38f58:	moveq	r4, #1
   38f5c:	bne	38f24 <__assert_fail@plt+0x27c38>
   38f60:	b	38edc <__assert_fail@plt+0x27bf0>
   38f64:	bl	111c0 <__errno_location@plt>
   38f68:	mov	r4, #1
   38f6c:	ldr	r6, [r0]
   38f70:	b	38f24 <__assert_fail@plt+0x27c38>
   38f74:	bl	111c0 <__errno_location@plt>
   38f78:	mov	r6, #0
   38f7c:	str	r6, [r0]
   38f80:	b	38f54 <__assert_fail@plt+0x27c68>
   38f84:	andeq	sp, r3, r4, lsl #15
   38f88:	push	{r4, r5}
   38f8c:	mov	r1, #10
   38f90:	pop	{r4, r5}
   38f94:	b	38e4c <__assert_fail@plt+0x27b60>
   38f98:	push	{r4, r5, r6, r7, r8, lr}
   38f9c:	subs	r5, r1, #0
   38fa0:	mov	r4, r0
   38fa4:	blt	39018 <__assert_fail@plt+0x27d2c>
   38fa8:	moveq	r6, #0
   38fac:	moveq	r7, #0
   38fb0:	bne	38fd8 <__assert_fail@plt+0x27cec>
   38fb4:	ldr	r2, [r4]
   38fb8:	ldr	r1, [r4, #4]
   38fbc:	mov	r0, #0
   38fc0:	mul	ip, r2, r7
   38fc4:	umull	r2, r3, r2, r5
   38fc8:	mla	r5, r5, r1, ip
   38fcc:	add	r3, r5, r3
   38fd0:	strd	r2, [r4]
   38fd4:	pop	{r4, r5, r6, r7, r8, pc}
   38fd8:	asr	r7, r5, #31
   38fdc:	mov	r2, r5
   38fe0:	mov	r3, r7
   38fe4:	mvn	r0, #0
   38fe8:	mvn	r1, #0
   38fec:	bl	3a2c4 <__assert_fail@plt+0x28fd8>
   38ff0:	ldrd	r2, [r4]
   38ff4:	mov	r6, r5
   38ff8:	cmp	r1, r3
   38ffc:	cmpeq	r0, r2
   39000:	bcs	38fb4 <__assert_fail@plt+0x27cc8>
   39004:	mvn	r2, #0
   39008:	mvn	r3, #0
   3900c:	mov	r0, #1
   39010:	strd	r2, [r4]
   39014:	pop	{r4, r5, r6, r7, r8, pc}
   39018:	ldrd	r2, [r0]
   3901c:	orrs	r3, r2, r3
   39020:	moveq	r6, r5
   39024:	asreq	r7, r6, #31
   39028:	bne	39004 <__assert_fail@plt+0x27d18>
   3902c:	b	38fb4 <__assert_fail@plt+0x27cc8>
   39030:	cmp	r2, #36	; 0x24
   39034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39038:	sub	sp, sp, #20
   3903c:	bhi	395b0 <__assert_fail@plt+0x282c4>
   39040:	cmp	r1, #0
   39044:	mov	r8, r2
   39048:	mov	r7, r0
   3904c:	mov	r5, r1
   39050:	mov	r6, r3
   39054:	addeq	r5, sp, #4
   39058:	bl	111c0 <__errno_location@plt>
   3905c:	mov	r3, #0
   39060:	str	r3, [r0]
   39064:	mov	r9, r0
   39068:	bl	11184 <__ctype_b_loc@plt>
   3906c:	ldrb	r3, [r7]
   39070:	mov	r2, r7
   39074:	ldr	r0, [r0]
   39078:	b	39080 <__assert_fail@plt+0x27d94>
   3907c:	ldrb	r3, [r2, #1]!
   39080:	lsl	r1, r3, #1
   39084:	ldrh	r4, [r0, r1]
   39088:	ands	r4, r4, #8192	; 0x2000
   3908c:	bne	3907c <__assert_fail@plt+0x27d90>
   39090:	cmp	r3, #45	; 0x2d
   39094:	bne	390a8 <__assert_fail@plt+0x27dbc>
   39098:	mov	r4, #4
   3909c:	mov	r0, r4
   390a0:	add	sp, sp, #20
   390a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   390a8:	mov	r2, r8
   390ac:	mov	r3, r4
   390b0:	mov	r1, r5
   390b4:	mov	r0, r7
   390b8:	bl	11064 <__strtoull_internal@plt>
   390bc:	ldr	r8, [r5]
   390c0:	cmp	r7, r8
   390c4:	mov	r2, r0
   390c8:	str	r0, [sp, #8]
   390cc:	str	r1, [sp, #12]
   390d0:	beq	3911c <__assert_fail@plt+0x27e30>
   390d4:	ldr	r4, [r9]
   390d8:	cmp	r4, #0
   390dc:	bne	3910c <__assert_fail@plt+0x27e20>
   390e0:	ldr	r3, [sp, #56]	; 0x38
   390e4:	cmp	r3, #0
   390e8:	beq	390f8 <__assert_fail@plt+0x27e0c>
   390ec:	ldrb	r9, [r8]
   390f0:	cmp	r9, #0
   390f4:	bne	39154 <__assert_fail@plt+0x27e68>
   390f8:	mov	r0, r4
   390fc:	str	r2, [r6]
   39100:	str	r1, [r6, #4]
   39104:	add	sp, sp, #20
   39108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3910c:	cmp	r4, #34	; 0x22
   39110:	bne	39098 <__assert_fail@plt+0x27dac>
   39114:	mov	r4, #1
   39118:	b	390e0 <__assert_fail@plt+0x27df4>
   3911c:	ldr	r3, [sp, #56]	; 0x38
   39120:	cmp	r3, #0
   39124:	beq	39098 <__assert_fail@plt+0x27dac>
   39128:	ldrb	r1, [r8]
   3912c:	cmp	r1, #0
   39130:	beq	39098 <__assert_fail@plt+0x27dac>
   39134:	mov	r0, r3
   39138:	bl	111b4 <strchr@plt>
   3913c:	cmp	r0, #0
   39140:	beq	39098 <__assert_fail@plt+0x27dac>
   39144:	ldrb	r9, [r8]
   39148:	mov	r2, #1
   3914c:	mov	r3, #0
   39150:	strd	r2, [sp, #8]
   39154:	mov	r1, r9
   39158:	ldr	r0, [sp, #56]	; 0x38
   3915c:	bl	111b4 <strchr@plt>
   39160:	cmp	r0, #0
   39164:	beq	3956c <__assert_fail@plt+0x28280>
   39168:	sub	r3, r9, #69	; 0x45
   3916c:	cmp	r3, #47	; 0x2f
   39170:	ldrls	pc, [pc, r3, lsl #2]
   39174:	b	39238 <__assert_fail@plt+0x27f4c>
   39178:	andeq	r9, r3, r8, lsr #6
   3917c:	andeq	r9, r3, r8, lsr r2
   39180:	andeq	r9, r3, r8, lsr #6
   39184:	andeq	r9, r3, r8, lsr r2
   39188:	andeq	r9, r3, r8, lsr r2
   3918c:	andeq	r9, r3, r8, lsr r2
   39190:	andeq	r9, r3, r8, lsr #6
   39194:	andeq	r9, r3, r8, lsr r2
   39198:	andeq	r9, r3, r8, lsr #6
   3919c:	andeq	r9, r3, r8, lsr r2
   391a0:	andeq	r9, r3, r8, lsr r2
   391a4:	andeq	r9, r3, r8, lsr #6
   391a8:	andeq	r9, r3, r8, lsr r2
   391ac:	andeq	r9, r3, r8, lsr r2
   391b0:	andeq	r9, r3, r8, lsr r2
   391b4:	andeq	r9, r3, r8, lsr #6
   391b8:	andeq	r9, r3, r8, lsr r2
   391bc:	andeq	r9, r3, r8, lsr r2
   391c0:	andeq	r9, r3, r8, lsr r2
   391c4:	andeq	r9, r3, r8, lsr r2
   391c8:	andeq	r9, r3, r8, lsr #6
   391cc:	andeq	r9, r3, r8, lsr #6
   391d0:	andeq	r9, r3, r8, lsr r2
   391d4:	andeq	r9, r3, r8, lsr r2
   391d8:	andeq	r9, r3, r8, lsr r2
   391dc:	andeq	r9, r3, r8, lsr r2
   391e0:	andeq	r9, r3, r8, lsr r2
   391e4:	andeq	r9, r3, r8, lsr r2
   391e8:	andeq	r9, r3, r8, lsr r2
   391ec:	andeq	r9, r3, r8, lsr r2
   391f0:	andeq	r9, r3, r8, lsr r2
   391f4:	andeq	r9, r3, r8, lsr r2
   391f8:	andeq	r9, r3, r8, lsr r2
   391fc:	andeq	r9, r3, r8, lsr r2
   39200:	andeq	r9, r3, r8, lsr #6
   39204:	andeq	r9, r3, r8, lsr r2
   39208:	andeq	r9, r3, r8, lsr r2
   3920c:	andeq	r9, r3, r8, lsr r2
   39210:	andeq	r9, r3, r8, lsr #6
   39214:	andeq	r9, r3, r8, lsr r2
   39218:	andeq	r9, r3, r8, lsr #6
   3921c:	andeq	r9, r3, r8, lsr r2
   39220:	andeq	r9, r3, r8, lsr r2
   39224:	andeq	r9, r3, r8, lsr r2
   39228:	andeq	r9, r3, r8, lsr r2
   3922c:	andeq	r9, r3, r8, lsr r2
   39230:	andeq	r9, r3, r8, lsr r2
   39234:	andeq	r9, r3, r8, lsr #6
   39238:	mov	r7, #1
   3923c:	mov	sl, #1024	; 0x400
   39240:	sub	r9, r9, #66	; 0x42
   39244:	cmp	r9, #53	; 0x35
   39248:	ldrls	pc, [pc, r9, lsl #2]
   3924c:	b	3956c <__assert_fail@plt+0x28280>
   39250:			; <UNDEFINED> instruction: 0x000394b8
   39254:	andeq	r9, r3, ip, ror #10
   39258:	andeq	r9, r3, ip, ror #10
   3925c:	muleq	r3, r0, r4
   39260:	andeq	r9, r3, ip, ror #10
   39264:	andeq	r9, r3, r8, ror #8
   39268:	andeq	r9, r3, ip, ror #10
   3926c:	andeq	r9, r3, ip, ror #10
   39270:	andeq	r9, r3, ip, ror #10
   39274:	andeq	r9, r3, r8, asr #8
   39278:	andeq	r9, r3, ip, ror #10
   3927c:	andeq	r9, r3, r4, lsl r5
   39280:	andeq	r9, r3, ip, ror #10
   39284:	andeq	r9, r3, ip, ror #10
   39288:	andeq	r9, r3, ip, ror #9
   3928c:	andeq	r9, r3, ip, ror #10
   39290:	andeq	r9, r3, ip, ror #10
   39294:	andeq	r9, r3, ip, ror #10
   39298:	andeq	r9, r3, r4, asr #10
   3929c:	andeq	r9, r3, ip, ror #10
   392a0:	andeq	r9, r3, ip, ror #10
   392a4:	andeq	r9, r3, ip, ror #10
   392a8:	andeq	r9, r3, ip, ror #10
   392ac:	andeq	r9, r3, r0, lsr #8
   392b0:	andeq	r9, r3, ip, ror #7
   392b4:	andeq	r9, r3, ip, ror #10
   392b8:	andeq	r9, r3, ip, ror #10
   392bc:	andeq	r9, r3, ip, ror #10
   392c0:	andeq	r9, r3, ip, ror #10
   392c4:	andeq	r9, r3, ip, ror #10
   392c8:	andeq	r9, r3, ip, ror #10
   392cc:	andeq	r9, r3, ip, ror #10
   392d0:			; <UNDEFINED> instruction: 0x000393b8
   392d4:	andeq	r9, r3, r8, lsr #7
   392d8:	andeq	r9, r3, ip, ror #10
   392dc:	andeq	r9, r3, ip, ror #10
   392e0:	andeq	r9, r3, ip, ror #10
   392e4:	andeq	r9, r3, r8, ror #8
   392e8:	andeq	r9, r3, ip, ror #10
   392ec:	andeq	r9, r3, ip, ror #10
   392f0:	andeq	r9, r3, ip, ror #10
   392f4:	andeq	r9, r3, r8, asr #8
   392f8:	andeq	r9, r3, ip, ror #10
   392fc:	andeq	r9, r3, r4, lsl r5
   39300:	andeq	r9, r3, ip, ror #10
   39304:	andeq	r9, r3, ip, ror #10
   39308:	andeq	r9, r3, ip, ror #10
   3930c:	andeq	r9, r3, ip, ror #10
   39310:	andeq	r9, r3, ip, ror #10
   39314:	andeq	r9, r3, ip, ror #10
   39318:	andeq	r9, r3, r4, asr #10
   3931c:	andeq	r9, r3, ip, ror #10
   39320:	andeq	r9, r3, ip, ror #10
   39324:	andeq	r9, r3, r4, ror #6
   39328:	mov	r1, #48	; 0x30
   3932c:	ldr	r0, [sp, #56]	; 0x38
   39330:	bl	111b4 <strchr@plt>
   39334:	cmp	r0, #0
   39338:	beq	39238 <__assert_fail@plt+0x27f4c>
   3933c:	ldrb	r3, [r8, #1]
   39340:	cmp	r3, #68	; 0x44
   39344:	beq	39358 <__assert_fail@plt+0x2806c>
   39348:	cmp	r3, #105	; 0x69
   3934c:	beq	3957c <__assert_fail@plt+0x28290>
   39350:	cmp	r3, #66	; 0x42
   39354:	bne	39238 <__assert_fail@plt+0x27f4c>
   39358:	mov	r7, #2
   3935c:	mov	sl, #1000	; 0x3e8
   39360:	b	39240 <__assert_fail@plt+0x27f54>
   39364:	ldrd	r2, [sp, #8]
   39368:	cmp	r2, #0
   3936c:	sbcs	r1, r3, #0
   39370:	blt	39594 <__assert_fail@plt+0x282a8>
   39374:	adds	r2, r2, r2
   39378:	adc	r3, r3, r3
   3937c:	mov	r1, r3
   39380:	mov	r9, #0
   39384:	str	r2, [sp, #8]
   39388:	str	r3, [sp, #12]
   3938c:	add	r3, r8, r7
   39390:	str	r3, [r5]
   39394:	ldrb	r3, [r8, r7]
   39398:	orr	r4, r4, r9
   3939c:	cmp	r3, #0
   393a0:	orrne	r4, r4, #2
   393a4:	b	390f8 <__assert_fail@plt+0x27e0c>
   393a8:	ldr	r2, [sp, #8]
   393ac:	ldr	r1, [sp, #12]
   393b0:	mov	r9, #0
   393b4:	b	3938c <__assert_fail@plt+0x280a0>
   393b8:	ldrd	r2, [sp, #8]
   393bc:	ldr	r1, [pc, #512]	; 395c4 <__assert_fail@plt+0x282d8>
   393c0:	mvn	r0, #0
   393c4:	cmp	r3, r1
   393c8:	cmpeq	r2, r0
   393cc:	bhi	39594 <__assert_fail@plt+0x282a8>
   393d0:	lsl	r1, r3, #9
   393d4:	orr	r1, r1, r2, lsr #23
   393d8:	lsl	r2, r2, #9
   393dc:	str	r1, [sp, #12]
   393e0:	str	r2, [sp, #8]
   393e4:	mov	r9, #0
   393e8:	b	3938c <__assert_fail@plt+0x280a0>
   393ec:	mov	fp, #7
   393f0:	mov	r9, #0
   393f4:	add	r8, sp, #8
   393f8:	mov	r1, sl
   393fc:	mov	r0, r8
   39400:	bl	38f98 <__assert_fail@plt+0x27cac>
   39404:	subs	fp, fp, #1
   39408:	orr	r9, r9, r0
   3940c:	bne	393f8 <__assert_fail@plt+0x2810c>
   39410:	ldr	r8, [r5]
   39414:	ldr	r2, [sp, #8]
   39418:	ldr	r1, [sp, #12]
   3941c:	b	3938c <__assert_fail@plt+0x280a0>
   39420:	mov	fp, #8
   39424:	mov	r9, #0
   39428:	add	r8, sp, fp
   3942c:	mov	r1, sl
   39430:	mov	r0, r8
   39434:	bl	38f98 <__assert_fail@plt+0x27cac>
   39438:	subs	fp, fp, #1
   3943c:	orr	r9, r9, r0
   39440:	bne	3942c <__assert_fail@plt+0x28140>
   39444:	b	39410 <__assert_fail@plt+0x28124>
   39448:	mov	r1, sl
   3944c:	add	r0, sp, #8
   39450:	bl	38f98 <__assert_fail@plt+0x27cac>
   39454:	ldr	r8, [r5]
   39458:	ldr	r2, [sp, #8]
   3945c:	ldr	r1, [sp, #12]
   39460:	mov	r9, r0
   39464:	b	3938c <__assert_fail@plt+0x280a0>
   39468:	mov	fp, #3
   3946c:	mov	r9, #0
   39470:	add	r8, sp, #8
   39474:	mov	r1, sl
   39478:	mov	r0, r8
   3947c:	bl	38f98 <__assert_fail@plt+0x27cac>
   39480:	subs	fp, fp, #1
   39484:	orr	r9, r9, r0
   39488:	bne	39474 <__assert_fail@plt+0x28188>
   3948c:	b	39410 <__assert_fail@plt+0x28124>
   39490:	mov	fp, #6
   39494:	mov	r9, #0
   39498:	add	r8, sp, #8
   3949c:	mov	r1, sl
   394a0:	mov	r0, r8
   394a4:	bl	38f98 <__assert_fail@plt+0x27cac>
   394a8:	subs	fp, fp, #1
   394ac:	orr	r9, r9, r0
   394b0:	bne	3949c <__assert_fail@plt+0x281b0>
   394b4:	b	39410 <__assert_fail@plt+0x28124>
   394b8:	ldrd	r0, [sp, #8]
   394bc:	ldr	r3, [pc, #260]	; 395c8 <__assert_fail@plt+0x282dc>
   394c0:	mvn	r2, #0
   394c4:	cmp	r1, r3
   394c8:	cmpeq	r0, r2
   394cc:	bhi	39594 <__assert_fail@plt+0x282a8>
   394d0:	lsl	r1, r1, #10
   394d4:	orr	r1, r1, r0, lsr #22
   394d8:	lsl	r2, r0, #10
   394dc:	str	r1, [sp, #12]
   394e0:	str	r2, [sp, #8]
   394e4:	mov	r9, #0
   394e8:	b	3938c <__assert_fail@plt+0x280a0>
   394ec:	mov	fp, #5
   394f0:	mov	r9, #0
   394f4:	add	r8, sp, #8
   394f8:	mov	r1, sl
   394fc:	mov	r0, r8
   39500:	bl	38f98 <__assert_fail@plt+0x27cac>
   39504:	subs	fp, fp, #1
   39508:	orr	r9, r9, r0
   3950c:	bne	394f8 <__assert_fail@plt+0x2820c>
   39510:	b	39410 <__assert_fail@plt+0x28124>
   39514:	mov	r1, sl
   39518:	add	r0, sp, #8
   3951c:	bl	38f98 <__assert_fail@plt+0x27cac>
   39520:	mov	r1, sl
   39524:	mov	r9, r0
   39528:	add	r0, sp, #8
   3952c:	bl	38f98 <__assert_fail@plt+0x27cac>
   39530:	ldr	r8, [r5]
   39534:	ldr	r2, [sp, #8]
   39538:	ldr	r1, [sp, #12]
   3953c:	orr	r9, r9, r0
   39540:	b	3938c <__assert_fail@plt+0x280a0>
   39544:	mov	fp, #4
   39548:	mov	r9, #0
   3954c:	add	r8, sp, #8
   39550:	mov	r1, sl
   39554:	mov	r0, r8
   39558:	bl	38f98 <__assert_fail@plt+0x27cac>
   3955c:	subs	fp, fp, #1
   39560:	orr	r9, r9, r0
   39564:	bne	39550 <__assert_fail@plt+0x28264>
   39568:	b	39410 <__assert_fail@plt+0x28124>
   3956c:	ldrd	r2, [sp, #8]
   39570:	orr	r4, r4, #2
   39574:	strd	r2, [r6]
   39578:	b	3909c <__assert_fail@plt+0x27db0>
   3957c:	ldrb	r7, [r8, #2]
   39580:	mov	sl, #1024	; 0x400
   39584:	cmp	r7, #66	; 0x42
   39588:	movne	r7, #1
   3958c:	moveq	r7, #3
   39590:	b	39240 <__assert_fail@plt+0x27f54>
   39594:	mvn	r1, #0
   39598:	mvn	r0, #0
   3959c:	mvn	r2, #0
   395a0:	strd	r0, [sp, #8]
   395a4:	mov	r9, #1
   395a8:	mov	r1, r2
   395ac:	b	3938c <__assert_fail@plt+0x280a0>
   395b0:	ldr	r3, [pc, #20]	; 395cc <__assert_fail@plt+0x282e0>
   395b4:	mov	r2, #85	; 0x55
   395b8:	ldr	r1, [pc, #16]	; 395d0 <__assert_fail@plt+0x282e4>
   395bc:	ldr	r0, [pc, #16]	; 395d4 <__assert_fail@plt+0x282e8>
   395c0:	bl	112ec <__assert_fail@plt>
   395c4:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   395c8:	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   395cc:	ldrdeq	sp, [r3], -r8
   395d0:	andeq	sp, r3, r4, ror #27
   395d4:	strdeq	sp, [r3], -r4
   395d8:	cmp	r1, #0
   395dc:	cmpne	r0, #0
   395e0:	moveq	r1, #1
   395e4:	moveq	r0, r1
   395e8:	umull	r2, r3, r0, r1
   395ec:	adds	r3, r3, #0
   395f0:	movne	r3, #1
   395f4:	cmp	r2, #0
   395f8:	blt	39608 <__assert_fail@plt+0x2831c>
   395fc:	cmp	r3, #0
   39600:	bne	39608 <__assert_fail@plt+0x2831c>
   39604:	b	10fd4 <calloc@plt>
   39608:	push	{r4, lr}
   3960c:	bl	111c0 <__errno_location@plt>
   39610:	mov	r3, #12
   39614:	str	r3, [r0]
   39618:	mov	r0, #0
   3961c:	pop	{r4, pc}
   39620:	cmp	r0, #0
   39624:	moveq	r0, #1
   39628:	cmp	r0, #0
   3962c:	blt	39634 <__assert_fail@plt+0x28348>
   39630:	b	1113c <malloc@plt>
   39634:	push	{r4, lr}
   39638:	bl	111c0 <__errno_location@plt>
   3963c:	mov	r3, #12
   39640:	str	r3, [r0]
   39644:	mov	r0, #0
   39648:	pop	{r4, pc}
   3964c:	cmp	r0, #0
   39650:	beq	39674 <__assert_fail@plt+0x28388>
   39654:	cmp	r1, #0
   39658:	push	{lr}		; (str lr, [sp, #-4]!)
   3965c:	sub	sp, sp, #12
   39660:	beq	3967c <__assert_fail@plt+0x28390>
   39664:	blt	39694 <__assert_fail@plt+0x283a8>
   39668:	add	sp, sp, #12
   3966c:	pop	{lr}		; (ldr lr, [sp], #4)
   39670:	b	110ac <realloc@plt>
   39674:	mov	r0, r1
   39678:	b	39620 <__assert_fail@plt+0x28334>
   3967c:	str	r1, [sp, #4]
   39680:	bl	35760 <__assert_fail@plt+0x24474>
   39684:	ldr	r3, [sp, #4]
   39688:	mov	r0, r3
   3968c:	add	sp, sp, #12
   39690:	pop	{pc}		; (ldr pc, [sp], #4)
   39694:	bl	111c0 <__errno_location@plt>
   39698:	mov	r2, #12
   3969c:	mov	r3, #0
   396a0:	str	r2, [r0]
   396a4:	b	39688 <__assert_fail@plt+0x2839c>
   396a8:	push	{r4, r5, r6, lr}
   396ac:	mov	r4, r0
   396b0:	bl	1110c <__fpending@plt>
   396b4:	ldr	r5, [r4]
   396b8:	and	r5, r5, #32
   396bc:	mov	r6, r0
   396c0:	mov	r0, r4
   396c4:	bl	355c8 <__assert_fail@plt+0x242dc>
   396c8:	cmp	r5, #0
   396cc:	mov	r4, r0
   396d0:	bne	396f0 <__assert_fail@plt+0x28404>
   396d4:	cmp	r0, #0
   396d8:	beq	396e8 <__assert_fail@plt+0x283fc>
   396dc:	cmp	r6, #0
   396e0:	beq	3970c <__assert_fail@plt+0x28420>
   396e4:	mvn	r4, #0
   396e8:	mov	r0, r4
   396ec:	pop	{r4, r5, r6, pc}
   396f0:	cmp	r0, #0
   396f4:	bne	396e4 <__assert_fail@plt+0x283f8>
   396f8:	bl	111c0 <__errno_location@plt>
   396fc:	str	r4, [r0]
   39700:	mvn	r4, #0
   39704:	mov	r0, r4
   39708:	pop	{r4, r5, r6, pc}
   3970c:	bl	111c0 <__errno_location@plt>
   39710:	ldr	r4, [r0]
   39714:	subs	r4, r4, #9
   39718:	mvnne	r4, #0
   3971c:	mov	r0, r4
   39720:	pop	{r4, r5, r6, pc}
   39724:	push	{r1, r2, r3}
   39728:	push	{r4, r5, r6, r7, lr}
   3972c:	sub	sp, sp, #8
   39730:	add	r3, sp, #32
   39734:	ldr	r1, [sp, #28]
   39738:	str	r3, [sp, #4]
   3973c:	cmp	r1, #0
   39740:	beq	397d8 <__assert_fail@plt+0x284ec>
   39744:	ldr	r2, [pc, #412]	; 398e8 <__assert_fail@plt+0x285fc>
   39748:	mov	r5, r0
   3974c:	cmp	r1, r2
   39750:	bne	3979c <__assert_fail@plt+0x284b0>
   39754:	ldr	r6, [pc, #400]	; 398ec <__assert_fail@plt+0x28600>
   39758:	ldr	r7, [r3]
   3975c:	add	r2, sp, #36	; 0x24
   39760:	ldr	r3, [r6]
   39764:	str	r2, [sp, #4]
   39768:	cmp	r3, #0
   3976c:	mov	r2, r7
   39770:	blt	3989c <__assert_fail@plt+0x285b0>
   39774:	bl	11238 <fcntl64@plt>
   39778:	subs	r4, r0, #0
   3977c:	blt	39820 <__assert_fail@plt+0x28534>
   39780:	mov	r3, #1
   39784:	str	r3, [r6]
   39788:	mov	r0, r4
   3978c:	add	sp, sp, #8
   39790:	pop	{r4, r5, r6, r7, lr}
   39794:	add	sp, sp, #12
   39798:	bx	lr
   3979c:	cmp	r1, #11
   397a0:	beq	397c8 <__assert_fail@plt+0x284dc>
   397a4:	bgt	397e8 <__assert_fail@plt+0x284fc>
   397a8:	cmp	r1, #3
   397ac:	beq	397c8 <__assert_fail@plt+0x284dc>
   397b0:	ble	398dc <__assert_fail@plt+0x285f0>
   397b4:	cmp	r1, #8
   397b8:	beq	39808 <__assert_fail@plt+0x2851c>
   397bc:	ble	39808 <__assert_fail@plt+0x2851c>
   397c0:	cmp	r1, #9
   397c4:	bne	39808 <__assert_fail@plt+0x2851c>
   397c8:	mov	r0, r5
   397cc:	bl	11238 <fcntl64@plt>
   397d0:	mov	r4, r0
   397d4:	b	39788 <__assert_fail@plt+0x2849c>
   397d8:	ldr	r2, [sp, #32]
   397dc:	bl	11238 <fcntl64@plt>
   397e0:	mov	r4, r0
   397e4:	b	39788 <__assert_fail@plt+0x2849c>
   397e8:	ldr	r3, [pc, #256]	; 398f0 <__assert_fail@plt+0x28604>
   397ec:	cmp	r1, r3
   397f0:	bgt	398bc <__assert_fail@plt+0x285d0>
   397f4:	cmp	r1, r2
   397f8:	bge	39808 <__assert_fail@plt+0x2851c>
   397fc:	sub	r3, r3, #6
   39800:	cmp	r1, r3
   39804:	beq	397c8 <__assert_fail@plt+0x284dc>
   39808:	ldr	r3, [sp, #4]
   3980c:	mov	r0, r5
   39810:	ldr	r2, [r3]
   39814:	bl	11238 <fcntl64@plt>
   39818:	mov	r4, r0
   3981c:	b	39788 <__assert_fail@plt+0x2849c>
   39820:	bl	111c0 <__errno_location@plt>
   39824:	ldr	r3, [r0]
   39828:	cmp	r3, #22
   3982c:	bne	39780 <__assert_fail@plt+0x28494>
   39830:	mov	r2, r7
   39834:	mov	r0, r5
   39838:	mov	r1, #0
   3983c:	bl	11238 <fcntl64@plt>
   39840:	subs	r4, r0, #0
   39844:	blt	39788 <__assert_fail@plt+0x2849c>
   39848:	mvn	r3, #0
   3984c:	str	r3, [r6]
   39850:	mov	r1, #1
   39854:	mov	r0, r4
   39858:	bl	11238 <fcntl64@plt>
   3985c:	subs	r2, r0, #0
   39860:	blt	3987c <__assert_fail@plt+0x28590>
   39864:	orr	r2, r2, #1
   39868:	mov	r1, #2
   3986c:	mov	r0, r4
   39870:	bl	11238 <fcntl64@plt>
   39874:	cmn	r0, #1
   39878:	bne	39788 <__assert_fail@plt+0x2849c>
   3987c:	bl	111c0 <__errno_location@plt>
   39880:	mov	r5, r0
   39884:	mov	r0, r4
   39888:	ldr	r6, [r5]
   3988c:	mvn	r4, #0
   39890:	bl	112d4 <close@plt>
   39894:	str	r6, [r5]
   39898:	b	39788 <__assert_fail@plt+0x2849c>
   3989c:	mov	r1, #0
   398a0:	bl	11238 <fcntl64@plt>
   398a4:	subs	r4, r0, #0
   398a8:	blt	39788 <__assert_fail@plt+0x2849c>
   398ac:	ldr	r3, [r6]
   398b0:	cmn	r3, #1
   398b4:	beq	39850 <__assert_fail@plt+0x28564>
   398b8:	b	39788 <__assert_fail@plt+0x2849c>
   398bc:	ldr	r3, [pc, #48]	; 398f4 <__assert_fail@plt+0x28608>
   398c0:	cmp	r1, r3
   398c4:	beq	39808 <__assert_fail@plt+0x2851c>
   398c8:	blt	397c8 <__assert_fail@plt+0x284dc>
   398cc:	add	r3, r3, #1
   398d0:	cmp	r1, r3
   398d4:	bne	39808 <__assert_fail@plt+0x2851c>
   398d8:	b	397c8 <__assert_fail@plt+0x284dc>
   398dc:	cmp	r1, #1
   398e0:	bne	39808 <__assert_fail@plt+0x2851c>
   398e4:	b	397c8 <__assert_fail@plt+0x284dc>
   398e8:	andeq	r0, r0, r6, lsl #8
   398ec:	andeq	lr, r4, ip, lsl #6
   398f0:	andeq	r0, r0, r7, lsl #8
   398f4:	andeq	r0, r0, r9, lsl #8
   398f8:	push	{r4, lr}
   398fc:	mov	r0, #14
   39900:	bl	11268 <nl_langinfo@plt>
   39904:	cmp	r0, #0
   39908:	beq	39920 <__assert_fail@plt+0x28634>
   3990c:	ldrb	r2, [r0]
   39910:	ldr	r3, [pc, #16]	; 39928 <__assert_fail@plt+0x2863c>
   39914:	cmp	r2, #0
   39918:	moveq	r0, r3
   3991c:	pop	{r4, pc}
   39920:	ldr	r0, [pc]	; 39928 <__assert_fail@plt+0x2863c>
   39924:	pop	{r4, pc}
   39928:	andeq	sp, r3, ip, lsl lr
   3992c:	push	{r4, r5, r6, r7, lr}
   39930:	subs	r6, r0, #0
   39934:	sub	sp, sp, #12
   39938:	addeq	r6, sp, #4
   3993c:	mov	r0, r6
   39940:	mov	r5, r2
   39944:	mov	r7, r1
   39948:	bl	11118 <mbrtowc@plt>
   3994c:	cmp	r5, #0
   39950:	cmnne	r0, #3
   39954:	mov	r4, r0
   39958:	bls	39974 <__assert_fail@plt+0x28688>
   3995c:	mov	r0, #0
   39960:	bl	399cc <__assert_fail@plt+0x286e0>
   39964:	cmp	r0, #0
   39968:	moveq	r4, #1
   3996c:	ldrbeq	r3, [r7]
   39970:	streq	r3, [r6]
   39974:	mov	r0, r4
   39978:	add	sp, sp, #12
   3997c:	pop	{r4, r5, r6, r7, pc}
   39980:	push	{r4, r5, r6, lr}
   39984:	subs	r4, r2, #0
   39988:	mov	r6, r0
   3998c:	mov	r5, r1
   39990:	beq	399bc <__assert_fail@plt+0x286d0>
   39994:	mov	r1, r4
   39998:	mvn	r0, #0
   3999c:	bl	39ac0 <__assert_fail@plt+0x287d4>
   399a0:	cmp	r0, r5
   399a4:	bcs	399bc <__assert_fail@plt+0x286d0>
   399a8:	bl	111c0 <__errno_location@plt>
   399ac:	mov	r3, #12
   399b0:	str	r3, [r0]
   399b4:	mov	r0, #0
   399b8:	pop	{r4, r5, r6, pc}
   399bc:	mul	r1, r5, r4
   399c0:	mov	r0, r6
   399c4:	pop	{r4, r5, r6, lr}
   399c8:	b	3964c <__assert_fail@plt+0x28360>
   399cc:	push	{lr}		; (str lr, [sp, #-4]!)
   399d0:	sub	sp, sp, #268	; 0x10c
   399d4:	add	r1, sp, #4
   399d8:	ldr	r2, [pc, #60]	; 39a1c <__assert_fail@plt+0x28730>
   399dc:	bl	39a28 <__assert_fail@plt+0x2873c>
   399e0:	cmp	r0, #0
   399e4:	movne	r0, #0
   399e8:	bne	39a14 <__assert_fail@plt+0x28728>
   399ec:	ldr	r1, [pc, #44]	; 39a20 <__assert_fail@plt+0x28734>
   399f0:	add	r0, sp, #4
   399f4:	bl	11004 <strcmp@plt>
   399f8:	cmp	r0, #0
   399fc:	beq	39a14 <__assert_fail@plt+0x28728>
   39a00:	add	r0, sp, #4
   39a04:	ldr	r1, [pc, #24]	; 39a24 <__assert_fail@plt+0x28738>
   39a08:	bl	11004 <strcmp@plt>
   39a0c:	adds	r0, r0, #0
   39a10:	movne	r0, #1
   39a14:	add	sp, sp, #268	; 0x10c
   39a18:	pop	{pc}		; (ldr pc, [sp], #4)
   39a1c:	andeq	r0, r0, r1, lsl #2
   39a20:	andeq	sp, r3, r4, lsr #28
   39a24:	andeq	sp, r3, r8, lsr #28
   39a28:	push	{r4, r5, r6, lr}
   39a2c:	mov	r5, r1
   39a30:	mov	r1, #0
   39a34:	mov	r4, r2
   39a38:	bl	11250 <setlocale@plt>
   39a3c:	subs	r6, r0, #0
   39a40:	beq	39a9c <__assert_fail@plt+0x287b0>
   39a44:	bl	111a8 <strlen@plt>
   39a48:	cmp	r4, r0
   39a4c:	bhi	39a84 <__assert_fail@plt+0x28798>
   39a50:	cmp	r4, #0
   39a54:	bne	39a60 <__assert_fail@plt+0x28774>
   39a58:	mov	r0, #34	; 0x22
   39a5c:	pop	{r4, r5, r6, pc}
   39a60:	sub	r4, r4, #1
   39a64:	mov	r1, r6
   39a68:	mov	r2, r4
   39a6c:	mov	r0, r5
   39a70:	bl	11058 <memcpy@plt>
   39a74:	mov	r3, #0
   39a78:	strb	r3, [r5, r4]
   39a7c:	mov	r0, #34	; 0x22
   39a80:	pop	{r4, r5, r6, pc}
   39a84:	add	r2, r0, #1
   39a88:	mov	r1, r6
   39a8c:	mov	r0, r5
   39a90:	bl	11058 <memcpy@plt>
   39a94:	mov	r0, #0
   39a98:	pop	{r4, r5, r6, pc}
   39a9c:	cmp	r4, #0
   39aa0:	beq	39ab0 <__assert_fail@plt+0x287c4>
   39aa4:	strb	r6, [r5]
   39aa8:	mov	r0, #22
   39aac:	pop	{r4, r5, r6, pc}
   39ab0:	mov	r0, #22
   39ab4:	pop	{r4, r5, r6, pc}
   39ab8:	mov	r1, #0
   39abc:	b	11250 <setlocale@plt>
   39ac0:	subs	r2, r1, #1
   39ac4:	bxeq	lr
   39ac8:	bcc	39ca0 <__assert_fail@plt+0x289b4>
   39acc:	cmp	r0, r1
   39ad0:	bls	39c84 <__assert_fail@plt+0x28998>
   39ad4:	tst	r1, r2
   39ad8:	beq	39c90 <__assert_fail@plt+0x289a4>
   39adc:	clz	r3, r0
   39ae0:	clz	r2, r1
   39ae4:	sub	r3, r2, r3
   39ae8:	rsbs	r3, r3, #31
   39aec:	addne	r3, r3, r3, lsl #1
   39af0:	mov	r2, #0
   39af4:	addne	pc, pc, r3, lsl #2
   39af8:	nop			; (mov r0, r0)
   39afc:	cmp	r0, r1, lsl #31
   39b00:	adc	r2, r2, r2
   39b04:	subcs	r0, r0, r1, lsl #31
   39b08:	cmp	r0, r1, lsl #30
   39b0c:	adc	r2, r2, r2
   39b10:	subcs	r0, r0, r1, lsl #30
   39b14:	cmp	r0, r1, lsl #29
   39b18:	adc	r2, r2, r2
   39b1c:	subcs	r0, r0, r1, lsl #29
   39b20:	cmp	r0, r1, lsl #28
   39b24:	adc	r2, r2, r2
   39b28:	subcs	r0, r0, r1, lsl #28
   39b2c:	cmp	r0, r1, lsl #27
   39b30:	adc	r2, r2, r2
   39b34:	subcs	r0, r0, r1, lsl #27
   39b38:	cmp	r0, r1, lsl #26
   39b3c:	adc	r2, r2, r2
   39b40:	subcs	r0, r0, r1, lsl #26
   39b44:	cmp	r0, r1, lsl #25
   39b48:	adc	r2, r2, r2
   39b4c:	subcs	r0, r0, r1, lsl #25
   39b50:	cmp	r0, r1, lsl #24
   39b54:	adc	r2, r2, r2
   39b58:	subcs	r0, r0, r1, lsl #24
   39b5c:	cmp	r0, r1, lsl #23
   39b60:	adc	r2, r2, r2
   39b64:	subcs	r0, r0, r1, lsl #23
   39b68:	cmp	r0, r1, lsl #22
   39b6c:	adc	r2, r2, r2
   39b70:	subcs	r0, r0, r1, lsl #22
   39b74:	cmp	r0, r1, lsl #21
   39b78:	adc	r2, r2, r2
   39b7c:	subcs	r0, r0, r1, lsl #21
   39b80:	cmp	r0, r1, lsl #20
   39b84:	adc	r2, r2, r2
   39b88:	subcs	r0, r0, r1, lsl #20
   39b8c:	cmp	r0, r1, lsl #19
   39b90:	adc	r2, r2, r2
   39b94:	subcs	r0, r0, r1, lsl #19
   39b98:	cmp	r0, r1, lsl #18
   39b9c:	adc	r2, r2, r2
   39ba0:	subcs	r0, r0, r1, lsl #18
   39ba4:	cmp	r0, r1, lsl #17
   39ba8:	adc	r2, r2, r2
   39bac:	subcs	r0, r0, r1, lsl #17
   39bb0:	cmp	r0, r1, lsl #16
   39bb4:	adc	r2, r2, r2
   39bb8:	subcs	r0, r0, r1, lsl #16
   39bbc:	cmp	r0, r1, lsl #15
   39bc0:	adc	r2, r2, r2
   39bc4:	subcs	r0, r0, r1, lsl #15
   39bc8:	cmp	r0, r1, lsl #14
   39bcc:	adc	r2, r2, r2
   39bd0:	subcs	r0, r0, r1, lsl #14
   39bd4:	cmp	r0, r1, lsl #13
   39bd8:	adc	r2, r2, r2
   39bdc:	subcs	r0, r0, r1, lsl #13
   39be0:	cmp	r0, r1, lsl #12
   39be4:	adc	r2, r2, r2
   39be8:	subcs	r0, r0, r1, lsl #12
   39bec:	cmp	r0, r1, lsl #11
   39bf0:	adc	r2, r2, r2
   39bf4:	subcs	r0, r0, r1, lsl #11
   39bf8:	cmp	r0, r1, lsl #10
   39bfc:	adc	r2, r2, r2
   39c00:	subcs	r0, r0, r1, lsl #10
   39c04:	cmp	r0, r1, lsl #9
   39c08:	adc	r2, r2, r2
   39c0c:	subcs	r0, r0, r1, lsl #9
   39c10:	cmp	r0, r1, lsl #8
   39c14:	adc	r2, r2, r2
   39c18:	subcs	r0, r0, r1, lsl #8
   39c1c:	cmp	r0, r1, lsl #7
   39c20:	adc	r2, r2, r2
   39c24:	subcs	r0, r0, r1, lsl #7
   39c28:	cmp	r0, r1, lsl #6
   39c2c:	adc	r2, r2, r2
   39c30:	subcs	r0, r0, r1, lsl #6
   39c34:	cmp	r0, r1, lsl #5
   39c38:	adc	r2, r2, r2
   39c3c:	subcs	r0, r0, r1, lsl #5
   39c40:	cmp	r0, r1, lsl #4
   39c44:	adc	r2, r2, r2
   39c48:	subcs	r0, r0, r1, lsl #4
   39c4c:	cmp	r0, r1, lsl #3
   39c50:	adc	r2, r2, r2
   39c54:	subcs	r0, r0, r1, lsl #3
   39c58:	cmp	r0, r1, lsl #2
   39c5c:	adc	r2, r2, r2
   39c60:	subcs	r0, r0, r1, lsl #2
   39c64:	cmp	r0, r1, lsl #1
   39c68:	adc	r2, r2, r2
   39c6c:	subcs	r0, r0, r1, lsl #1
   39c70:	cmp	r0, r1
   39c74:	adc	r2, r2, r2
   39c78:	subcs	r0, r0, r1
   39c7c:	mov	r0, r2
   39c80:	bx	lr
   39c84:	moveq	r0, #1
   39c88:	movne	r0, #0
   39c8c:	bx	lr
   39c90:	clz	r2, r1
   39c94:	rsb	r2, r2, #31
   39c98:	lsr	r0, r0, r2
   39c9c:	bx	lr
   39ca0:	cmp	r0, #0
   39ca4:	mvnne	r0, #0
   39ca8:	b	3a300 <__assert_fail@plt+0x29014>
   39cac:	cmp	r1, #0
   39cb0:	beq	39ca0 <__assert_fail@plt+0x289b4>
   39cb4:	push	{r0, r1, lr}
   39cb8:	bl	39ac0 <__assert_fail@plt+0x287d4>
   39cbc:	pop	{r1, r2, lr}
   39cc0:	mul	r3, r2, r0
   39cc4:	sub	r1, r1, r3
   39cc8:	bx	lr
   39ccc:	cmp	r1, #0
   39cd0:	beq	39edc <__assert_fail@plt+0x28bf0>
   39cd4:	eor	ip, r0, r1
   39cd8:	rsbmi	r1, r1, #0
   39cdc:	subs	r2, r1, #1
   39ce0:	beq	39ea8 <__assert_fail@plt+0x28bbc>
   39ce4:	movs	r3, r0
   39ce8:	rsbmi	r3, r0, #0
   39cec:	cmp	r3, r1
   39cf0:	bls	39eb4 <__assert_fail@plt+0x28bc8>
   39cf4:	tst	r1, r2
   39cf8:	beq	39ec4 <__assert_fail@plt+0x28bd8>
   39cfc:	clz	r2, r3
   39d00:	clz	r0, r1
   39d04:	sub	r2, r0, r2
   39d08:	rsbs	r2, r2, #31
   39d0c:	addne	r2, r2, r2, lsl #1
   39d10:	mov	r0, #0
   39d14:	addne	pc, pc, r2, lsl #2
   39d18:	nop			; (mov r0, r0)
   39d1c:	cmp	r3, r1, lsl #31
   39d20:	adc	r0, r0, r0
   39d24:	subcs	r3, r3, r1, lsl #31
   39d28:	cmp	r3, r1, lsl #30
   39d2c:	adc	r0, r0, r0
   39d30:	subcs	r3, r3, r1, lsl #30
   39d34:	cmp	r3, r1, lsl #29
   39d38:	adc	r0, r0, r0
   39d3c:	subcs	r3, r3, r1, lsl #29
   39d40:	cmp	r3, r1, lsl #28
   39d44:	adc	r0, r0, r0
   39d48:	subcs	r3, r3, r1, lsl #28
   39d4c:	cmp	r3, r1, lsl #27
   39d50:	adc	r0, r0, r0
   39d54:	subcs	r3, r3, r1, lsl #27
   39d58:	cmp	r3, r1, lsl #26
   39d5c:	adc	r0, r0, r0
   39d60:	subcs	r3, r3, r1, lsl #26
   39d64:	cmp	r3, r1, lsl #25
   39d68:	adc	r0, r0, r0
   39d6c:	subcs	r3, r3, r1, lsl #25
   39d70:	cmp	r3, r1, lsl #24
   39d74:	adc	r0, r0, r0
   39d78:	subcs	r3, r3, r1, lsl #24
   39d7c:	cmp	r3, r1, lsl #23
   39d80:	adc	r0, r0, r0
   39d84:	subcs	r3, r3, r1, lsl #23
   39d88:	cmp	r3, r1, lsl #22
   39d8c:	adc	r0, r0, r0
   39d90:	subcs	r3, r3, r1, lsl #22
   39d94:	cmp	r3, r1, lsl #21
   39d98:	adc	r0, r0, r0
   39d9c:	subcs	r3, r3, r1, lsl #21
   39da0:	cmp	r3, r1, lsl #20
   39da4:	adc	r0, r0, r0
   39da8:	subcs	r3, r3, r1, lsl #20
   39dac:	cmp	r3, r1, lsl #19
   39db0:	adc	r0, r0, r0
   39db4:	subcs	r3, r3, r1, lsl #19
   39db8:	cmp	r3, r1, lsl #18
   39dbc:	adc	r0, r0, r0
   39dc0:	subcs	r3, r3, r1, lsl #18
   39dc4:	cmp	r3, r1, lsl #17
   39dc8:	adc	r0, r0, r0
   39dcc:	subcs	r3, r3, r1, lsl #17
   39dd0:	cmp	r3, r1, lsl #16
   39dd4:	adc	r0, r0, r0
   39dd8:	subcs	r3, r3, r1, lsl #16
   39ddc:	cmp	r3, r1, lsl #15
   39de0:	adc	r0, r0, r0
   39de4:	subcs	r3, r3, r1, lsl #15
   39de8:	cmp	r3, r1, lsl #14
   39dec:	adc	r0, r0, r0
   39df0:	subcs	r3, r3, r1, lsl #14
   39df4:	cmp	r3, r1, lsl #13
   39df8:	adc	r0, r0, r0
   39dfc:	subcs	r3, r3, r1, lsl #13
   39e00:	cmp	r3, r1, lsl #12
   39e04:	adc	r0, r0, r0
   39e08:	subcs	r3, r3, r1, lsl #12
   39e0c:	cmp	r3, r1, lsl #11
   39e10:	adc	r0, r0, r0
   39e14:	subcs	r3, r3, r1, lsl #11
   39e18:	cmp	r3, r1, lsl #10
   39e1c:	adc	r0, r0, r0
   39e20:	subcs	r3, r3, r1, lsl #10
   39e24:	cmp	r3, r1, lsl #9
   39e28:	adc	r0, r0, r0
   39e2c:	subcs	r3, r3, r1, lsl #9
   39e30:	cmp	r3, r1, lsl #8
   39e34:	adc	r0, r0, r0
   39e38:	subcs	r3, r3, r1, lsl #8
   39e3c:	cmp	r3, r1, lsl #7
   39e40:	adc	r0, r0, r0
   39e44:	subcs	r3, r3, r1, lsl #7
   39e48:	cmp	r3, r1, lsl #6
   39e4c:	adc	r0, r0, r0
   39e50:	subcs	r3, r3, r1, lsl #6
   39e54:	cmp	r3, r1, lsl #5
   39e58:	adc	r0, r0, r0
   39e5c:	subcs	r3, r3, r1, lsl #5
   39e60:	cmp	r3, r1, lsl #4
   39e64:	adc	r0, r0, r0
   39e68:	subcs	r3, r3, r1, lsl #4
   39e6c:	cmp	r3, r1, lsl #3
   39e70:	adc	r0, r0, r0
   39e74:	subcs	r3, r3, r1, lsl #3
   39e78:	cmp	r3, r1, lsl #2
   39e7c:	adc	r0, r0, r0
   39e80:	subcs	r3, r3, r1, lsl #2
   39e84:	cmp	r3, r1, lsl #1
   39e88:	adc	r0, r0, r0
   39e8c:	subcs	r3, r3, r1, lsl #1
   39e90:	cmp	r3, r1
   39e94:	adc	r0, r0, r0
   39e98:	subcs	r3, r3, r1
   39e9c:	cmp	ip, #0
   39ea0:	rsbmi	r0, r0, #0
   39ea4:	bx	lr
   39ea8:	teq	ip, r0
   39eac:	rsbmi	r0, r0, #0
   39eb0:	bx	lr
   39eb4:	movcc	r0, #0
   39eb8:	asreq	r0, ip, #31
   39ebc:	orreq	r0, r0, #1
   39ec0:	bx	lr
   39ec4:	clz	r2, r1
   39ec8:	rsb	r2, r2, #31
   39ecc:	cmp	ip, #0
   39ed0:	lsr	r0, r3, r2
   39ed4:	rsbmi	r0, r0, #0
   39ed8:	bx	lr
   39edc:	cmp	r0, #0
   39ee0:	mvngt	r0, #-2147483648	; 0x80000000
   39ee4:	movlt	r0, #-2147483648	; 0x80000000
   39ee8:	b	3a300 <__assert_fail@plt+0x29014>
   39eec:	cmp	r1, #0
   39ef0:	beq	39edc <__assert_fail@plt+0x28bf0>
   39ef4:	push	{r0, r1, lr}
   39ef8:	bl	39cd4 <__assert_fail@plt+0x289e8>
   39efc:	pop	{r1, r2, lr}
   39f00:	mul	r3, r2, r0
   39f04:	sub	r1, r1, r3
   39f08:	bx	lr
   39f0c:	eor	r1, r1, #-2147483648	; 0x80000000
   39f10:	b	39f18 <__assert_fail@plt+0x28c2c>
   39f14:	eor	r3, r3, #-2147483648	; 0x80000000
   39f18:	push	{r4, r5, lr}
   39f1c:	lsl	r4, r1, #1
   39f20:	lsl	r5, r3, #1
   39f24:	teq	r4, r5
   39f28:	teqeq	r0, r2
   39f2c:	orrsne	ip, r4, r0
   39f30:	orrsne	ip, r5, r2
   39f34:	mvnsne	ip, r4, asr #21
   39f38:	mvnsne	ip, r5, asr #21
   39f3c:	beq	3a128 <__assert_fail@plt+0x28e3c>
   39f40:	lsr	r4, r4, #21
   39f44:	rsbs	r5, r4, r5, lsr #21
   39f48:	rsblt	r5, r5, #0
   39f4c:	ble	39f6c <__assert_fail@plt+0x28c80>
   39f50:	add	r4, r4, r5
   39f54:	eor	r2, r0, r2
   39f58:	eor	r3, r1, r3
   39f5c:	eor	r0, r2, r0
   39f60:	eor	r1, r3, r1
   39f64:	eor	r2, r0, r2
   39f68:	eor	r3, r1, r3
   39f6c:	cmp	r5, #54	; 0x36
   39f70:	pophi	{r4, r5, pc}
   39f74:	tst	r1, #-2147483648	; 0x80000000
   39f78:	lsl	r1, r1, #12
   39f7c:	mov	ip, #1048576	; 0x100000
   39f80:	orr	r1, ip, r1, lsr #12
   39f84:	beq	39f90 <__assert_fail@plt+0x28ca4>
   39f88:	rsbs	r0, r0, #0
   39f8c:	rsc	r1, r1, #0
   39f90:	tst	r3, #-2147483648	; 0x80000000
   39f94:	lsl	r3, r3, #12
   39f98:	orr	r3, ip, r3, lsr #12
   39f9c:	beq	39fa8 <__assert_fail@plt+0x28cbc>
   39fa0:	rsbs	r2, r2, #0
   39fa4:	rsc	r3, r3, #0
   39fa8:	teq	r4, r5
   39fac:	beq	3a110 <__assert_fail@plt+0x28e24>
   39fb0:	sub	r4, r4, #1
   39fb4:	rsbs	lr, r5, #32
   39fb8:	blt	39fd4 <__assert_fail@plt+0x28ce8>
   39fbc:	lsl	ip, r2, lr
   39fc0:	adds	r0, r0, r2, lsr r5
   39fc4:	adc	r1, r1, #0
   39fc8:	adds	r0, r0, r3, lsl lr
   39fcc:	adcs	r1, r1, r3, asr r5
   39fd0:	b	39ff0 <__assert_fail@plt+0x28d04>
   39fd4:	sub	r5, r5, #32
   39fd8:	add	lr, lr, #32
   39fdc:	cmp	r2, #1
   39fe0:	lsl	ip, r3, lr
   39fe4:	orrcs	ip, ip, #2
   39fe8:	adds	r0, r0, r3, asr r5
   39fec:	adcs	r1, r1, r3, asr #31
   39ff0:	and	r5, r1, #-2147483648	; 0x80000000
   39ff4:	bpl	3a004 <__assert_fail@plt+0x28d18>
   39ff8:	rsbs	ip, ip, #0
   39ffc:	rscs	r0, r0, #0
   3a000:	rsc	r1, r1, #0
   3a004:	cmp	r1, #1048576	; 0x100000
   3a008:	bcc	3a048 <__assert_fail@plt+0x28d5c>
   3a00c:	cmp	r1, #2097152	; 0x200000
   3a010:	bcc	3a030 <__assert_fail@plt+0x28d44>
   3a014:	lsrs	r1, r1, #1
   3a018:	rrxs	r0, r0
   3a01c:	rrx	ip, ip
   3a020:	add	r4, r4, #1
   3a024:	lsl	r2, r4, #21
   3a028:	cmn	r2, #4194304	; 0x400000
   3a02c:	bcs	3a188 <__assert_fail@plt+0x28e9c>
   3a030:	cmp	ip, #-2147483648	; 0x80000000
   3a034:	lsrseq	ip, r0, #1
   3a038:	adcs	r0, r0, #0
   3a03c:	adc	r1, r1, r4, lsl #20
   3a040:	orr	r1, r1, r5
   3a044:	pop	{r4, r5, pc}
   3a048:	lsls	ip, ip, #1
   3a04c:	adcs	r0, r0, r0
   3a050:	adc	r1, r1, r1
   3a054:	tst	r1, #1048576	; 0x100000
   3a058:	sub	r4, r4, #1
   3a05c:	bne	3a030 <__assert_fail@plt+0x28d44>
   3a060:	teq	r1, #0
   3a064:	moveq	r1, r0
   3a068:	moveq	r0, #0
   3a06c:	clz	r3, r1
   3a070:	addeq	r3, r3, #32
   3a074:	sub	r3, r3, #11
   3a078:	subs	r2, r3, #32
   3a07c:	bge	3a0a0 <__assert_fail@plt+0x28db4>
   3a080:	adds	r2, r2, #12
   3a084:	ble	3a09c <__assert_fail@plt+0x28db0>
   3a088:	add	ip, r2, #20
   3a08c:	rsb	r2, r2, #12
   3a090:	lsl	r0, r1, ip
   3a094:	lsr	r1, r1, r2
   3a098:	b	3a0b0 <__assert_fail@plt+0x28dc4>
   3a09c:	add	r2, r2, #20
   3a0a0:	rsble	ip, r2, #32
   3a0a4:	lsl	r1, r1, r2
   3a0a8:	orrle	r1, r1, r0, lsr ip
   3a0ac:	lslle	r0, r0, r2
   3a0b0:	subs	r4, r4, r3
   3a0b4:	addge	r1, r1, r4, lsl #20
   3a0b8:	orrge	r1, r1, r5
   3a0bc:	popge	{r4, r5, pc}
   3a0c0:	mvn	r4, r4
   3a0c4:	subs	r4, r4, #31
   3a0c8:	bge	3a104 <__assert_fail@plt+0x28e18>
   3a0cc:	adds	r4, r4, #12
   3a0d0:	bgt	3a0ec <__assert_fail@plt+0x28e00>
   3a0d4:	add	r4, r4, #20
   3a0d8:	rsb	r2, r4, #32
   3a0dc:	lsr	r0, r0, r4
   3a0e0:	orr	r0, r0, r1, lsl r2
   3a0e4:	orr	r1, r5, r1, lsr r4
   3a0e8:	pop	{r4, r5, pc}
   3a0ec:	rsb	r4, r4, #12
   3a0f0:	rsb	r2, r4, #32
   3a0f4:	lsr	r0, r0, r2
   3a0f8:	orr	r0, r0, r1, lsl r4
   3a0fc:	mov	r1, r5
   3a100:	pop	{r4, r5, pc}
   3a104:	lsr	r0, r1, r4
   3a108:	mov	r1, r5
   3a10c:	pop	{r4, r5, pc}
   3a110:	teq	r4, #0
   3a114:	eor	r3, r3, #1048576	; 0x100000
   3a118:	eoreq	r1, r1, #1048576	; 0x100000
   3a11c:	addeq	r4, r4, #1
   3a120:	subne	r5, r5, #1
   3a124:	b	39fb0 <__assert_fail@plt+0x28cc4>
   3a128:	mvns	ip, r4, asr #21
   3a12c:	mvnsne	ip, r5, asr #21
   3a130:	beq	3a198 <__assert_fail@plt+0x28eac>
   3a134:	teq	r4, r5
   3a138:	teqeq	r0, r2
   3a13c:	beq	3a150 <__assert_fail@plt+0x28e64>
   3a140:	orrs	ip, r4, r0
   3a144:	moveq	r1, r3
   3a148:	moveq	r0, r2
   3a14c:	pop	{r4, r5, pc}
   3a150:	teq	r1, r3
   3a154:	movne	r1, #0
   3a158:	movne	r0, #0
   3a15c:	popne	{r4, r5, pc}
   3a160:	lsrs	ip, r4, #21
   3a164:	bne	3a178 <__assert_fail@plt+0x28e8c>
   3a168:	lsls	r0, r0, #1
   3a16c:	adcs	r1, r1, r1
   3a170:	orrcs	r1, r1, #-2147483648	; 0x80000000
   3a174:	pop	{r4, r5, pc}
   3a178:	adds	r4, r4, #4194304	; 0x400000
   3a17c:	addcc	r1, r1, #1048576	; 0x100000
   3a180:	popcc	{r4, r5, pc}
   3a184:	and	r5, r1, #-2147483648	; 0x80000000
   3a188:	orr	r1, r5, #2130706432	; 0x7f000000
   3a18c:	orr	r1, r1, #15728640	; 0xf00000
   3a190:	mov	r0, #0
   3a194:	pop	{r4, r5, pc}
   3a198:	mvns	ip, r4, asr #21
   3a19c:	movne	r1, r3
   3a1a0:	movne	r0, r2
   3a1a4:	mvnseq	ip, r5, asr #21
   3a1a8:	movne	r3, r1
   3a1ac:	movne	r2, r0
   3a1b0:	orrs	r4, r0, r1, lsl #12
   3a1b4:	orrseq	r5, r2, r3, lsl #12
   3a1b8:	teqeq	r1, r3
   3a1bc:	orrne	r1, r1, #524288	; 0x80000
   3a1c0:	pop	{r4, r5, pc}
   3a1c4:	teq	r0, #0
   3a1c8:	moveq	r1, #0
   3a1cc:	bxeq	lr
   3a1d0:	push	{r4, r5, lr}
   3a1d4:	mov	r4, #1024	; 0x400
   3a1d8:	add	r4, r4, #50	; 0x32
   3a1dc:	mov	r5, #0
   3a1e0:	mov	r1, #0
   3a1e4:	b	3a060 <__assert_fail@plt+0x28d74>
   3a1e8:	teq	r0, #0
   3a1ec:	moveq	r1, #0
   3a1f0:	bxeq	lr
   3a1f4:	push	{r4, r5, lr}
   3a1f8:	mov	r4, #1024	; 0x400
   3a1fc:	add	r4, r4, #50	; 0x32
   3a200:	ands	r5, r0, #-2147483648	; 0x80000000
   3a204:	rsbmi	r0, r0, #0
   3a208:	mov	r1, #0
   3a20c:	b	3a060 <__assert_fail@plt+0x28d74>
   3a210:	lsls	r2, r0, #1
   3a214:	asr	r1, r2, #3
   3a218:	rrx	r1, r1
   3a21c:	lsl	r0, r2, #28
   3a220:	andsne	r3, r2, #-16777216	; 0xff000000
   3a224:	teqne	r3, #-16777216	; 0xff000000
   3a228:	eorne	r1, r1, #939524096	; 0x38000000
   3a22c:	bxne	lr
   3a230:	teq	r2, #0
   3a234:	teqne	r3, #-16777216	; 0xff000000
   3a238:	bxeq	lr
   3a23c:	push	{r4, r5, lr}
   3a240:	mov	r4, #896	; 0x380
   3a244:	and	r5, r1, #-2147483648	; 0x80000000
   3a248:	bic	r1, r1, #-2147483648	; 0x80000000
   3a24c:	b	3a060 <__assert_fail@plt+0x28d74>
   3a250:	orrs	r2, r0, r1
   3a254:	bxeq	lr
   3a258:	push	{r4, r5, lr}
   3a25c:	mov	r5, #0
   3a260:	b	3a280 <__assert_fail@plt+0x28f94>
   3a264:	orrs	r2, r0, r1
   3a268:	bxeq	lr
   3a26c:	push	{r4, r5, lr}
   3a270:	ands	r5, r1, #-2147483648	; 0x80000000
   3a274:	bpl	3a280 <__assert_fail@plt+0x28f94>
   3a278:	rsbs	r0, r0, #0
   3a27c:	rsc	r1, r1, #0
   3a280:	mov	r4, #1024	; 0x400
   3a284:	add	r4, r4, #50	; 0x32
   3a288:	lsrs	ip, r1, #22
   3a28c:	beq	3a004 <__assert_fail@plt+0x28d18>
   3a290:	mov	r2, #3
   3a294:	lsrs	ip, ip, #3
   3a298:	addne	r2, r2, #3
   3a29c:	lsrs	ip, ip, #3
   3a2a0:	addne	r2, r2, #3
   3a2a4:	add	r2, r2, ip, lsr #3
   3a2a8:	rsb	r3, r2, #32
   3a2ac:	lsl	ip, r0, r3
   3a2b0:	lsr	r0, r0, r2
   3a2b4:	orr	r0, r0, r1, lsl r3
   3a2b8:	lsr	r1, r1, r2
   3a2bc:	add	r4, r4, r2
   3a2c0:	b	3a004 <__assert_fail@plt+0x28d18>
   3a2c4:	cmp	r3, #0
   3a2c8:	cmpeq	r2, #0
   3a2cc:	bne	3a2e4 <__assert_fail@plt+0x28ff8>
   3a2d0:	cmp	r1, #0
   3a2d4:	cmpeq	r0, #0
   3a2d8:	mvnne	r1, #0
   3a2dc:	mvnne	r0, #0
   3a2e0:	b	3a300 <__assert_fail@plt+0x29014>
   3a2e4:	sub	sp, sp, #8
   3a2e8:	push	{sp, lr}
   3a2ec:	bl	3a358 <__assert_fail@plt+0x2906c>
   3a2f0:	ldr	lr, [sp, #4]
   3a2f4:	add	sp, sp, #8
   3a2f8:	pop	{r2, r3}
   3a2fc:	bx	lr
   3a300:	push	{r1, lr}
   3a304:	mov	r0, #8
   3a308:	bl	10fec <raise@plt>
   3a30c:	pop	{r1, pc}
   3a310:	vmov	d7, r0, r1
   3a314:	vldr	d6, [pc, #44]	; 3a348 <__assert_fail@plt+0x2905c>
   3a318:	vldr	d5, [pc, #48]	; 3a350 <__assert_fail@plt+0x29064>
   3a31c:	mov	r0, #0
   3a320:	vmul.f64	d6, d7, d6
   3a324:	vcvt.u32.f64	s12, d6
   3a328:	vcvt.f64.u32	d4, s12
   3a32c:	vmov	r1, s12
   3a330:	vmls.f64	d7, d4, d5
   3a334:	vcvt.u32.f64	s14, d7
   3a338:	vmov	r3, s14
   3a33c:	orr	r0, r0, r3
   3a340:	bx	lr
   3a344:	nop			; (mov r0, r0)
   3a348:	andeq	r0, r0, r0
   3a34c:	ldclcc	0, cr0, [r0]
   3a350:	andeq	r0, r0, r0
   3a354:	mvnsmi	r0, r0
   3a358:	cmp	r1, r3
   3a35c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3a360:	cmpeq	r0, r2
   3a364:	mov	r4, r0
   3a368:	mov	r5, r1
   3a36c:	ldr	r9, [sp, #28]
   3a370:	movcc	r0, #0
   3a374:	movcc	r1, #0
   3a378:	bcc	3a470 <__assert_fail@plt+0x29184>
   3a37c:	cmp	r3, #0
   3a380:	clzeq	ip, r2
   3a384:	clzne	ip, r3
   3a388:	addeq	ip, ip, #32
   3a38c:	cmp	r5, #0
   3a390:	clzeq	r1, r4
   3a394:	addeq	r1, r1, #32
   3a398:	clzne	r1, r5
   3a39c:	sub	ip, ip, r1
   3a3a0:	sub	lr, ip, #32
   3a3a4:	lsl	r7, r3, ip
   3a3a8:	rsb	r8, ip, #32
   3a3ac:	orr	r7, r7, r2, lsl lr
   3a3b0:	orr	r7, r7, r2, lsr r8
   3a3b4:	lsl	r6, r2, ip
   3a3b8:	cmp	r5, r7
   3a3bc:	cmpeq	r4, r6
   3a3c0:	movcc	r0, #0
   3a3c4:	movcc	r1, #0
   3a3c8:	bcc	3a3e4 <__assert_fail@plt+0x290f8>
   3a3cc:	mov	r3, #1
   3a3d0:	subs	r4, r4, r6
   3a3d4:	lsl	r1, r3, lr
   3a3d8:	lsl	r0, r3, ip
   3a3dc:	orr	r1, r1, r3, lsr r8
   3a3e0:	sbc	r5, r5, r7
   3a3e4:	cmp	ip, #0
   3a3e8:	beq	3a470 <__assert_fail@plt+0x29184>
   3a3ec:	lsrs	r3, r7, #1
   3a3f0:	rrx	r2, r6
   3a3f4:	mov	r6, ip
   3a3f8:	b	3a41c <__assert_fail@plt+0x29130>
   3a3fc:	subs	r4, r4, r2
   3a400:	sbc	r5, r5, r3
   3a404:	adds	r4, r4, r4
   3a408:	adc	r5, r5, r5
   3a40c:	adds	r4, r4, #1
   3a410:	adc	r5, r5, #0
   3a414:	subs	r6, r6, #1
   3a418:	beq	3a438 <__assert_fail@plt+0x2914c>
   3a41c:	cmp	r5, r3
   3a420:	cmpeq	r4, r2
   3a424:	bcs	3a3fc <__assert_fail@plt+0x29110>
   3a428:	adds	r4, r4, r4
   3a42c:	adc	r5, r5, r5
   3a430:	subs	r6, r6, #1
   3a434:	bne	3a41c <__assert_fail@plt+0x29130>
   3a438:	lsr	r6, r4, ip
   3a43c:	lsr	r7, r5, ip
   3a440:	orr	r6, r6, r5, lsl r8
   3a444:	adds	r2, r0, r4
   3a448:	orr	r6, r6, r5, lsr lr
   3a44c:	adc	r3, r1, r5
   3a450:	lsl	r1, r7, ip
   3a454:	orr	r1, r1, r6, lsl lr
   3a458:	lsl	r0, r6, ip
   3a45c:	orr	r1, r1, r6, lsr r8
   3a460:	subs	r0, r2, r0
   3a464:	mov	r4, r6
   3a468:	mov	r5, r7
   3a46c:	sbc	r1, r3, r1
   3a470:	cmp	r9, #0
   3a474:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   3a478:	strd	r4, [r9]
   3a47c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a480:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3a484:	mov	r7, r0
   3a488:	ldr	r6, [pc, #72]	; 3a4d8 <__assert_fail@plt+0x291ec>
   3a48c:	ldr	r5, [pc, #72]	; 3a4dc <__assert_fail@plt+0x291f0>
   3a490:	add	r6, pc, r6
   3a494:	add	r5, pc, r5
   3a498:	sub	r6, r6, r5
   3a49c:	mov	r8, r1
   3a4a0:	mov	r9, r2
   3a4a4:	bl	10fa8 <fdopen@plt-0x20>
   3a4a8:	asrs	r6, r6, #2
   3a4ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a4b0:	mov	r4, #0
   3a4b4:	add	r4, r4, #1
   3a4b8:	ldr	r3, [r5], #4
   3a4bc:	mov	r2, r9
   3a4c0:	mov	r1, r8
   3a4c4:	mov	r0, r7
   3a4c8:	blx	r3
   3a4cc:	cmp	r6, r4
   3a4d0:	bne	3a4b4 <__assert_fail@plt+0x291c8>
   3a4d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a4d8:	andeq	r3, r1, r8, ror sl
   3a4dc:	andeq	r3, r1, r0, ror sl
   3a4e0:	bx	lr
   3a4e4:	ldr	r3, [pc, #12]	; 3a4f8 <__assert_fail@plt+0x2920c>
   3a4e8:	mov	r1, #0
   3a4ec:	add	r3, pc, r3
   3a4f0:	ldr	r2, [r3]
   3a4f4:	b	111d8 <__cxa_atexit@plt>
   3a4f8:	andeq	r3, r1, r0, lsr ip

Disassembly of section .fini:

0003a4fc <.fini>:
   3a4fc:	push	{r3, lr}
   3a500:	pop	{r3, pc}
