---
layout: default
title: "Fan-Out WLP | 再配線型パッケージ"
---

---

# 🌐 Fan-Out WLP / 再配線型パッケージ
*Fan-Out Wafer Level Package (FOWLP)*

---

## 🔗 リンク / Links

| 項目 / Item | 説明 / Description | Links |
|-------------|-------------------|-------|
| 🌐 View Site | ページ表示 / *View this page on site* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/Fan-Out-WLP/) |
| 📂 View Repo | GitHubリポジトリ / *View source on GitHub* | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Advanced-Packaging/Fan-Out-WLP.md) |

---

## 📑 目次 / Table of Contents
1. [概要 / Overview](#-概要--overview)  
2. [構造とプロセス / Structure & Process](#-構造とプロセス--structure--process)  
3. [特長と利点 / Features & Advantages](#-特長と利点--features--advantages)  
4. [課題 / Challenges](#-課題--challenges)  
5. [応用分野 / Applications](#-応用分野--applications)  
6. [関連リンク / Related Links](#-関連リンク--related-links)  
7. [⬆️ Back to Advanced Packaging](#️-back-to-advanced-packaging)  

---

## 🏗 概要 / Overview
Fan-Out WLP（FOWLP）は、**ダイを再配線層（RDL）で直接配線**し、基板レスで高密度実装を実現する先端パッケージ技術です。  
*Fan-Out Wafer Level Packaging (FOWLP) redistributes I/O with RDL, enabling substrate-less, high-density integration.*  

従来のFC-BGAに比べて**小型・薄型・高周波特性に優れる**点が特徴です。  

---

## 🧱 構造とプロセス / Structure & Process
1. **ダイシング**後にチップをモールド樹脂に埋め込み  
   *Dice placed into epoxy mold compound.*  
2. **再配線層 (RDL)** を形成し、外部端子を拡張  
   *RDL formed to redistribute signals outward.*  
3. **バンプ形成**（Cu pillar, Solder bump）  
   *Cu pillar or solder bump added for interconnection.*  

---

## ✨ 特長と利点 / Features & Advantages
- **薄型化**：パッケージ厚さ < 0.5 mm  
  *Ultra-thin package (<0.5 mm thickness).*  
- **高密度配線**：RDLによりI/O数増加  
  *High-density I/O redistribution with RDL.*  
- **低インダクタンス**：基板レスによる寄生低減  
  *Reduced parasitics due to no substrate.*  
- **良好な熱性能**：熱経路短縮  
  *Improved thermal path with short conduction.*  

---

## ⚠️ 課題 / Challenges
- **大面積化の難しさ**：再配線のクラック・反り  
  *Warpage and RDL cracking in large-area FOWLP.*  
- **歩留まり**：モールド・再配線工程で欠陥発生  
  *Yield impacted by defects during molding/RDL processes.*  
- **信頼性**：温度サイクル・はんだ疲労  
  *Reliability issues in thermal cycling and solder fatigue.*  

---

## 💡 応用分野 / Applications
- **スマートフォンAP**: Qualcomm, Appleなどで実用化  
  *Application processors for smartphones (Qualcomm, Apple).*  
- **RFモジュール**: 小型・高周波特性を活かす  
  *RF front-end modules with compact form factor.*  
- **車載エレクトロニクス**: 高信頼FOWLP採用検討  
  *Automotive electronics with enhanced reliability FOWLP.*  

---

## 🔗 関連リンク / Related Links

| 項目 / Item | 説明 / Description | Links |
|-------------|-------------------|-------|
| 🧱 2.5D / 3D IC | TSV/インターポーザによる高帯域実装<br>*TSV/interposer-based high-bandwidth packaging* | [![Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/2.5D-3D-IC/)<br>[![Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Advanced-Packaging/2.5D-3D-IC.md) |
| 🖇 CoWoS / InFO | ファウンドリ先端実装技術<br>*TSMC advanced CoWoS and InFO* | [![Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/CoWoS-InFO/)<br>[![Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Advanced-Packaging/CoWoS-InFO.md) |

---

## ⬆️ Back to Advanced Packaging

| 項目 / Item | 説明 / Description | Links |
|-------------|-------------------|-------|
| 🌐 Back to Site | Advanced Packaging全体ページへ戻る<br>*Back to Advanced Packaging site* | [![Back Site](https://img.shields.io/badge/⬆️%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/) |
| 📂 Back to Repo | GitHubリポジトリに戻る<br>*Back to GitHub repo* | [![Back Repo](https://img.shields.io/badge/⬆️%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/Advanced-Packaging) |
