
*** Running vivado
    with args -log Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 434.594 ; gain = 95.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:52]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_down_clock' of component 'Slow_Clk' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:38]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Program_counter.vhd:34' bound to instance 'Programcounter' of component 'Program_counter' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Program_counter.vhd:59]
INFO: [Synth 8-638] synthesizing module 'D_FF' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Program_counter.vhd:67]
INFO: [Synth 8-3491] module 'D_FF' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Program_counter.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (3#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'reg_bank' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:34' bound to instance 'Registerbank' of component 'reg_bank' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:51]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'decoder' of component 'Decoder_3_to_8' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (4#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (5#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_1' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:103]
INFO: [Synth 8-638] synthesizing module '\reg ' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (6#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_2' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:112]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_3' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:120]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_4' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:128]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_5' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:136]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_6' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:144]
INFO: [Synth 8-3491] module 'reg' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_7' of component 'reg' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (7#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/reg_bank.vhd:51]
INFO: [Synth 8-3491] module 'Mux_8_to_1_bit_4' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_to_1_bit_4_0' of component 'Mux_8_to_1_bit_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_bit_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (8#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:69]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:82]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_bit_4' (9#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1_bit_4' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_to_1_bit_4_1' of component 'Mux_8_to_1_bit_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:202]
INFO: [Synth 8-3491] module 'Sub_Add_4_bit' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:34' bound to instance 'Sub_Adder' of component 'Sub_Add_4_bit' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Sub_Add_4_bit' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (10#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (11#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Sub_Add_4_bit' (12#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:44]
INFO: [Synth 8-3491] module 'Adder_bit_3' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:34' bound to instance 'Adder_3_bit' of component 'Adder_bit_3' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Adder_bit_3' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:52]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Adder_bit_3' (13#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:39]
INFO: [Synth 8-3491] module 'Mux_2_to_1_bit_3' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:34' bound to instance 'Mux_2_to_1_bit_3_0' of component 'Mux_2_to_1_bit_3' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_bit_3' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (14#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:55]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_bit_3' (15#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/ROM.vhd:35' bound to instance 'Program_Rom' of component 'ROM' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:240]
INFO: [Synth 8-638] synthesizing module 'ROM' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (16#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_to_1_bit_4' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:34' bound to instance 'Mux_2_to_1_bit_4_0' of component 'Mux_2_to_1_bit_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_bit_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:55]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:61]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_3' of component 'Mux_2_to_1' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_bit_4' (17#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_4.vhd:41]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Deco' of component 'Instruction_Decoder' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:251]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_0' of component 'Decoder_2_to_4' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (18#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'LUT_16_7_segment' declared at 'F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:37' bound to instance 'Seven_segment' of component 'LUT_16_7_segment' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:265]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7_segment' [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7_segment' (19#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Processor' (20#1) [F:/New folder/Nano-Processor-2/Nano Processor.srcs/sources_1/new/Processor.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 489.691 ; gain = 150.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 489.691 ; gain = 150.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 489.691 ; gain = 150.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/New folder/Nano-Processor-2/Basys3Labs.xdc]
Finished Parsing XDC File [F:/New folder/Nano-Processor-2/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/New folder/Nano-Processor-2/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 822.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 822.477 ; gain = 482.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 822.477 ; gain = 482.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 822.477 ; gain = 482.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 822.477 ; gain = 482.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Sub_Add_4_bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module LUT_16_7_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "slow_down_clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_down_clock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_7/Q_reg[3]' (FDRE) to 'Registerbank/reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_6/Q_reg[3]' (FDRE) to 'Registerbank/reg_5/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_5/Q_reg[3]' (FDRE) to 'Registerbank/reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_4/Q_reg[3]' (FDRE) to 'Registerbank/reg_3/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registerbank/reg_3/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_7/Q_reg[0]' (FDRE) to 'Registerbank/reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_6/Q_reg[0]' (FDRE) to 'Registerbank/reg_5/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_5/Q_reg[0]' (FDRE) to 'Registerbank/reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_4/Q_reg[0]' (FDRE) to 'Registerbank/reg_3/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registerbank/reg_3/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_7/Q_reg[1]' (FDRE) to 'Registerbank/reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_6/Q_reg[1]' (FDRE) to 'Registerbank/reg_5/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_5/Q_reg[1]' (FDRE) to 'Registerbank/reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_4/Q_reg[1]' (FDRE) to 'Registerbank/reg_3/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registerbank/reg_3/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_7/Q_reg[2]' (FDRE) to 'Registerbank/reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_6/Q_reg[2]' (FDRE) to 'Registerbank/reg_5/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_5/Q_reg[2]' (FDRE) to 'Registerbank/reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registerbank/reg_4/Q_reg[2]' (FDRE) to 'Registerbank/reg_3/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registerbank/reg_3/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Registerbank/reg_3/Q_reg[3]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registerbank/reg_3/Q_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registerbank/reg_3/Q_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registerbank/reg_3/Q_reg[2]) is unused and will be removed from module Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 822.477 ; gain = 482.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 822.477 ; gain = 482.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 837.219 ; gain = 497.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |    14|
|7     |LUT5   |    17|
|8     |LUT6   |     8|
|9     |FDRE   |    45|
|10    |IBUF   |     2|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |   110|
|2     |  Programcounter  |Program_counter |    29|
|3     |    D_FF_0        |D_FF            |    10|
|4     |    D_FF_1        |D_FF_1          |     8|
|5     |    D_FF_2        |D_FF_2          |    11|
|6     |  Registerbank    |reg_bank        |    15|
|7     |    reg_1         |\reg            |    11|
|8     |    reg_2         |reg_0           |     4|
|9     |  slow_down_clock |Slow_Clk        |    54|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 838.027 ; gain = 165.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 838.027 ; gain = 498.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 838.027 ; gain = 510.902
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/New folder/Nano-Processor-2/Nano Processor.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 838.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 12:23:53 2023...
