# ASU_GP25_RISC-V_NTT
The objective of this project is to design and implement an accelerated Number Theoretic Transform (NTT) operation integrated with RISC-V through custom ISA extensions on an FPGA.
