bfin_write_IMEM_CONTROL	,	F_7
DMEM_CONTROL	,	V_24
DMEM_CNTR	,	V_25
blackfin_invalidate_entire_dcache	,	F_1
bfin_read_DMEM_CONTROL	,	F_2
data	,	V_15
ctrl	,	V_10
cplb_data	,	V_6
bfin_cache_init	,	F_8
PORT_PREF0	,	V_26
cplb_tbl	,	V_4
CSYNC	,	F_11
MAX_CPLBS	,	V_13
cplb_entry	,	V_3
CONFIG_L1_PARITY_CHECK	,	F_9
ANOMALY_05000287	,	V_27
u32	,	T_1
SSYNC	,	F_4
blackfin_invalidate_entire_icache	,	F_5
PORT_PREF1	,	V_28
DCPLB_ADDR0	,	V_11
_enable_cplb	,	F_13
ICPLB_ADDR0	,	V_17
bfin_read32	,	F_10
addr	,	V_14
dmem	,	V_1
IMC	,	V_20
dcplb_tbl	,	V_22
bfin_read_IMEM_CONTROL	,	F_6
DCPLB_DATA0	,	V_23
i	,	V_9
bfin_write32	,	F_12
bfin_write_DMEM_CONTROL	,	F_3
IMEM_CONTROL	,	V_19
ENICPLB	,	V_21
cplb_addr	,	V_5
ICPLB_DATA0	,	V_18
mem_mask	,	V_8
icplb_tbl	,	V_16
mem_control	,	V_7
RDCHK	,	V_12
bfin_icache_init	,	F_14
bfin_dcache_init	,	F_15
imem	,	V_2
