 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : input_reorder
Version: T-2022.03-SP3
Date   : Mon Nov 18 21:12:36 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: output_array_reg_3__r__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_array[255]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  input_reorder      8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                       0.10       0.10
  output_array_reg_3__r__31_/CLK (DFFX1_RVT)              0.08      0.00       0.10 r
  output_array_reg_3__r__31_/Q (DFFX1_RVT)                0.01      0.10       0.20 f
  output_array[255] (net)                       1                   0.00       0.20 f
  output_array[255] (out)                                 0.01      0.01       0.20 f
  data arrival time                                                            0.20
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
